# Copyright (c) 2024, NVIDIA CORPORATION & AFFILIATES.  All rights reserved.
#
# This program is free software; you can redistribute it and/or modify it
# under the terms and conditions of the GNU General Public License,
# version 2, as published by the Free Software Foundation.
#
# This program is distributed in the hope it will be useful, but WITHOUT
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
# more details.

%YAML 1.2
---
$id: http://devicetree.org/schemas/pva0@818c000000/nvidia,tegra264-pva.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Tegra Programable Vision Accelerator Module

maintainers:
  - Omar Nemri

description: |
     the compatability = nvidia,tegra264-pva is mentioned in the following drivers
        - <TOP>/kernel/nvidia-oot/drivers/video/tegra/host/pva/pva.c

     The following nodes use this compatibility
        - /bus@0/host1x@8181200000/pva0@818c000000

select:
  properties:
    compatible:
        minItems: 2
        maxItems: 2
        items:
            enum:
                - nvidia,tegra264-pva
                - simple-bus

  required:
    - compatible

properties:

    reg:
        $ref: "/schemas/types.yaml#/definitions/uint32-matrix"
        description: |
            Registers are given by a tuple of two values:
                - register address:
                - register block size.
        items:
            minItems: 4
            maxItems: 4
            items:
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                  minimum: 0x0
                  maximum: 0x81
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                  minimum: 0x10700000
                  maximum: 0x8c000000
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                  minimum: 0x0
                  maximum: 0x0
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                  minimum: 0x100000
                  maximum: 0x900000

    interrupts:
        $ref: "/schemas/types.yaml#/definitions/uint32-matrix"
        description: |
            Interrupts are give by a tuple of 3 values:
                - interrupt specifier (GIC_SPI = 0, GIC_PPI = 1)
                  definitions in dt-bindings/interrupt-controller/arm-gic.h
                - interrupt number
                - trigger type (rising edge, falling edge, both, etc)
                  definitions in dt-bindings/interrupt-controller/irq.h
        items:
            items:
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                  minimum: 0x0
                  maximum: 0x0
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                  minimum: 0x195
                  maximum: 0x19d
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                  minimum: 0x4
                  maximum: 0x4

    resets:
        $ref: "/schemas/types.yaml#/definitions/uint32-matrix"
        description: |
            Resets are given by a tuple of 2 values:
                - Phandle to the device
                - Reset ID
        items:
            minItems: 2
            maxItems: 2
            items:
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                  minimum: 0x30
                  maximum: 0x30

    reset-names:
        $ref: "/schemas/types.yaml#/definitions/string-array"
        items:
            enum:
                - pva0


    clocks:
        $ref: "/schemas/types.yaml#/definitions/uint32-matrix"
        description: |
            Clocks are given by a tuple of 2 values:
                - Phandle to the device
                - Clock ID
        items:
            minItems: 2
            maxItems: 2
            items:
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                  minimum: 0x13
                  maximum: 0x18

    clock-names:
        $ref: "/schemas/types.yaml#/definitions/string-array"
        items:
            enum:
                - axi
                - vps0
                - vps1


    power-domains:
        $ref: "/schemas/types.yaml#/definitions/uint32-matrix"
        items:
            minItems: 2
            maxItems: 2
            items:
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                  minimum: 0x15
                  maximum: 0x15

    iommus:
        $ref: "/schemas/types.yaml#/definitions/uint32-matrix"
        description: |
            iommus are given by a tuple of 2 values:
                - Phandle to the device
                - Device ID
        items:
            minItems: 2
            maxItems: 2
            items:
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                - $ref: "/schemas/types.yaml#/definitions/uint32"
                  minimum: 0x1100
                  maximum: 0x1100

    dma-coherent:
        $ref: "/schemas/types.yaml#/definitions/flag"

required:
    - compatible
    - reg
    - interrupts
    - resets
    - reset-names
    - clocks
    - clock-names
    - iommus

examples:
    - |
        pva0@818c000000 {
            compatible = "nvidia,tegra264-pva, simple-bus";
            reg = <0x81 0x8c000000 0x0 0x900000>,
                  <0x0 0x10700000 0x0 0x100000>;
            interrupts = <GIC_SPI 0x195 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 0x196 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 0x197 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 0x198 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 0x199 IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 0x19a IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 0x19b IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 0x19c IRQ_TYPE_LEVEL_HIGH>,
                         <GIC_SPI 0x19d IRQ_TYPE_LEVEL_HIGH>;
            resets = <&bpmp TEGRA264_RESET_PVA0_ALL>;
            reset-names = "pva0";
            clocks = <&bpmp TEGRA264_CLK_PVA0_CPU_AXI>,
                     <&bpmp TEGRA264_CLK_NAFLL_PVA0_VPS>,
                     <&bpmp TEGRA264_CLK_PVA0_VPS>;
            clock-names = "axi, vps0, vps1";
            power-domains = <&bpmp TEGRA264_POWER_DOMAIN_PVA0>;
            iommus = <&smmu4_mmu TEGRA_SID_PVA>;
            dma-coherent;
            status = "disabled";
        };
