{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684844337432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684844337432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 15:48:57 2023 " "Processing started: Tue May 23 15:48:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684844337432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684844337432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arm -c arm " "Command: quartus_map --read_settings_files=on --write_settings_files=off arm -c arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684844337432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1684844337885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_stage " "Found entity 1: WB_stage" {  } { { "../ARM/WB_Stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/WB_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684844337919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684844337919 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Val2_Gen.v(35) " "Verilog HDL warning at Val2_Gen.v(35): extended using \"x\" or \"z\"" {  } { { "../ARM/Val2_Gen.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/Val2_Gen.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1684844337919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/val2_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/val2_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Val2Gen " "Found entity 1: Val2Gen" {  } { { "../ARM/Val2_Gen.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/Val2_Gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684844337919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684844337919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/status_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/status_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 status_register " "Found entity 1: status_register" {  } { { "../ARM/status_register.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/status_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684844337934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684844337934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../ARM/Reg_File.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/Reg_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684844337934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684844337934 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MEM_Stage.v(13) " "Verilog HDL warning at MEM_Stage.v(13): extended using \"x\" or \"z\"" {  } { { "../ARM/MEM_Stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/MEM_Stage.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1684844337934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_stage " "Found entity 1: MEM_stage" {  } { { "../ARM/MEM_Stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/MEM_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684844337934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684844337934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/mem_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/mem_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_stage_reg " "Found entity 1: MEM_stage_reg" {  } { { "../ARM/MEM_Reg.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/MEM_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684844337950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684844337950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/if_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/if_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_stage_reg " "Found entity 1: IF_stage_reg" {  } { { "../ARM/IF_stage_reg.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/IF_stage_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684844337950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684844337950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_stage " "Found entity 1: IF_stage" {  } { { "../ARM/IF_stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/IF_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684844337966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684844337966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/id_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/id_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_stage_reg " "Found entity 1: ID_stage_reg" {  } { { "../ARM/ID_stage_reg.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/ID_stage_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684844337966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684844337966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WB_EN wb_en ID_stage.v(13) " "Verilog HDL Declaration information at ID_stage.v(13): object \"WB_EN\" differs only in case from object \"wb_en\" in the same scope" {  } { { "../ARM/ID_stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/ID_stage.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684844337981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Branch branch ID_stage.v(13) " "Verilog HDL Declaration information at ID_stage.v(13): object \"Branch\" differs only in case from object \"branch\" in the same scope" {  } { { "../ARM/ID_stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/ID_stage.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684844337981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EXE_CMD exe_cmd ID_stage.v(14) " "Verilog HDL Declaration information at ID_stage.v(14): object \"EXE_CMD\" differs only in case from object \"exe_cmd\" in the same scope" {  } { { "../ARM/ID_stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/ID_stage.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684844337981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dest dest ID_stage.v(19) " "Verilog HDL Declaration information at ID_stage.v(19): object \"Dest\" differs only in case from object \"dest\" in the same scope" {  } { { "../ARM/ID_stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/ID_stage.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684844337981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_stage " "Found entity 1: ID_stage" {  } { { "../ARM/ID_stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/ID_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684844337981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684844337981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_Detection_Unit " "Found entity 1: hazard_Detection_Unit" {  } { { "../ARM/hazard_Detection_Unit.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/hazard_Detection_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684844337985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684844337985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/exe_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/exe_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_stage " "Found entity 1: EXE_stage" {  } { { "../ARM/EXE_Stage.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/EXE_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684844337997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684844337997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/exe_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/exe_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_stage_reg " "Found entity 1: EXE_stage_reg" {  } { { "../ARM/EXE_Reg.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/EXE_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684844337997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684844337997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../ARM/Controller.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684844337997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684844337997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../ARM/Control_Unit.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684844338013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684844338013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/condition_check.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/condition_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Check " "Found entity 1: Condition_Check" {  } { { "../ARM/Condition_Check.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/Condition_Check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684844338013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684844338013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/arm_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/arm_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM_Processor " "Found entity 1: ARM_Processor" {  } { { "../ARM/ARM_Processor.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/ARM_Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684844338028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684844338028 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(18) " "Verilog HDL warning at ALU.v(18): extended using \"x\" or \"z\"" {  } { { "../ARM/ALU.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/ALU.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1684844338028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ut/digital systems ii lab/phase i - arm implementation/arm/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ARM/ALU.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684844338028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684844338028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.v 1 1 " "Found 1 design units, including 1 entities, in source file arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684844338044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684844338044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_unit " "Found entity 1: Forwarding_unit" {  } { { "Forwarding_unit.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/Forwarding_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684844338044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684844338044 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SR_cin ARM_Processor.v(61) " "Verilog HDL Implicit Net warning at ARM_Processor.v(61): created implicit net for \"SR_cin\"" {  } { { "../ARM/ARM_Processor.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/ARM_Processor.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684844338044 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SR_ov_in ARM_Processor.v(62) " "Verilog HDL Implicit Net warning at ARM_Processor.v(62): created implicit net for \"SR_ov_in\"" {  } { { "../ARM/ARM_Processor.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/ARM_Processor.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684844338044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arm " "Elaborating entity \"arm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1684844338201 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 arm.v(187) " "Output port \"HEX0\" at arm.v(187) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 187 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 arm.v(188) " "Output port \"HEX1\" at arm.v(188) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 arm.v(189) " "Output port \"HEX2\" at arm.v(189) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 arm.v(190) " "Output port \"HEX3\" at arm.v(190) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 arm.v(191) " "Output port \"HEX4\" at arm.v(191) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 arm.v(192) " "Output port \"HEX5\" at arm.v(192) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 arm.v(193) " "Output port \"HEX6\" at arm.v(193) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 arm.v(194) " "Output port \"HEX7\" at arm.v(194) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG arm.v(196) " "Output port \"LEDG\" at arm.v(196) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR arm.v(197) " "Output port \"LEDR\" at arm.v(197) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR arm.v(206) " "Output port \"DRAM_ADDR\" at arm.v(206) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR arm.v(219) " "Output port \"FL_ADDR\" at arm.v(219) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR arm.v(226) " "Output port \"SRAM_ADDR\" at arm.v(226) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 226 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR arm.v(234) " "Output port \"OTG_ADDR\" at arm.v(234) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R arm.v(276) " "Output port \"VGA_R\" at arm.v(276) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G arm.v(277) " "Output port \"VGA_G\" at arm.v(277) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B arm.v(278) " "Output port \"VGA_B\" at arm.v(278) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM arm.v(207) " "Output port \"DRAM_LDQM\" at arm.v(207) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM arm.v(208) " "Output port \"DRAM_UDQM\" at arm.v(208) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N arm.v(209) " "Output port \"DRAM_WE_N\" at arm.v(209) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N arm.v(210) " "Output port \"DRAM_CAS_N\" at arm.v(210) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N arm.v(211) " "Output port \"DRAM_RAS_N\" at arm.v(211) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N arm.v(212) " "Output port \"DRAM_CS_N\" at arm.v(212) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 arm.v(213) " "Output port \"DRAM_BA_0\" at arm.v(213) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 arm.v(214) " "Output port \"DRAM_BA_1\" at arm.v(214) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK arm.v(215) " "Output port \"DRAM_CLK\" at arm.v(215) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338201 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE arm.v(216) " "Output port \"DRAM_CKE\" at arm.v(216) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N arm.v(220) " "Output port \"FL_WE_N\" at arm.v(220) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N arm.v(221) " "Output port \"FL_RST_N\" at arm.v(221) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N arm.v(222) " "Output port \"FL_OE_N\" at arm.v(222) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N arm.v(223) " "Output port \"FL_CE_N\" at arm.v(223) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N arm.v(227) " "Output port \"SRAM_UB_N\" at arm.v(227) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 227 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N arm.v(228) " "Output port \"SRAM_LB_N\" at arm.v(228) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 228 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N arm.v(229) " "Output port \"SRAM_WE_N\" at arm.v(229) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 229 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N arm.v(230) " "Output port \"SRAM_CE_N\" at arm.v(230) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 230 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N arm.v(231) " "Output port \"SRAM_OE_N\" at arm.v(231) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N arm.v(235) " "Output port \"OTG_CS_N\" at arm.v(235) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N arm.v(236) " "Output port \"OTG_RD_N\" at arm.v(236) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N arm.v(237) " "Output port \"OTG_WR_N\" at arm.v(237) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N arm.v(238) " "Output port \"OTG_RST_N\" at arm.v(238) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED arm.v(239) " "Output port \"OTG_FSPEED\" at arm.v(239) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED arm.v(240) " "Output port \"OTG_LSPEED\" at arm.v(240) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N arm.v(245) " "Output port \"OTG_DACK0_N\" at arm.v(245) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N arm.v(246) " "Output port \"OTG_DACK1_N\" at arm.v(246) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON arm.v(249) " "Output port \"LCD_ON\" at arm.v(249) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON arm.v(250) " "Output port \"LCD_BLON\" at arm.v(250) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW arm.v(251) " "Output port \"LCD_RW\" at arm.v(251) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN arm.v(252) " "Output port \"LCD_EN\" at arm.v(252) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS arm.v(253) " "Output port \"LCD_RS\" at arm.v(253) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO arm.v(269) " "Output port \"TDO\" at arm.v(269) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK arm.v(261) " "Output port \"I2C_SCLK\" at arm.v(261) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK arm.v(271) " "Output port \"VGA_CLK\" at arm.v(271) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 271 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS arm.v(272) " "Output port \"VGA_HS\" at arm.v(272) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS arm.v(273) " "Output port \"VGA_VS\" at arm.v(273) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK arm.v(274) " "Output port \"VGA_BLANK\" at arm.v(274) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC arm.v(275) " "Output port \"VGA_SYNC\" at arm.v(275) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD arm.v(281) " "Output port \"ENET_CMD\" at arm.v(281) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N arm.v(282) " "Output port \"ENET_CS_N\" at arm.v(282) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N arm.v(283) " "Output port \"ENET_WR_N\" at arm.v(283) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N arm.v(284) " "Output port \"ENET_RD_N\" at arm.v(284) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N arm.v(285) " "Output port \"ENET_RST_N\" at arm.v(285) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK arm.v(287) " "Output port \"ENET_CLK\" at arm.v(287) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT arm.v(292) " "Output port \"AUD_DACDAT\" at arm.v(292) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK arm.v(294) " "Output port \"AUD_XCK\" at arm.v(294) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET arm.v(299) " "Output port \"TD_RESET\" at arm.v(299) has no driver" {  } { { "arm.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684844338217 "|arm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARM_Processor ARM_Processor:ARMtest " "Elaborating entity \"ARM_Processor\" for hierarchy \"ARM_Processor:ARMtest\"" {  } { { "arm.v" "ARMtest" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684844338217 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SR_cin ARM_Processor.v(61) " "Verilog HDL or VHDL warning at ARM_Processor.v(61): object \"SR_cin\" assigned a value but never read" {  } { { "../ARM/ARM_Processor.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/ARM_Processor.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1684844338217 "|arm|ARM_Processor:ARMtest"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SR_ov_in ARM_Processor.v(62) " "Verilog HDL or VHDL warning at ARM_Processor.v(62): object \"SR_ov_in\" assigned a value but never read" {  } { { "../ARM/ARM_Processor.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/ARM_Processor.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1684844338217 "|arm|ARM_Processor:ARMtest"}
{ "Error" "EVRFX_VERI_INST_PORTS_EXCEEDS_MODULE_DECLARATION" "ID_Reg 35 ID_stage_reg 31 ARM_Processor.v(78) " "Verilog HDL Module Instantiation error at ARM_Processor.v(78): instance \"ID_Reg\" specifies 35 actual port connections but module \"ID_stage_reg\" only expects 31" {  } { { "../ARM/ARM_Processor.v" "" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM/ARM_Processor.v" 78 0 0 } }  } 0 10285 "Verilog HDL Module Instantiation error at %5!s!: instance \"%1!s!\" specifies %2!d! actual port connections but module \"%3!s!\" only expects %4!d!" 0 0 "Quartus II" 0 -1 1684844338217 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ARM_Processor:ARMtest " "Can't elaborate user hierarchy \"ARM_Processor:ARMtest\"" {  } { { "arm.v" "ARMtest" { Text "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/arm.v" 305 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684844338217 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/output_files/arm.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/UT/Digital Systems II Lab/Phase I - ARM Implementation/ARM Synthesis/output_files/arm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1684844338248 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 69 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684844338486 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 23 15:48:58 2023 " "Processing ended: Tue May 23 15:48:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684844338486 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684844338486 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684844338486 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684844338486 ""}
