#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002387515f190 .scope module, "MIPSSingleCycle_tb" "MIPSSingleCycle_tb" 2 3;
 .timescale 0 0;
v000002387520a080_0 .var "clock", 0 0;
v000002387520a300_0 .net "dataMemAddress", 31 0, L_0000023875162540;  1 drivers
v000002387520b7a0_0 .net "dataMemRead", 0 0, L_00000238752685d0;  1 drivers
v000002387520bc00_0 .net "dataMemWrite", 0 0, L_0000023875268a30;  1 drivers
v000002387520aee0 .array "dataMemory", 1023 0, 31 0;
v000002387520af80_0 .var "dataReadValue", 31 0;
v000002387520abc0_0 .net "dataWriteValue", 31 0, L_0000023875161ba0;  1 drivers
v000002387520a620_0 .var/i "i", 31 0;
v000002387520b980_0 .net "insMemAddress", 31 0, L_0000023875268b70;  1 drivers
v000002387520ba20_0 .net "insMemRead", 0 0, v0000023875208a70_0;  1 drivers
v000002387520b160_0 .var "insReadValue", 31 0;
v000002387520bac0 .array "instruction", 0 1023, 255 0;
v000002387520ae40 .array "instructionMemory", 1023 0, 31 0;
E_0000023875156d40 .event anyedge, v0000023875209d30_0, v00000238752095b0_0, v0000023875209ab0_0, v0000023875208110_0;
E_0000023875156040 .event anyedge, v0000023875208a70_0, v0000023875208070_0;
S_0000023875161500 .scope task, "printHeader" "printHeader" 2 15, 2 15 0, S_000002387515f190;
 .timescale 0 0;
TD_MIPSSingleCycle_tb.printHeader ;
    %vpi_call 2 17 "$display", "pc, nextPC, $at, $a0, $v0, $t0, $t1, $t2, $s0, $s1, $s2, $s3, $s4, $s5, $s6, $s7, $ra, $sp, opcode, rs, rt, rd, shamt, funct, extended, aluOut, mem[0], mem[4], mem[8], mem[c], mem[10], mem[14], stk[3ec], stk[3f0], stk[3f4], stk[3f8], stk[3fc], V, N, Z, C, instruction" {0 0 0};
    %end;
S_0000023875165d50 .scope task, "printRow" "printRow" 2 21, 2 21 0, S_000002387515f190;
 .timescale 0 0;
TD_MIPSSingleCycle_tb.printRow ;
    %load/vec4 v0000023875208e30_0;
    %pad/u 33;
    %subi 4194304, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000002387520bac0, 4;
    %vpi_call 2 23 "$display", "0x%0h, 0x%0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0h, %0b, %0b, %0b, %0b, %0h, %0h, %s", v0000023875208e30_0, v0000023875208b10_0, &A<v0000023875207000, 1>, &A<v0000023875207000, 4>, &A<v0000023875207000, 2>, &A<v0000023875207000, 8>, &A<v0000023875207000, 9>, &A<v0000023875207000, 10>, &A<v0000023875207000, 16>, &A<v0000023875207000, 17>, &A<v0000023875207000, 18>, &A<v0000023875207000, 19>, &A<v0000023875207000, 20>, &A<v0000023875207000, 21>, &A<v0000023875207000, 22>, &A<v0000023875207000, 23>, &A<v0000023875207000, 31>, &A<v0000023875207000, 29>, v0000023875209150_0, v00000238752093d0_0, v0000023875209510_0, v0000023875208610_0, v000002387520b8e0_0, v0000023875209f10_0, v0000023875209970_0, v0000023875209e70_0, &A<v000002387520aee0, 0>, &A<v000002387520aee0, 4>, &A<v000002387520aee0, 8>, &A<v000002387520aee0, 12>, &A<v000002387520aee0, 16>, &A<v000002387520aee0, 20>, &A<v000002387520aee0, 1004>, &A<v000002387520aee0, 1008>, &A<v000002387520aee0, 1012>, &A<v000002387520aee0, 1016>, &A<v000002387520aee0, 1020>, &PV<v000002387520a1c0_0, 3, 1>, &PV<v000002387520a1c0_0, 2, 1>, &PV<v000002387520a1c0_0, 1, 1>, &PV<v000002387520a1c0_0, 0, 1>, S<0,vec4,u256> {1 0 0};
    %end;
S_0000023875168a50 .scope module, "ss" "SingleCycleDataPath" 2 104, 3 197 0, S_000002387515f190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /OUTPUT 32 "insMemAddress";
    .port_info 4 /OUTPUT 1 "insMemRead";
    .port_info 5 /OUTPUT 32 "dataMemAddress";
    .port_info 6 /OUTPUT 1 "dataMemRead";
    .port_info 7 /OUTPUT 1 "dataMemWrite";
    .port_info 8 /OUTPUT 32 "dataWriteValue";
P_00000238751e88b0 .param/l "ADDRESS_WIDTH" 0 3 199, +C4<00000000000000000000000000100000>;
P_00000238751e88e8 .param/l "DATA_WIDTH" 0 3 200, +C4<00000000000000000000000000100000>;
L_0000023875161dd0 .functor BUFZ 6, v0000023875208390_0, C4<000000>, C4<000000>, C4<000000>;
L_0000023875161eb0 .functor BUFZ 16, v0000023875209330_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000238751619e0 .functor BUFZ 4, v000002387520a1c0_0, C4<0000>, C4<0000>, C4<0000>;
RS_0000023875169998 .resolv tri, L_00000238751619e0, L_000002387520aa80;
L_00000238751627e0 .functor BUFZ 4, RS_0000023875169998, C4<0000>, C4<0000>, C4<0000>;
L_0000023875162540 .functor BUFZ 32, v00000238752071e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023875161ba0 .functor BUFZ 32, L_0000023875162150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023875207280_0 .net "ALU_result", 31 0, L_0000023875268f30;  1 drivers
L_000002387520c048 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000023875206b00_0 .net/2u *"_ivl_14", 31 0, L_000002387520c048;  1 drivers
v0000023875206ba0_0 .net *"_ivl_16", 31 0, L_000002387520bb60;  1 drivers
v0000023875207460_0 .net *"_ivl_23", 0 0, L_000002387520b0c0;  1 drivers
v00000238752086b0_0 .net *"_ivl_42", 3 0, L_00000238751627e0;  1 drivers
v0000023875209dd0_0 .net *"_ivl_44", 0 0, L_0000023875268ad0;  1 drivers
L_000002387520c2d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000023875208750_0 .net/2u *"_ivl_45", 31 0, L_000002387520c2d0;  1 drivers
v0000023875209b50_0 .net *"_ivl_51", 29 0, L_00000238752696b0;  1 drivers
L_000002387520c318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000238752098d0_0 .net *"_ivl_53", 1 0, L_000002387520c318;  1 drivers
v0000023875209790_0 .net *"_ivl_55", 31 0, L_00000238752683f0;  1 drivers
L_000002387520c360 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000238752089d0_0 .net *"_ivl_58", 30 0, L_000002387520c360;  1 drivers
L_000002387520c3a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023875208c50_0 .net *"_ivl_68", 30 0, L_000002387520c3a8;  1 drivers
v0000023875208cf0_0 .net *"_ivl_74", 0 0, L_00000238752688f0;  1 drivers
v0000023875209a10_0 .net *"_ivl_75", 31 0, L_00000238752682b0;  1 drivers
L_000002387520c3f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023875209830_0 .net *"_ivl_78", 30 0, L_000002387520c3f0;  1 drivers
L_000002387520c438 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023875209470_0 .net/2u *"_ivl_79", 31 0, L_000002387520c438;  1 drivers
v0000023875209650_0 .net *"_ivl_81", 0 0, L_0000023875269750;  1 drivers
v0000023875209bf0_0 .net "address", 15 0, L_0000023875161eb0;  1 drivers
v0000023875209e70_0 .net "aluOut", 31 0, v00000238752071e0_0;  1 drivers
v0000023875209c90_0 .net "alu_input_b", 31 0, L_0000023875269f70;  1 drivers
v0000023875208930_0 .net "carry", 0 0, L_0000023875269930;  1 drivers
v0000023875208570_0 .net "clock", 0 0, v000002387520a080_0;  1 drivers
v00000238752084d0_0 .net "control", 18 0, v0000023875206ec0_0;  1 drivers
v00000238752091f0_0 .net "data", 31 0, v000002387520af80_0;  1 drivers
v0000023875208110_0 .net "dataMemAddress", 31 0, L_0000023875162540;  alias, 1 drivers
v0000023875209ab0_0 .net "dataMemRead", 0 0, L_00000238752685d0;  alias, 1 drivers
v00000238752095b0_0 .net "dataMemWrite", 0 0, L_0000023875268a30;  alias, 1 drivers
v0000023875209d30_0 .net "dataWriteValue", 31 0, L_0000023875161ba0;  alias, 1 drivers
v0000023875209290_0 .net "data_1", 31 0, L_0000023875161ac0;  1 drivers
v00000238752087f0_0 .net "data_2", 31 0, L_0000023875162150;  1 drivers
v0000023875209970_0 .net "extended", 31 0, L_000002387520ac60;  1 drivers
v0000023875209f10_0 .net "funct", 5 0, L_0000023875161dd0;  1 drivers
v0000023875208070_0 .net "insMemAddress", 31 0, L_0000023875268b70;  alias, 1 drivers
v0000023875208a70_0 .var "insMemRead", 0 0;
v00000238752081b0_0 .net "instruction", 31 0, v000002387520b160_0;  1 drivers
o0000023875169b48 .functor BUFZ 1, C4<z>; HiZ drive
v0000023875208250_0 .net "jr", 0 0, o0000023875169b48;  0 drivers
v00000238752082f0_0 .net "negative", 0 0, L_000002387520ab20;  1 drivers
v0000023875209150_0 .net "opcode", 5 0, L_000002387520b020;  1 drivers
v0000023875208890_0 .net "operation", 4 0, v00000238752061a0_0;  1 drivers
v0000023875208d90_0 .net "overflow", 0 0, L_000002387520ad00;  1 drivers
v0000023875208e30_0 .net "pc", 31 0, v0000023875207500_0;  1 drivers
v0000023875208ed0_0 .net "pcPlus4", 0 0, L_000002387520bca0;  1 drivers
v0000023875208610_0 .net "rd", 4 0, v0000023875208430_0;  1 drivers
v0000023875208f70_0 .net "regWrite", 0 0, L_000002387520bd40;  1 drivers
v0000023875209330_0 .var "reg_address", 15 0;
v0000023875208390_0 .var "reg_funct", 5 0;
v0000023875208b10_0 .var "reg_nextPC", 31 0;
v0000023875208430_0 .var "reg_rd", 4 0;
v0000023875208bb0_0 .var "reg_rs", 4 0;
v0000023875209010_0 .var "reg_rt", 4 0;
v00000238752090b0_0 .var "reg_shamt", 4 0;
v00000238752093d0_0 .net "rs", 4 0, v0000023875208bb0_0;  1 drivers
v0000023875209510_0 .net "rt", 4 0, v0000023875209010_0;  1 drivers
v00000238752096f0_0 .net "samt", 0 0, L_000002387520a3a0;  1 drivers
o000002387516aa18 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002387520b8e0_0 .net "shamt", 4 0, o000002387516aa18;  0 drivers
v000002387520a120_0 .net "shifted", 31 0, L_0000023875268cb0;  1 drivers
v000002387520a580_0 .net8 "status_out", 3 0, RS_0000023875169998;  2 drivers
v000002387520a1c0_0 .var "status_reg", 3 0;
v000002387520bde0_0 .net "writeRegAddress", 4 0, L_000002387520a440;  1 drivers
v000002387520a260_0 .net "writeRegData", 31 0, L_0000023875269070;  1 drivers
v000002387520b700_0 .net "zero", 0 0, L_0000023875269c50;  1 drivers
E_00000238751561c0 .event anyedge, v00000238752064c0_0;
E_00000238751562c0 .event anyedge, v0000023875206ec0_0, v000002387520b700_0, v0000023875207280_0, v0000023875208ed0_0;
E_0000023875156740 .event anyedge, v0000023875208ed0_0;
E_0000023875156400 .event anyedge, v0000023875207500_0;
E_0000023875156980 .event anyedge, v0000023875209f10_0, v0000023875209150_0;
L_000002387520a3a0 .part v00000238752090b0_0, 0, 1;
L_000002387520b020 .part v000002387520b160_0, 26, 6;
L_000002387520bb60 .arith/sum 32, v0000023875207500_0, L_000002387520c048;
L_000002387520bca0 .part L_000002387520bb60, 0, 1;
L_000002387520b5c0 .part v000002387520b160_0, 26, 6;
L_000002387520b0c0 .part v0000023875206ec0_0, 12, 1;
L_000002387520a440 .functor MUXZ 5, v0000023875209010_0, v0000023875208430_0, L_000002387520b0c0, C4<>;
L_000002387520bd40 .part v0000023875206ec0_0, 0, 1;
L_000002387520b2a0 .part v000002387520b160_0, 0, 16;
L_000002387520b340 .part v0000023875206ec0_0, 3, 3;
L_000002387520ada0 .part v000002387520b160_0, 0, 6;
L_000002387520ad00 .part L_00000238751627e0, 3, 1;
L_000002387520ab20 .part L_00000238751627e0, 2, 1;
L_0000023875269c50 .part L_00000238751627e0, 1, 1;
L_0000023875269930 .part L_00000238751627e0, 0, 1;
L_0000023875268ad0 .part v0000023875206ec0_0, 1, 1;
L_0000023875269f70 .functor MUXZ 32, L_0000023875162150, L_000002387520c2d0, L_0000023875268ad0, C4<>;
L_00000238752696b0 .part L_000002387520ac60, 0, 30;
L_0000023875268cb0 .concat [ 2 30 0 0], L_000002387520c318, L_00000238752696b0;
L_00000238752683f0 .concat [ 1 31 0 0], L_000002387520bca0, L_000002387520c360;
L_0000023875268f30 .arith/sum 32, L_00000238752683f0, L_0000023875268cb0;
L_0000023875268a30 .part v0000023875206ec0_0, 2, 1;
L_0000023875268b70 .concat [ 1 31 0 0], L_000002387520bca0, L_000002387520c3a8;
L_00000238752685d0 .part v0000023875206ec0_0, 8, 1;
L_00000238752688f0 .part v0000023875206ec0_0, 6, 1;
L_00000238752682b0 .concat [ 1 31 0 0], L_00000238752688f0, L_000002387520c3f0;
L_0000023875269750 .cmp/eq 32, L_00000238752682b0, L_000002387520c438;
L_0000023875269070 .functor MUXZ 32, v00000238752071e0_0, v000002387520af80_0, L_0000023875269750, C4<>;
S_0000023875168be0 .scope module, "alu" "ALU" 3 342, 4 28 0, S_0000023875168a50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "control";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 4 "statusIn";
    .port_info 4 /OUTPUT 32 "out";
    .port_info 5 /OUTPUT 4 "statusOut";
P_0000023875156440 .param/l "DATA_WIDTH" 0 4 29, +C4<00000000000000000000000000100000>;
L_00000238751624d0 .functor BUFZ 1, L_000002387520a760, C4<0>, C4<0>, C4<0>;
v0000023875206560_0 .net *"_ivl_13", 0 0, L_000002387520be80;  1 drivers
v0000023875207e60_0 .net *"_ivl_24", 0 0, L_00000238751624d0;  1 drivers
v0000023875206060_0 .net *"_ivl_3", 0 0, L_000002387520b3e0;  1 drivers
L_000002387520c120 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000238752073c0_0 .net/2u *"_ivl_6", 32 0, L_000002387520c120;  1 drivers
v0000023875207dc0_0 .net *"_ivl_8", 0 0, L_000002387520b480;  1 drivers
v0000023875206600_0 .net "a", 31 0, L_0000023875161ac0;  alias, 1 drivers
v0000023875206100_0 .net "b", 31 0, L_0000023875162150;  alias, 1 drivers
v0000023875206e20_0 .net "control", 4 0, v00000238752061a0_0;  alias, 1 drivers
v00000238752071e0_0 .var "out", 31 0;
v00000238752075a0_0 .net "overflow_wire", 0 0, L_000002387520a760;  1 drivers
v0000023875206420_0 .var "result", 32 0;
v0000023875207f00_0 .net "statusIn", 3 0, v000002387520a1c0_0;  1 drivers
v0000023875207aa0_0 .net8 "statusOut", 3 0, RS_0000023875169998;  alias, 2 drivers
E_00000238751572c0 .event anyedge, v0000023875207f00_0, v0000023875206100_0, v0000023875206600_0, v0000023875153db0_0;
L_000002387520b3e0 .part v0000023875206420_0, 32, 1;
L_000002387520b480 .cmp/eq 33, v0000023875206420_0, L_000002387520c120;
L_000002387520be80 .part v0000023875206420_0, 31, 1;
L_000002387520a800 .part L_0000023875161ac0, 31, 1;
L_000002387520a8a0 .part L_0000023875162150, 31, 1;
L_000002387520a940 .part v0000023875206420_0, 31, 1;
L_000002387520aa80 .concat8 [ 1 1 1 1], L_000002387520b3e0, L_000002387520b480, L_000002387520be80, L_00000238751624d0;
S_00000238750fa090 .scope module, "f" "overflow" 4 78, 4 82 0, S_0000023875168be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "result";
    .port_info 3 /INPUT 5 "ALU_CNTRL";
    .port_info 4 /OUTPUT 1 "overflow";
L_0000023875161e40 .functor OR 1, L_000002387520b520, L_000002387520b840, C4<0>, C4<0>;
L_0000023875161f90 .functor NOT 1, L_000002387520a800, C4<0>, C4<0>, C4<0>;
L_0000023875161cf0 .functor NOT 1, L_000002387520a8a0, C4<0>, C4<0>, C4<0>;
L_0000023875161970 .functor AND 1, L_0000023875161f90, L_0000023875161cf0, C4<1>, C4<1>;
L_0000023875161a50 .functor AND 1, L_0000023875161970, L_000002387520a940, C4<1>, C4<1>;
L_0000023875162620 .functor AND 1, L_000002387520a800, L_000002387520a8a0, C4<1>, C4<1>;
L_0000023875162000 .functor NOT 1, L_000002387520a940, C4<0>, C4<0>, C4<0>;
L_0000023875161b30 .functor AND 1, L_0000023875162620, L_0000023875162000, C4<1>, C4<1>;
L_0000023875162380 .functor OR 1, L_0000023875161a50, L_0000023875161b30, C4<0>, C4<0>;
v0000023875153db0_0 .net "ALU_CNTRL", 4 0, v00000238752061a0_0;  alias, 1 drivers
v00000238751533b0_0 .net *"_ivl_0", 31 0, L_000002387520bf20;  1 drivers
L_000002387520c1f8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023875154210_0 .net *"_ivl_11", 26 0, L_000002387520c1f8;  1 drivers
L_000002387520c240 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v00000238751542b0_0 .net/2u *"_ivl_12", 31 0, L_000002387520c240;  1 drivers
v0000023875154490_0 .net *"_ivl_14", 0 0, L_000002387520b840;  1 drivers
v0000023875154a30_0 .net *"_ivl_16", 0 0, L_0000023875161e40;  1 drivers
v0000023875154530_0 .net *"_ivl_18", 0 0, L_0000023875161f90;  1 drivers
v0000023875153450_0 .net *"_ivl_20", 0 0, L_0000023875161cf0;  1 drivers
v0000023875154670_0 .net *"_ivl_22", 0 0, L_0000023875161970;  1 drivers
v0000023875154c10_0 .net *"_ivl_24", 0 0, L_0000023875161a50;  1 drivers
v00000238751534f0_0 .net *"_ivl_26", 0 0, L_0000023875162620;  1 drivers
v0000023875153590_0 .net *"_ivl_28", 0 0, L_0000023875162000;  1 drivers
L_000002387520c168 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023875153630_0 .net *"_ivl_3", 26 0, L_000002387520c168;  1 drivers
v000002387514e760_0 .net *"_ivl_30", 0 0, L_0000023875161b30;  1 drivers
v000002387514e080_0 .net *"_ivl_32", 0 0, L_0000023875162380;  1 drivers
L_000002387520c288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002387514e440_0 .net/2u *"_ivl_34", 0 0, L_000002387520c288;  1 drivers
L_000002387520c1b0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000023875206c40_0 .net/2u *"_ivl_4", 31 0, L_000002387520c1b0;  1 drivers
v0000023875207be0_0 .net *"_ivl_6", 0 0, L_000002387520b520;  1 drivers
v0000023875206ce0_0 .net *"_ivl_8", 31 0, L_000002387520b660;  1 drivers
v0000023875206d80_0 .net "a", 0 0, L_000002387520a800;  1 drivers
v0000023875206a60_0 .net "b", 0 0, L_000002387520a8a0;  1 drivers
v0000023875207780_0 .net "overflow", 0 0, L_000002387520a760;  alias, 1 drivers
v0000023875207820_0 .net "result", 0 0, L_000002387520a940;  1 drivers
L_000002387520bf20 .concat [ 5 27 0 0], v00000238752061a0_0, L_000002387520c168;
L_000002387520b520 .cmp/eq 32, L_000002387520bf20, L_000002387520c1b0;
L_000002387520b660 .concat [ 5 27 0 0], v00000238752061a0_0, L_000002387520c1f8;
L_000002387520b840 .cmp/eq 32, L_000002387520b660, L_000002387520c240;
L_000002387520a760 .functor MUXZ 1, L_000002387520c288, L_0000023875162380, L_0000023875161e40, C4<>;
S_00000238750fa220 .scope module, "aluctrl" "ALUControl" 3 337, 3 169 0, S_0000023875168a50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "aluOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 5 "operation";
    .port_info 3 /OUTPUT 1 "jr";
v0000023875206240_0 .net "aluOp", 2 0, L_000002387520b340;  1 drivers
v0000023875207d20_0 .net "funct", 5 0, L_000002387520ada0;  1 drivers
v00000238752062e0_0 .net "jr", 0 0, o0000023875169b48;  alias, 0 drivers
v00000238752061a0_0 .var "operation", 4 0;
E_0000023875156480 .event anyedge, v0000023875206240_0, v0000023875207d20_0;
S_000002387510e6e0 .scope module, "mainControl" "Control" 3 326, 3 139 0, S_0000023875168a50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 19 "control";
v0000023875206ec0_0 .var "control", 18 0;
v0000023875206380_0 .net "opcode", 5 0, L_000002387520b5c0;  1 drivers
E_00000238751589c0 .event anyedge, v0000023875206380_0;
S_000002387510e870 .scope module, "pcRegister" "Register" 3 311, 4 92 0, S_0000023875168a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "D";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 32 "Q";
P_0000023875158d40 .param/l "DATA_WIDTH" 0 4 93, +C4<00000000000000000000000000100000>;
v00000238752064c0_0 .net "D", 31 0, v0000023875208b10_0;  1 drivers
v0000023875207500_0 .var "Q", 31 0;
v0000023875207960_0 .net "clock", 0 0, v000002387520a080_0;  alias, 1 drivers
E_0000023875158b00 .event posedge, v0000023875207960_0;
S_0000023875103e40 .scope module, "rf" "RegisterFile" 3 331, 4 107 0, S_0000023875168a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 5 "address1";
    .port_info 2 /INPUT 5 "address2";
    .port_info 3 /INPUT 5 "writeAddress";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /INPUT 1 "regWrite";
    .port_info 6 /OUTPUT 32 "outData1";
    .port_info 7 /OUTPUT 32 "outData2";
P_00000238751e89b0 .param/l "ADDRESS_WIDTH" 0 4 108, +C4<00000000000000000000000000000101>;
P_00000238751e89e8 .param/l "DATA_WIDTH" 0 4 108, +C4<00000000000000000000000000100000>;
L_0000023875161ac0 .functor BUFZ 32, L_000002387520a9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023875162150 .functor BUFZ 32, L_000002387520b200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000238752078c0_0 .net *"_ivl_0", 31 0, L_000002387520a9e0;  1 drivers
v0000023875206f60_0 .net *"_ivl_10", 6 0, L_000002387520a6c0;  1 drivers
L_000002387520c0d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023875207140_0 .net *"_ivl_13", 1 0, L_000002387520c0d8;  1 drivers
v0000023875207a00_0 .net *"_ivl_2", 6 0, L_000002387520a4e0;  1 drivers
L_000002387520c090 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023875207640_0 .net *"_ivl_5", 1 0, L_000002387520c090;  1 drivers
v0000023875206880_0 .net *"_ivl_8", 31 0, L_000002387520b200;  1 drivers
v00000238752066a0_0 .net "address1", 4 0, v0000023875208bb0_0;  alias, 1 drivers
v00000238752076e0_0 .net "address2", 4 0, v0000023875209010_0;  alias, 1 drivers
v0000023875207320_0 .net "clock", 0 0, v000002387520a080_0;  alias, 1 drivers
v0000023875207000 .array "data", 0 32, 31 0;
v00000238752070a0_0 .net "outData1", 31 0, L_0000023875161ac0;  alias, 1 drivers
v0000023875206920_0 .net "outData2", 31 0, L_0000023875162150;  alias, 1 drivers
v0000023875206740_0 .net "regWrite", 0 0, L_000002387520bd40;  alias, 1 drivers
v00000238752067e0_0 .net "writeAddress", 4 0, L_000002387520a440;  alias, 1 drivers
v0000023875207b40_0 .net "writeData", 31 0, L_0000023875269070;  alias, 1 drivers
L_000002387520a9e0 .array/port v0000023875207000, L_000002387520a4e0;
L_000002387520a4e0 .concat [ 5 2 0 0], v0000023875208bb0_0, L_000002387520c090;
L_000002387520b200 .array/port v0000023875207000, L_000002387520a6c0;
L_000002387520a6c0 .concat [ 5 2 0 0], v0000023875209010_0, L_000002387520c0d8;
S_0000023875103fd0 .scope module, "se" "SignExtend" 3 334, 4 130 0, S_0000023875168a50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "unextended";
    .port_info 1 /OUTPUT 32 "extended";
P_00000238751e81b0 .param/l "FROM_WIDTH" 0 4 131, +C4<00000000000000000000000000010000>;
P_00000238751e81e8 .param/l "TO_WIDTH" 0 4 131, +C4<00000000000000000000000000100000>;
v00000238752069c0_0 .net "extended", 31 0, L_000002387520ac60;  alias, 1 drivers
v0000023875207c80_0 .net "unextended", 15 0, L_000002387520b2a0;  1 drivers
L_000002387520ac60 .extend/s 32, L_000002387520b2a0;
S_00000238750ffaa0 .scope task, "tick" "tick" 2 6, 2 6 0, S_000002387515f190;
 .timescale 0 0;
TD_MIPSSingleCycle_tb.tick ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002387520a080_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002387520a080_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002387520a080_0, 0, 1;
    %end;
    .scope S_000002387510e870;
T_3 ;
    %wait E_0000023875158b00;
    %load/vec4 v00000238752064c0_0;
    %assign/vec4 v0000023875207500_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000002387510e6e0;
T_4 ;
    %wait E_00000238751589c0;
    %load/vec4 v0000023875206380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 131103, 0, 19;
    %assign/vec4 v0000023875206ec0_0, 0;
    %jmp T_4.9;
T_4.0 ;
    %pushi/vec4 20513, 0, 19;
    %assign/vec4 v0000023875206ec0_0, 0;
    %jmp T_4.9;
T_4.1 ;
    %pushi/vec4 16707, 0, 19;
    %assign/vec4 v0000023875206ec0_0, 0;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 6, 0, 19;
    %assign/vec4 v0000023875206ec0_0, 0;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 2056, 0, 19;
    %assign/vec4 v0000023875206ec0_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 11, 0, 19;
    %assign/vec4 v0000023875206ec0_0, 0;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 16387, 0, 19;
    %assign/vec4 v0000023875206ec0_0, 0;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 16387, 0, 19;
    %assign/vec4 v0000023875206ec0_0, 0;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 16577, 0, 19;
    %assign/vec4 v0000023875206ec0_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023875103e40;
T_5 ;
    %wait E_0000023875158b00;
    %load/vec4 v0000023875206740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000023875207b40_0;
    %load/vec4 v00000238752067e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023875207000, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000238750fa220;
T_6 ;
    %wait E_0000023875156480;
    %load/vec4 v0000023875206240_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000238752061a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000023875206240_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v00000238752061a0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000023875206240_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000238752061a0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0000023875206240_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v00000238752061a0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0000023875206240_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v0000023875207d20_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000238752061a0_0, 0;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000238752061a0_0, 0;
    %jmp T_6.15;
T_6.11 ;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v00000238752061a0_0, 0;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000238752061a0_0, 0;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v00000238752061a0_0, 0;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000238752061a0_0, 0;
T_6.9 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023875168be0;
T_7 ;
    %wait E_00000238751572c0;
    %load/vec4 v0000023875206e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000238752071e0_0, 0;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0000023875206600_0;
    %pad/u 33;
    %load/vec4 v0000023875206100_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000023875206420_0, 0, 33;
    %load/vec4 v0000023875206420_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000238752071e0_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0000023875206600_0;
    %pad/u 33;
    %load/vec4 v0000023875206100_0;
    %pad/u 33;
    %or;
    %assign/vec4 v0000023875206420_0, 0;
    %load/vec4 v0000023875206420_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000238752071e0_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0000023875206600_0;
    %pad/u 33;
    %load/vec4 v0000023875206100_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000023875207f00_0;
    %parti/s 1, 0, 2;
    %pad/u 33;
    %add;
    %store/vec4 v0000023875206420_0, 0, 33;
    %load/vec4 v0000023875206420_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000238752071e0_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0000023875206600_0;
    %pad/u 33;
    %load/vec4 v0000023875206100_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000023875206420_0, 0, 33;
    %load/vec4 v0000023875206420_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000238752071e0_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0000023875206600_0;
    %load/vec4 v0000023875206100_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0000023875206420_0, 0, 33;
    %load/vec4 v0000023875206420_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000238752071e0_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0000023875206600_0;
    %load/vec4 v0000023875206100_0;
    %or;
    %nor/r;
    %pad/u 33;
    %store/vec4 v0000023875206420_0, 0, 33;
    %load/vec4 v0000023875206420_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000238752071e0_0, 0, 32;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000023875168a50;
T_8 ;
    %wait E_0000023875156980;
    %load/vec4 v0000023875209150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v00000238752081b0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0000023875208bb0_0, 0, 5;
    %load/vec4 v00000238752081b0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000023875209010_0, 0, 5;
    %load/vec4 v00000238752081b0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000023875208430_0, 0, 5;
    %load/vec4 v00000238752081b0_0;
    %parti/s 5, 6, 4;
    %store/vec4 v00000238752090b0_0, 0, 5;
    %load/vec4 v00000238752081b0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0000023875208390_0, 0, 6;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v00000238752081b0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0000023875208bb0_0, 0, 5;
    %load/vec4 v00000238752081b0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000023875209010_0, 0, 5;
    %load/vec4 v00000238752081b0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000023875209330_0, 0, 16;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v00000238752081b0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0000023875208bb0_0, 0, 5;
    %load/vec4 v00000238752081b0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000023875209010_0, 0, 5;
    %load/vec4 v00000238752081b0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000023875209330_0, 0, 16;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v00000238752081b0_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0000023875208bb0_0, 0, 5;
    %load/vec4 v00000238752081b0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000023875209010_0, 0, 5;
    %load/vec4 v00000238752081b0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000023875209330_0, 0, 16;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v00000238752081b0_0;
    %parti/s 26, 0, 2;
    %pad/u 16;
    %store/vec4 v0000023875209330_0, 0, 16;
    %jmp T_8.6;
T_8.5 ;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000023875168a50;
T_9 ;
    %wait E_0000023875156400;
    %vpi_call 3 312 "$display", "pc 0x%0h", v0000023875208e30_0 {0 0 0};
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023875168a50;
T_10 ;
    %pushi/vec4 4194304, 0, 32;
    %assign/vec4 v0000023875208b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023875208a70_0, 0;
    %end;
    .thread T_10;
    .scope S_0000023875168a50;
T_11 ;
    %wait E_0000023875156740;
    %vpi_call 3 319 "$display", "pcPlus4 0x%0h", v0000023875208ed0_0 {0 0 0};
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000023875168a50;
T_12 ;
    %pushi/vec4 268502012, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023875207000, 4, 0;
    %end;
    .thread T_12;
    .scope S_0000023875168a50;
T_13 ;
    %wait E_00000238751562c0;
    %load/vec4 v00000238752084d0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v000002387520b700_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000023875207280_0;
    %store/vec4 v0000023875208b10_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000023875208ed0_0;
    %pad/u 32;
    %store/vec4 v0000023875208b10_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000023875168a50;
T_14 ;
    %wait E_00000238751561c0;
    %vpi_call 3 366 "$display", "reg_nextPC 0x%0h", v0000023875208b10_0 {0 0 0};
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000023875168a50;
T_15 ;
    %wait E_00000238751561c0;
    %vpi_call 3 377 "$display", "insMemAddress 0x%0h", v0000023875208070_0 {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002387515f190;
T_16 ;
    %wait E_0000023875156040;
    %load/vec4 v000002387520ba20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002387520b980_0;
    %pad/u 33;
    %subi 4194304, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000002387520ae40, 4;
    %assign/vec4 v000002387520b160_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000002387515f190;
T_17 ;
    %wait E_0000023875156d40;
    %load/vec4 v000002387520b7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000002387520a300_0;
    %pad/u 33;
    %subi 268500992, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000002387520aee0, 4;
    %assign/vec4 v000002387520af80_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000002387515f190;
T_18 ;
    %wait E_0000023875158b00;
    %load/vec4 v000002387520bc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000002387520abc0_0;
    %load/vec4 v000002387520a300_0;
    %pad/u 33;
    %subi 268500992, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002387520aee0, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002387515f190;
T_19 ;
    %fork TD_MIPSSingleCycle_tb.printHeader, S_0000023875161500;
    %join;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023875207000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023875207000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023875207000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023875207000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023875207000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023875207000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023875207000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023875207000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023875207000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023875207000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023875207000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023875207000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023875207000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023875207000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023875207000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023875207000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023875207000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023875207000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023875207000, 0, 4;
    %pushi/vec4 19552288, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002387520ae40, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 97, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1684283428, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1949510688, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 611594540, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539259954, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002387520bac0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002387520a620_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002387520a620_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_19.1, 5;
    %fork TD_MIPSSingleCycle_tb.tick, S_00000238750ffaa0;
    %join;
    %fork TD_MIPSSingleCycle_tb.printRow, S_0000023875165d50;
    %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002387520a620_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002387520a620_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %fork TD_MIPSSingleCycle_tb.tick, S_00000238750ffaa0;
    %join;
    %fork TD_MIPSSingleCycle_tb.printRow, S_0000023875165d50;
    %join;
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "MIPSSingleCycle_tb.v";
    "./MIPSSingleCycle.v";
    "./MIPSComponents.v";
