;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, #2
	SUB 0, 32
	JMZ @270, @990
	ADD 100, 9
	SUB 0, 32
	SUB @121, 106
	ADD 12, @19
	SUB #72, @200
	JMZ 0, 0
	SLT 100, 9
	SUB <0, @2
	SLT 100, 9
	ADD @197, 106
	MOV -1, <-20
	ADD <0, 0
	SPL 0, -2
	SUB #-20, @12
	JMZ 0, 0
	JMZ 100, 9
	JMN -807, @-820
	SUB @-127, 100
	SLT #270, <990
	DAT <270, #990
	DAT #30, #9
	ADD 100, 9
	MOV @321, <-107
	SPL 0, -2
	SUB #12, @201
	DAT #-181, #-26
	ADD 100, 9
	CMP -207, <-120
	SUB @827, 116
	SLT 100, 9
	ADD <0, 0
	SUB @127, 106
	MOV @321, <-107
	MOV @321, <-107
	MOV @321, <-107
	SUB #-20, @12
	ADD 100, 9
	ADD 100, 9
	JMN -810, <402
	MOV @121, 106
	ADD <0, 0
	SPL 0, <402
	MOV @121, 106
