{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 06 11:25:32 2017 " "Info: Processing started: Fri Oct 06 11:25:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Csc21100_4bit_add_sub -c Csc21100_4bit_add_sub --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Csc21100_4bit_add_sub -c Csc21100_4bit_add_sub --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "cin output2\[5\] 15.140 ns Longest " "Info: Longest tpd from source pin \"cin\" to destination pin \"output2\[5\]\" is 15.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns cin 1 PIN PIN_V2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 7; PIN Node = 'cin'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cin } "NODE_NAME" } } { "BlockDisplay.bdf" "" { Schematic "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/BlockDisplay.bdf" { { 128 -120 48 144 "cin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.170 ns) + CELL(0.420 ns) 7.442 ns Csc21100_4bit_add_sub:inst2\|Csc21100_1bit_add_sub:Csc_Bit_Adder0\|cout~0 2 COMB LCCOMB_X32_Y1_N16 2 " "Info: 2: + IC(6.170 ns) + CELL(0.420 ns) = 7.442 ns; Loc. = LCCOMB_X32_Y1_N16; Fanout = 2; COMB Node = 'Csc21100_4bit_add_sub:inst2\|Csc21100_1bit_add_sub:Csc_Bit_Adder0\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.590 ns" { cin Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder0|cout~0 } "NODE_NAME" } } { "Csc21100_4bit_add_sub.vhd" "" { Text "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/Csc21100_4bit_add_sub.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.438 ns) 8.170 ns Csc21100_4bit_add_sub:inst2\|Csc21100_1bit_add_sub:Csc_Bit_Adder1\|cout~0 3 COMB LCCOMB_X32_Y1_N10 2 " "Info: 3: + IC(0.290 ns) + CELL(0.438 ns) = 8.170 ns; Loc. = LCCOMB_X32_Y1_N10; Fanout = 2; COMB Node = 'Csc21100_4bit_add_sub:inst2\|Csc21100_1bit_add_sub:Csc_Bit_Adder1\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder0|cout~0 Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder1|cout~0 } "NODE_NAME" } } { "Csc21100_4bit_add_sub.vhd" "" { Text "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/Csc21100_4bit_add_sub.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.438 ns) 8.903 ns Csc21100_4bit_add_sub:inst2\|Csc21100_1bit_add_sub:Csc_Bit_Adder2\|cout~0 4 COMB LCCOMB_X32_Y1_N4 2 " "Info: 4: + IC(0.295 ns) + CELL(0.438 ns) = 8.903 ns; Loc. = LCCOMB_X32_Y1_N4; Fanout = 2; COMB Node = 'Csc21100_4bit_add_sub:inst2\|Csc21100_1bit_add_sub:Csc_Bit_Adder2\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder1|cout~0 Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder2|cout~0 } "NODE_NAME" } } { "Csc21100_4bit_add_sub.vhd" "" { Text "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/Csc21100_4bit_add_sub.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 9.435 ns Csc21100_4bit_add_sub:inst2\|Csc21100_1bit_add_sub:Csc_Bit_Adder3\|sum~0 5 COMB LCCOMB_X32_Y1_N22 12 " "Info: 5: + IC(0.257 ns) + CELL(0.275 ns) = 9.435 ns; Loc. = LCCOMB_X32_Y1_N22; Fanout = 12; COMB Node = 'Csc21100_4bit_add_sub:inst2\|Csc21100_1bit_add_sub:Csc_Bit_Adder3\|sum~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder2|cout~0 Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder3|sum~0 } "NODE_NAME" } } { "Csc21100_4bit_add_sub.vhd" "" { Text "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/Csc21100_4bit_add_sub.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.916 ns) + CELL(2.789 ns) 15.140 ns output2\[5\] 6 PIN PIN_V21 0 " "Info: 6: + IC(2.916 ns) + CELL(2.789 ns) = 15.140 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'output2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.705 ns" { Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder3|sum~0 output2[5] } "NODE_NAME" } } { "BlockDisplay.bdf" "" { Schematic "G:/Csc21100_Kulla_Gerti_Fall2017/Csc21100_4bit_add_sub/BlockDisplay.bdf" { { 112 480 656 128 "output2\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.212 ns ( 34.43 % ) " "Info: Total cell delay = 5.212 ns ( 34.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.928 ns ( 65.57 % ) " "Info: Total interconnect delay = 9.928 ns ( 65.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.140 ns" { cin Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder0|cout~0 Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder1|cout~0 Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder2|cout~0 Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder3|sum~0 output2[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.140 ns" { cin {} cin~combout {} Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder0|cout~0 {} Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder1|cout~0 {} Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder2|cout~0 {} Csc21100_4bit_add_sub:inst2|Csc21100_1bit_add_sub:Csc_Bit_Adder3|sum~0 {} output2[5] {} } { 0.000ns 0.000ns 6.170ns 0.290ns 0.295ns 0.257ns 2.916ns } { 0.000ns 0.852ns 0.420ns 0.438ns 0.438ns 0.275ns 2.789ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 06 11:26:26 2017 " "Info: Processing ended: Fri Oct 06 11:26:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Info: Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
