// Seed: 1093050227
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    output tri1 id_2,
    input tri0 id_3,
    output uwire id_4,
    input supply1 id_5,
    input wor id_6,
    input supply1 id_7,
    input tri id_8,
    input tri id_9,
    input tri1 id_10,
    input uwire id_11,
    input tri id_12,
    output tri id_13,
    output wire id_14,
    input wire id_15,
    input supply0 id_16,
    input wire id_17
);
  assign id_0 = id_10;
  wire id_19;
  module_0(
      id_19, id_19
  );
endmodule
