m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Github/ECE385/Final_Project/simulation/modelsim
valtera_avalon_sc_fifo
Z1 !s110 1639906983
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
I=@RH`9XAeFo^WT@IAdUiM2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/simulation/modelsim
Z4 w1639551140
8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v
FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v
Z5 L0 21
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1639906983.000000
!s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v|
!i113 1
Z8 o-vlog01compat -work lab8_soc
Z9 !s92 -vlog01compat -work lab8_soc +incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules
Z10 tCvgOpt 0
valtera_avalon_st_clock_crosser
Z11 !s110 1639363350
!i10b 1
!s100 YbU`iK^TYJ_9Hz`CZekjQ3
ITI84f4JZFY[4Y7nJS^Y1N3
R2
R0
Z12 w1639288291
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
L0 22
R6
r1
!s85 0
31
Z13 !s108 1639363350.000000
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v|
!i113 1
R8
Z14 !s92 -vlog01compat -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules
R10
valtera_avalon_st_handshake_clock_crosser
R11
!i10b 1
!s100 3f<J9K;e[9FU@JKn0^PK?0
Ij>X[H=P;E1`6N92YV027o1
R2
R0
R12
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
Z15 L0 24
R6
r1
!s85 0
31
R13
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v|
!i113 1
R8
R14
R10
valtera_merlin_arb_adder
Z16 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
R11
!i10b 1
!s100 1Jn[a;@5nZmTN?DFKQNzj2
I`kca`kW75PkCb]W=NlnB80
R2
Z17 !s105 altera_merlin_arbitrator_sv_unit
S1
R0
R12
Z18 8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Z19 FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv
L0 228
R6
r1
!s85 0
31
R13
Z20 !s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv|
Z21 !s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv|
!i113 1
Z22 o-sv -work lab8_soc
Z23 !s92 -sv -work lab8_soc +incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules
R10
valtera_merlin_arbitrator
R16
R11
!i10b 1
!s100 NQTehjm2fNQROUMUzShGa1
Iga^@Zlf3NF0DhP>hfM^:93
R2
R17
S1
R0
R12
R18
R19
L0 103
R6
r1
!s85 0
31
R13
R20
R21
!i113 1
R22
R23
R10
valtera_merlin_burst_uncompressor
R16
Z24 !s110 1639363352
!i10b 1
!s100 f1?Rb<=9U?R9LJoHl;7>T3
IUB`1[UQ5_n@:6NW@Pn;oB1
R2
!s105 altera_merlin_burst_uncompressor_sv_unit
S1
R0
R12
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
L0 40
R6
r1
!s85 0
31
Z25 !s108 1639363352.000000
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!i113 1
R22
R23
R10
valtera_merlin_master_agent
R16
R24
!i10b 1
!s100 _CJm:YX=>U2LQKH;8=@cb0
I?YmP`gn5oPRmTkM?<aTgl0
R2
!s105 altera_merlin_master_agent_sv_unit
S1
R0
R12
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv
L0 28
R6
r1
!s85 0
31
R25
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv|
!i113 1
R22
R23
R10
valtera_merlin_master_translator
R16
R24
!i10b 1
!s100 NdRk@]3fC2C@V7Rm;dQM31
I>Gl0J=2_3[>knlW>z7ARR3
R2
!s105 altera_merlin_master_translator_sv_unit
S1
R0
R12
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv
L0 32
R6
r1
!s85 0
31
R25
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv|
!i113 1
R22
R23
R10
valtera_merlin_slave_agent
R16
R24
!i10b 1
!s100 ePZN1d?B062J`OBb?blff3
I3OZ9mkK_aL5JPYPb3[QP:2
R2
!s105 altera_merlin_slave_agent_sv_unit
S1
R0
R12
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv
Z26 L0 34
R6
r1
!s85 0
31
R25
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv|
!i113 1
R22
R23
R10
valtera_merlin_slave_translator
R16
R24
!i10b 1
!s100 k`9[YAn_dLTkg;GE`mOb61
I0oOgaOeiSNGmF`10SC4@T1
R2
!s105 altera_merlin_slave_translator_sv_unit
S1
R0
R12
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv
L0 35
R6
r1
!s85 0
31
R25
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv|
!i113 1
R22
R23
R10
valtera_reset_controller
Z27 !s110 1639906982
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
I0R7_kF]Oo42de<PUEE8a<3
R2
R3
Z28 w1639551135
8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_controller.v
FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_controller.v
L0 42
R6
r1
!s85 0
31
Z29 !s108 1639906982.000000
!s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_controller.v|
!i113 1
R8
R9
R10
valtera_reset_synchronizer
R27
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
I2JaWE>bgKYZCC^8n=E^SZ1
R2
R3
R28
8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v
FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v
R15
R6
r1
!s85 0
31
R29
!s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R8
R9
R10
valtera_std_synchronizer_nocut
R11
!i10b 1
!s100 b8zV2<79GgkNg0GC<P[GJ2
I[a@cllL]n3;EmELW=Ig<Q2
R2
R0
R12
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
L0 44
R6
r1
!s85 0
31
R13
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v|
!i113 1
R8
R14
R10
vlab8_soc
R27
!i10b 1
!s100 kM:^BRBz<bM5ob`H@nId_3
ISz;Y9>gYem6DMHE?AzLK60
R2
R3
w1639551090
8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/lab8_soc.v
FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/lab8_soc.v
L0 6
R6
r1
!s85 0
31
R29
!s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/lab8_soc.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/lab8_soc.v|
!i113 1
R8
!s92 -vlog01compat -work lab8_soc +incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis
R10
vlab8_soc_irq_mapper
R16
R11
!i10b 1
!s100 i:Dk0T<C<IAh=]2[XU43d0
IGQDTAJ42RVPK0gD]=jz=;2
R2
!s105 lab8_soc_irq_mapper_sv_unit
S1
R0
w1639288289
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv
L0 31
R6
r1
!s85 0
31
R13
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv|
!i113 1
R22
R23
R10
vlab8_soc_jtag_uart_0
Z30 !s110 1639906984
!i10b 1
!s100 CJD0]eXeSmcnXQ;?1M<3A3
IbQFPj9nZ:2naW=@U;J3_A0
R2
R3
Z31 w1639551092
Z32 8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v
Z33 FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v
L0 331
R6
r1
!s85 0
31
Z34 !s108 1639906984.000000
Z35 !s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v|
Z36 !s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v|
!i113 1
R8
R9
R10
vlab8_soc_jtag_uart_0_scfifo_r
R30
!i10b 1
!s100 1JieNa4U<MLDYYDbQnHSj2
Ia2dl?9;@4O[9V]a;Vnl8z0
R2
R3
R31
R32
R33
L0 243
R6
r1
!s85 0
31
R34
R35
R36
!i113 1
R8
R9
R10
vlab8_soc_jtag_uart_0_scfifo_w
R30
!i10b 1
!s100 NNb8EMJSGOko@R;K4kk_O0
IDA6o7]55>z5LzB^FIg]aP0
R2
R3
R31
R32
R33
L0 78
R6
r1
!s85 0
31
R34
R35
R36
!i113 1
R8
R9
R10
vlab8_soc_jtag_uart_0_sim_scfifo_r
R30
!i10b 1
!s100 5Q7e8R]@WIeVZ<GoMU05G3
I`d^S_^HBcZD^9HT6]l?jK1
R2
R3
R31
R32
R33
L0 164
R6
r1
!s85 0
31
R34
R35
R36
!i113 1
R8
R9
R10
vlab8_soc_jtag_uart_0_sim_scfifo_w
R30
!i10b 1
!s100 IO6zCmT:c8O>BX_UZa[9k2
IWLY3IaABPcI5MC`zL?_OD1
R2
R3
R31
R32
R33
R5
R6
r1
!s85 0
31
R34
R35
R36
!i113 1
R8
R9
R10
vlab8_soc_keycode1
R30
!i10b 1
!s100 mkoD?VOE4:R8m]bXkLGO<3
I7CRi2WnN>bPzV^P6hQnHN3
R2
R3
R31
8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_keycode1.v
FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_keycode1.v
R5
R6
r1
!s85 0
31
R34
!s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_keycode1.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_keycode1.v|
!i113 1
R8
R9
R10
vlab8_soc_mm_interconnect_0
R27
!i10b 1
!s100 Poad55NFK?BfJ@[0C_m0c0
ITfaKQE5[<zLFWAY<2:5Ja0
R2
R3
R28
8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v
FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v
L0 9
R6
r1
!s85 0
31
R29
!s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v|
!i113 1
R8
R9
R10
vlab8_soc_mm_interconnect_0_avalon_st_adapter
R1
!i10b 1
!s100 43o2z_MeJJ_gDmMW?:a5n0
IU3^<EMD@Uz=169;z1Tib_1
R2
R3
w1639551141
8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v
FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v
L0 9
R6
r1
!s85 0
31
R29
!s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R8
R9
R10
vlab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R16
R11
!i10b 1
!s100 V`im:a`SiWT2zFY6dmF=k0
IM1WUBQ[B5cQV7=WKTCDEm2
R2
!s105 lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0_sv_unit
S1
R0
w1639288293
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
L0 66
R6
r1
!s85 0
31
R13
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!i113 1
R22
R23
R10
vlab8_soc_mm_interconnect_0_cmd_demux
R16
Z37 !s110 1639363351
!i10b 1
!s100 ZH0f1cL;2ijo>0nkj76Y31
IoU3@a;43m]^WcPK`U4k>g3
R2
!s105 lab8_soc_mm_interconnect_0_cmd_demux_sv_unit
S1
R0
R12
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv
Z38 L0 43
R6
r1
!s85 0
31
Z39 !s108 1639363351.000000
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv|
!i113 1
R22
R23
R10
vlab8_soc_mm_interconnect_0_cmd_demux_001
R16
R37
!i10b 1
!s100 797zKP_I`:7MnJHK86^]R2
IoCPcYKe4:_Im>2QGlEJGz2
R2
!s105 lab8_soc_mm_interconnect_0_cmd_demux_001_sv_unit
S1
R0
R12
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv
R38
R6
r1
!s85 0
31
R39
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv|
!i113 1
R22
R23
R10
vlab8_soc_mm_interconnect_0_cmd_mux
R16
R37
!i10b 1
!s100 eZAz`KCj^Yz]=aJUWcHYW0
I9hD9VSAe0mVdGX>07liS=0
R2
!s105 lab8_soc_mm_interconnect_0_cmd_mux_sv_unit
S1
R0
R12
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv
Z40 L0 51
R6
r1
!s85 0
31
R39
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv|
!i113 1
R22
R23
R10
vlab8_soc_mm_interconnect_0_cmd_mux_001
R16
R37
!i10b 1
!s100 Yoz>:<A:H1g4f0o98dPSl0
I[VzChf<j=_970kRn5`f5V0
R2
!s105 lab8_soc_mm_interconnect_0_cmd_mux_001_sv_unit
S1
R0
R12
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv
R40
R6
r1
!s85 0
31
R39
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv|
!i113 1
R22
R23
R10
vlab8_soc_mm_interconnect_0_router
R16
R24
!i10b 1
!s100 =HDhiz]@HTdMKQHczlD471
IK;48F4KeVnX<3AC:m;f4_1
R2
Z41 !s105 lab8_soc_mm_interconnect_0_router_sv_unit
S1
R0
R12
Z42 8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv
Z43 FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv
Z44 L0 84
R6
r1
!s85 0
31
R25
Z45 !s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv|
Z46 !s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv|
!i113 1
R22
R23
R10
vlab8_soc_mm_interconnect_0_router_001
R16
R24
!i10b 1
!s100 ?3KPlEIC0=OA4HSj7a<kf0
I5oDH2bF]M5?FJde@k`ffz3
R2
Z47 !s105 lab8_soc_mm_interconnect_0_router_001_sv_unit
S1
R0
R12
Z48 8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv
Z49 FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv
R44
R6
r1
!s85 0
31
R39
Z50 !s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv|
Z51 !s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv|
!i113 1
R22
R23
R10
vlab8_soc_mm_interconnect_0_router_001_default_decode
R16
R24
!i10b 1
!s100 @EUBC3_Lohm>C8O:OIMN40
IP<h=mDD2N[gFUM5A9o7;91
R2
R47
S1
R0
R12
R48
R49
Z52 L0 45
R6
r1
!s85 0
31
R39
R50
R51
!i113 1
R22
R23
R10
vlab8_soc_mm_interconnect_0_router_002
R16
R37
!i10b 1
!s100 CP6Kk6eQ1bZ3JnSgCQQ451
I?a354^1iTQVP3F6YMca;73
R2
Z53 !s105 lab8_soc_mm_interconnect_0_router_002_sv_unit
S1
R0
R12
Z54 8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv
Z55 FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv
R44
R6
r1
!s85 0
31
R39
Z56 !s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv|
Z57 !s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv|
!i113 1
R22
R23
R10
vlab8_soc_mm_interconnect_0_router_002_default_decode
R16
R37
!i10b 1
!s100 B7><URR^7HF?EGL]09F5H3
IzX^P?cRV`>BamzKDdmoN>0
R2
R53
S1
R0
R12
R54
R55
R52
R6
r1
!s85 0
31
R39
R56
R57
!i113 1
R22
R23
R10
vlab8_soc_mm_interconnect_0_router_003
R16
R37
!i10b 1
!s100 1X^mGL>ISTAhC;5PgieIY1
Ic>U2fFoI;QjnOOdkNCz8f1
R2
Z58 !s105 lab8_soc_mm_interconnect_0_router_003_sv_unit
S1
R0
R12
Z59 8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv
Z60 FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv
R44
R6
r1
!s85 0
31
R39
Z61 !s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv|
Z62 !s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv|
!i113 1
R22
R23
R10
vlab8_soc_mm_interconnect_0_router_003_default_decode
R16
R37
!i10b 1
!s100 AUblZ>PDh6Zz?FXLbUbYg1
I`<6gZ<l=FV9zd[=WCjYaD3
R2
R58
S1
R0
R12
R59
R60
R52
R6
r1
!s85 0
31
R39
R61
R62
!i113 1
R22
R23
R10
vlab8_soc_mm_interconnect_0_router_default_decode
R16
R24
!i10b 1
!s100 nd4A>1]=f:5Oz74zC76YB3
Im;=1dS>AJFYT2V8Yd7hfC0
R2
R41
S1
R0
R12
R42
R43
R52
R6
r1
!s85 0
31
R25
R45
R46
!i113 1
R22
R23
R10
vlab8_soc_mm_interconnect_0_rsp_demux
R16
R37
!i10b 1
!s100 Q;YJ10fkfl388IF7Gc_L]1
I58d6Ug3<AJ5][WgNo18Od1
R2
!s105 lab8_soc_mm_interconnect_0_rsp_demux_sv_unit
S1
R0
R12
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv
R38
R6
r1
!s85 0
31
R39
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv|
!i113 1
R22
R23
R10
vlab8_soc_mm_interconnect_0_rsp_demux_001
R16
R37
!i10b 1
!s100 ]dH[dT=BAmXg1Nm1[LSV=3
I4]T@nVh=SO^E5hdZ905i`1
R2
!s105 lab8_soc_mm_interconnect_0_rsp_demux_001_sv_unit
S1
R0
R12
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv
R38
R6
r1
!s85 0
31
R39
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv|
!i113 1
R22
R23
R10
vlab8_soc_mm_interconnect_0_rsp_mux
R16
R37
!i10b 1
!s100 L4YO:X3=4PjHj?Cf<K6eo1
IUHNza453KF6;R`Sj]L@=Y3
R2
!s105 lab8_soc_mm_interconnect_0_rsp_mux_sv_unit
S1
R0
R12
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv
R40
R6
r1
!s85 0
31
R39
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv|
!i113 1
R22
R23
R10
vlab8_soc_mm_interconnect_0_rsp_mux_001
R16
R11
!i10b 1
!s100 K^I_3k7VbH:9^eITS;K?d2
IUNT6Noc;B4g]0<heT1dkF3
R2
!s105 lab8_soc_mm_interconnect_0_rsp_mux_001_sv_unit
S1
R0
R12
8D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv
FD:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv
R40
R6
r1
!s85 0
31
R13
!s107 D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv|
!s90 -reportprogress|300|-sv|-work|lab8_soc|+incdir+D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules|D:/Github/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv|
!i113 1
R22
R23
R10
vlab8_soc_nios2_gen2_0
R30
!i10b 1
!s100 ?EHKUa<Si2hKCm839UD771
I98ZA<?6nfV0h67SLa>Bz21
R2
R3
Z63 w1639551093
8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v
FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v
L0 9
R6
r1
!s85 0
31
R34
!s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v|
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu
R30
!i10b 1
!s100 nLQGb04F=e9dEjbgc3o300
Ij6CND7HLkma?1F^nOd`4H1
R2
R3
R4
Z64 8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v
Z65 FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v
L0 2834
R6
r1
!s85 0
31
R34
Z66 !s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v|
Z67 !s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v|
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk
R30
!i10b 1
!s100 =V@534MnblH3?Wjal1U5i1
IC<ZYMjbVN:QG>gI1d6mZh3
R2
R3
R4
8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
R5
R6
r1
!s85 0
31
R34
!s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v|
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_debug_slave_tck
R30
!i10b 1
!s100 VcFB42X2z5bWg>>MOb42^1
I>9X_c8?z13Fa;iRKjN3hi2
R2
R3
R4
8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v
FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v
R5
R6
r1
!s85 0
31
R34
!s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v|
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper
R30
!i10b 1
!s100 okUV`814ADld@?k8f7A<F2
I25m684SLanai]N^e16oJf1
R2
R3
R4
8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
R5
R6
r1
!s85 0
31
R34
!s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v|
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg
R30
!i10b 1
!s100 1V?Ai^2UT?=^NzX4R[?D_3
IFN2@CI49fZmFECMKJ7Gh63
R2
R3
R4
R64
R65
L0 2023
R6
r1
!s85 0
31
R34
R66
R67
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_nios2_oci
R30
!i10b 1
!s100 zWQhG62gf^@f`T8Fb15iB0
I6Rl;^j8cZ8O9Y0Y`X18EV2
R2
R3
R4
R64
R65
L0 2362
R6
r1
!s85 0
31
R34
R66
R67
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_break
R30
!i10b 1
!s100 PDcWM`[4?A1U^N;Nl?SY13
IT31mzaFZEk3k:Ca:6::7B0
R2
R3
R4
R64
R65
L0 295
R6
r1
!s85 0
31
R34
R66
R67
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
R30
!i10b 1
!s100 11HDo7@=CNO0?>DmSO[TI2
IK3:4TEjYlhaQ@^IYb<67A2
R2
R3
R4
R64
R65
L0 1265
R6
r1
!s85 0
31
R34
R66
R67
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
R30
!i10b 1
!s100 @X<zbgN?kz6o1Ui@0MZmA0
I6RzeAcGSn;m4]X2jO^WB=1
R2
R3
R4
R64
R65
L0 795
R6
r1
!s85 0
31
R34
R66
R67
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_debug
R30
!i10b 1
!s100 JlG_HZoVJOJ2H_@<2Af9a1
IGkEC2aBERe[RW>o?<I<Q=2
R2
R3
R4
R64
R65
L0 153
R6
r1
!s85 0
31
R34
R66
R67
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
R30
!i10b 1
!s100 R8n1j@nFZin3jc]g]1ELE2
IN:?5JE0Ll9gm[aKo<g<A<3
R2
R3
R4
R64
R65
L0 1183
R6
r1
!s85 0
31
R34
R66
R67
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo
R30
!i10b 1
!s100 zjFVdH0YTV59YVK7fAPHg1
I[IP84Wz<fY0_2g4fG37m[3
R2
R3
R4
R64
R65
L0 1427
R6
r1
!s85 0
31
R34
R66
R67
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
R30
!i10b 1
!s100 93Fo?na5dAom5mMU@<dC<3
I31D<hbgY@lBf:ooA8l@^k0
R2
R3
R4
R64
R65
L0 1380
R6
r1
!s85 0
31
R34
R66
R67
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
R30
!i10b 1
!s100 VO6lNZP[P@^BTVQjVM]TL3
If`YC_M`SX2T5WamY<l6cZ2
R2
R3
R4
R64
R65
L0 1337
R6
r1
!s85 0
31
R34
R66
R67
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_im
R30
!i10b 1
!s100 b0Lg?48[Y^Yf54fJzLLXV3
I32P?]fl]UN5S1Jnd:dWMU0
R2
R3
R4
R64
R65
L0 1936
R6
r1
!s85 0
31
R34
R66
R67
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace
R30
!i10b 1
!s100 DlahG`KLUggk[_MMQSzco0
I09UD1b5`WT1K@B6zfNcSR1
R2
R3
R4
R64
R65
L0 982
R6
r1
!s85 0
31
R34
R66
R67
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_pib
R30
!i10b 1
!s100 ImGl^4OMLZ8>2mZn;=88a1
IcR2gU1eEWlz]:QjfQRd100
R2
R3
R4
R64
R65
L0 1913
R6
r1
!s85 0
31
R34
R66
R67
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
R30
!i10b 1
!s100 <?W[k7NA`M0MjZDUFoWn82
I:SU2L06c38^;>]^UEKCCY2
R2
R3
R4
R64
R65
L0 1115
R6
r1
!s85 0
31
R34
R66
R67
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
R30
!i10b 1
!s100 Q]m]<V:^EkLJ3T^[z@Qfg0
IPKMJE8^zJ7EV[n:gBC66A1
R2
R3
R4
R64
R65
L0 588
R6
r1
!s85 0
31
R34
R66
R67
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_nios2_ocimem
R30
!i10b 1
!s100 45CE20T9zRk6hSnf7RA@W1
IDA6A:>n6^N8RYdlh`E?WL1
R2
R3
R4
R64
R65
L0 2181
R6
r1
!s85 0
31
R34
R66
R67
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors
R30
!i10b 1
!s100 eJN?h=AAR[K_oc?53LX>`2
IYYIRRk1=mL5gQgzEZTh570
R2
R3
R4
R64
R65
L0 2006
R6
r1
!s85 0
31
R34
R66
R67
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
R30
!i10b 1
!s100 d@kdJEYnIMNh6_P[=@W^C1
IU>8`BTd=l>b<GE6ka<]dS3
R2
R3
R4
R64
R65
L0 2116
R6
r1
!s85 0
31
R34
R66
R67
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_register_bank_a_module
R30
!i10b 1
!s100 UU<z07X7oZ0mh?QR@on]@2
IST2a[kIc<GA;B:jIk3Uge0
R2
R3
R4
R64
R65
R5
R6
r1
!s85 0
31
R34
R66
R67
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_register_bank_b_module
R30
!i10b 1
!s100 nfP;fCFKFa7Y6Wn5DzJVL3
IOkS]ihT6kfd<>OoCjBSbO2
R2
R3
R4
R64
R65
L0 87
R6
r1
!s85 0
31
R34
R66
R67
!i113 1
R8
R9
R10
vlab8_soc_nios2_gen2_0_cpu_test_bench
R30
!i10b 1
!s100 ZI3;Ah>cBlWWRK21`GL2X3
I`N>[beYzzemCHL=?V@0UL2
R2
R3
R4
8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v
FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v
R5
R6
r1
!s85 0
31
R34
!s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v|
!i113 1
R8
R9
R10
vlab8_soc_onchip_memory2_0
R1
!i10b 1
!s100 8c05kY>4EdQOGJS3g]Mcf1
IAgPJim0`;BBd5dEcQTO?=3
R2
R3
R63
8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v
FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v|
!i113 1
R8
R9
R10
vlab8_soc_otg_hpi_address
R1
!i10b 1
!s100 =^Qo8^2bHK]UA_[TLQ>hW0
I=_J0:_>jWK1Nh>k5MZo5b0
R2
R3
Z68 w1639551094
8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v
FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v|
!i113 1
R8
R9
R10
vlab8_soc_otg_hpi_cs
R1
!i10b 1
!s100 F1P?R^?amheSNULcE?YZ12
I]3]i9JaIehfWO<l[jiKo90
R2
R3
R68
8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v
FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v|
!i113 1
R8
R9
R10
vlab8_soc_otg_hpi_data
R1
!i10b 1
!s100 QzTP]9nLQa::f]mG?Q>o72
IV?6Pf<]Kg`X`zL2LaTi>Y3
R2
R3
R68
8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v
FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v
R5
R6
r1
!s85 0
31
R7
!s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v|
!i113 1
R8
R9
R10
vlab8_soc_sdram
R1
!i10b 1
!s100 ^RC^j>RgM<ofj6<FK]h_61
IhfJzW^BeNH3YMUa2kjUWG3
R2
R3
Z69 w1639551095
Z70 8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v
Z71 FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v
L0 159
R6
r1
!s85 0
31
R7
Z72 !s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v|
Z73 !s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram.v|
!i113 1
R8
R9
R10
vlab8_soc_sdram_input_efifo_module
R1
!i10b 1
!s100 Y1XXF5<:BFeA_NYNio[nB1
IH=`kIEY>;:I?SUYI78MaP2
R2
R3
R69
R70
R71
R5
R6
r1
!s85 0
31
R7
R72
R73
!i113 1
R8
R9
R10
vlab8_soc_sdram_pll
R1
!i10b 1
!s100 7J;I0:z0_geTPJ:dYK;7U1
I3D:2<hYURX33XXn0??aC>3
R2
R3
Z74 w1639551097
Z75 8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v
Z76 FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v
L0 217
R6
r1
!s85 0
31
R7
Z77 !s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v|
Z78 !s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v|
!i113 1
R8
R9
R10
vlab8_soc_sdram_pll_altpll_lqa2
R1
!i10b 1
!s100 Fd[VWiQ=W=[^6=;8UE2SR1
I`b36G2D9WXM<6^`<:YOi61
R2
R3
R74
R75
R76
L0 130
R6
r1
!s85 0
31
R7
R77
R78
!i113 1
R8
R9
R10
vlab8_soc_sdram_pll_dffpipe_l2c
R1
!i10b 1
!s100 c2HQOQc8<L_zjg3U_UKon3
I=JEl2amICQXE@ZVjkKj5A2
R2
R3
R74
R75
R76
L0 37
R6
r1
!s85 0
31
R7
R77
R78
!i113 1
R8
R9
R10
vlab8_soc_sdram_pll_stdsync_sv6
R1
!i10b 1
!s100 N]=W[n<M4Thj2;n5A@fH;1
IC:zD9NORlYgWfU80NG:eJ0
R2
R3
R74
R75
R76
L0 98
R6
r1
!s85 0
31
R7
R77
R78
!i113 1
R8
R9
R10
vlab8_soc_sysid_qsys_0
R1
!i10b 1
!s100 RidoEZo6CN:AH>KJ54`8a3
I4>e_46^]=8R_C7YPQ_De>1
R2
R3
R74
8C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v
FC:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v
R26
R6
r1
!s85 0
31
R7
!s107 C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|lab8_soc|+incdir+C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules|C:/Users/moyang.19/Documents/GitHub/ECE385/Final_Project/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v|
!i113 1
R8
R9
R10
