# Pipeline MIPS processor 
  This a fully functioned Verilog Pipleline processor, with a 2 hazard units and 2 forwarding units and there is a synthesized version of the code on Xilinx.
