src/helloworld.o src/helloworld.o: ../src/helloworld.c ../src/platform.h \
 ../src/platform_config.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xil_printf.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xil_types.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xparameters.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xparameters_ps.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/bspconfig.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xparameters.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xuartps.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xil_assert.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xstatus.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xuartps_hw.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xil_io.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xil_printf.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xpseudo_asm.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xreg_cortexa9.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xpseudo_asm_gcc.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xplatform_info.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xscugic.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xscugic_hw.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xil_exception.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xgpio.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xgpio_l.h \
 E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/sleep.h

../src/platform.h:

../src/platform_config.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xil_printf.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xil_types.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xparameters.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xparameters_ps.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/bspconfig.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xparameters.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xuartps.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xil_assert.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xstatus.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xuartps_hw.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xil_io.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xil_printf.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xpseudo_asm.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xreg_cortexa9.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xpseudo_asm_gcc.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xplatform_info.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xscugic.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xscugic_hw.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xil_exception.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xgpio.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/xgpio_l.h:

E:/fpga_proj/ps/uart_intr/vitis/uart_intr/export/uart_intr/sw/uart_intr/standalone_domain/bspinclude/include/sleep.h:
