Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun May 17 23:34:12 2020
| Host         : buflightdev running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 52926 |     0 |    274080 | 19.31 |
|   LUT as Logic             | 41725 |     0 |    274080 | 15.22 |
|   LUT as Memory            | 11201 |     0 |    144000 |  7.78 |
|     LUT as Distributed RAM |  4772 |     0 |           |       |
|     LUT as Shift Register  |  6429 |     0 |           |       |
| CLB Registers              | 64318 |     0 |    548160 | 11.73 |
|   Register as Flip Flop    | 64318 |     0 |    548160 | 11.73 |
|   Register as Latch        |     0 |     0 |    548160 |  0.00 |
| CARRY8                     |   480 |     0 |     34260 |  1.40 |
| F7 Muxes                   |  1782 |     0 |    137040 |  1.30 |
| F8 Muxes                   |   326 |     0 |     68520 |  0.48 |
| F9 Muxes                   |     0 |     0 |     34260 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 44    |          Yes |           - |          Set |
| 183   |          Yes |           - |        Reset |
| 2158  |          Yes |         Set |            - |
| 61933 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       | 11650 |     0 |     34260 | 34.00 |
|   CLBL                                    |  5527 |     0 |           |       |
|   CLBM                                    |  6123 |     0 |           |       |
| LUT as Logic                              | 41725 |     0 |    274080 | 15.22 |
|   using O5 output only                    |  1341 |       |           |       |
|   using O6 output only                    | 34014 |       |           |       |
|   using O5 and O6                         |  6370 |       |           |       |
| LUT as Memory                             | 11201 |     0 |    144000 |  7.78 |
|   LUT as Distributed RAM                  |  4772 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |    36 |       |           |       |
|     using O5 and O6                       |  4736 |       |           |       |
|   LUT as Shift Register                   |  6429 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |  3109 |       |           |       |
|     using O5 and O6                       |  3320 |       |           |       |
| LUT Flip Flop Pairs                       | 27952 |     0 |    274080 | 10.20 |
|   fully used LUT-FF pairs                 |  4960 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 22565 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 16225 |       |           |       |
| Unique Control Sets                       |  2723 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 662.5 |     0 |       912 | 72.64 |
|   RAMB36/FIFO*    |   659 |     0 |       912 | 72.26 |
|     RAMB36E2 only |   659 |       |           |       |
|   RAMB18          |     7 |     0 |      1824 |  0.38 |
|     RAMB18E2 only |     7 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2520 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       328 |  0.00 |
| HPIOB_M          |    0 |     0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |        96 |  0.00 |
| HDIOB_M          |    0 |     0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       404 |  0.74 |
|   BUFGCE             |    2 |     0 |       116 |  1.72 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 61933 |            Register |
| LUT6     | 16939 |                 CLB |
| LUT4     | 11381 |                 CLB |
| RAMD32   |  8324 |                 CLB |
| LUT3     |  6829 |                 CLB |
| LUT2     |  5889 |                 CLB |
| LUT5     |  5847 |                 CLB |
| SRL16E   |  5839 |                 CLB |
| SRLC32E  |  3906 |                 CLB |
| FDSE     |  2158 |            Register |
| MUXF7    |  1782 |                 CLB |
| LUT1     |  1210 |                 CLB |
| RAMS32   |  1184 |                 CLB |
| RAMB36E2 |   659 |           Block Ram |
| CARRY8   |   480 |                 CLB |
| MUXF8    |   326 |                 CLB |
| FDCE     |   183 |            Register |
| FDPE     |    44 |            Register |
| RAMB18E2 |     7 |           Block Ram |
| SRLC16E  |     4 |                 CLB |
| BUFGCE   |     2 |               Clock |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------------+------+
|             Ref Name             | Used |
+----------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0     |    1 |
| design_1_vio_0_0                 |    1 |
| design_1_system_ila_1_0          |    1 |
| design_1_system_ila_0_0          |    1 |
| design_1_smartconnect_2_0        |    1 |
| design_1_smartconnect_1_0        |    1 |
| design_1_smartconnect_0_1        |    1 |
| design_1_rst_ps8_0_96M_0         |    1 |
| design_1_axis_subset_converter_1 |    1 |
| design_1_axi_traffic_gen_0_0     |    1 |
| design_1_axi_perf_mon_0_0        |    1 |
| design_1_axi_dma_1_1             |    1 |
| design_1_axi_dma_1_0             |    1 |
| design_1_axi_bram_ctrl_2_bram_0  |    1 |
| design_1_axi_bram_ctrl_2_0       |    1 |
| design_1_axi_bram_ctrl_1_bram_0  |    1 |
| design_1_axi_bram_ctrl_1_0       |    1 |
| design_1_axi_bram_ctrl_0_bram_0  |    1 |
| design_1_axi_bram_ctrl_0_0       |    1 |
| dbg_hub_CV                       |    1 |
+----------------------------------+------+


