Two-stage DRAM address pipeline