TimeQuest Timing Analyzer report for I2C
Mon Nov 03 18:51:26 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'scl'
 13. Slow 1200mV 85C Model Hold: 'scl'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'scl'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'scl'
 27. Slow 1200mV 0C Model Hold: 'scl'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'scl'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'scl'
 40. Fast 1200mV 0C Model Hold: 'scl'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'scl'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Slow Corner Signal Integrity Metrics
 55. Fast Corner Signal Integrity Metrics
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; I2C                                                               ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C120F780C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; scl        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { scl } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 190.48 MHz ; 190.48 MHz      ; scl        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; scl   ; -4.250 ; -33.318            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; scl   ; 0.429 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; scl   ; -3.000 ; -28.700                          ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'scl'                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.250 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 1.000        ; -2.263     ; 2.985      ;
; -4.160 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 1.000        ; -2.263     ; 2.895      ;
; -4.118 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 1.000        ; -2.263     ; 2.853      ;
; -4.018 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 1.000        ; -2.263     ; 2.753      ;
; -3.826 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 1.000        ; -2.264     ; 2.560      ;
; -3.727 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 1.000        ; -2.264     ; 2.461      ;
; -3.681 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 1.000        ; -2.264     ; 2.415      ;
; -3.598 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 1.000        ; -2.264     ; 2.332      ;
; -3.208 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -1.073     ; 3.133      ;
; -3.118 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -1.073     ; 3.043      ;
; -3.076 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -1.073     ; 3.001      ;
; -2.998 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -1.074     ; 2.922      ;
; -2.976 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -1.073     ; 2.901      ;
; -2.899 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -1.074     ; 2.823      ;
; -2.853 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -1.074     ; 2.777      ;
; -2.825 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -1.073     ; 2.750      ;
; -2.770 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -1.074     ; 2.694      ;
; -2.735 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -1.073     ; 2.660      ;
; -2.693 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -1.073     ; 2.618      ;
; -2.593 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -1.073     ; 2.518      ;
; -2.395 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 1.000        ; -0.081     ; 3.312      ;
; -2.395 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 1.000        ; -0.081     ; 3.312      ;
; -2.395 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 1.000        ; -0.081     ; 3.312      ;
; -2.395 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 1.000        ; -0.081     ; 3.312      ;
; -2.375 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 1.000        ; -0.082     ; 3.291      ;
; -2.375 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 1.000        ; -0.082     ; 3.291      ;
; -2.375 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 1.000        ; -0.082     ; 3.291      ;
; -2.375 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 1.000        ; -0.082     ; 3.291      ;
; -2.305 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 1.000        ; -0.081     ; 3.222      ;
; -2.305 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 1.000        ; -0.081     ; 3.222      ;
; -2.305 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 1.000        ; -0.081     ; 3.222      ;
; -2.305 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 1.000        ; -0.081     ; 3.222      ;
; -2.276 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 1.000        ; -0.082     ; 3.192      ;
; -2.276 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 1.000        ; -0.082     ; 3.192      ;
; -2.276 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 1.000        ; -0.082     ; 3.192      ;
; -2.276 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 1.000        ; -0.082     ; 3.192      ;
; -2.263 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 1.000        ; -0.081     ; 3.180      ;
; -2.263 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 1.000        ; -0.081     ; 3.180      ;
; -2.263 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 1.000        ; -0.081     ; 3.180      ;
; -2.263 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 1.000        ; -0.081     ; 3.180      ;
; -2.252 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -1.072     ; 2.178      ;
; -2.250 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -1.072     ; 2.176      ;
; -2.242 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -1.072     ; 2.168      ;
; -2.240 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -1.072     ; 2.166      ;
; -2.230 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 1.000        ; -0.082     ; 3.146      ;
; -2.230 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 1.000        ; -0.082     ; 3.146      ;
; -2.230 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 1.000        ; -0.082     ; 3.146      ;
; -2.230 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 1.000        ; -0.082     ; 3.146      ;
; -2.163 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 1.000        ; -0.081     ; 3.080      ;
; -2.163 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 1.000        ; -0.081     ; 3.080      ;
; -2.163 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 1.000        ; -0.081     ; 3.080      ;
; -2.163 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 1.000        ; -0.081     ; 3.080      ;
; -2.147 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 1.000        ; -0.082     ; 3.063      ;
; -2.147 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 1.000        ; -0.082     ; 3.063      ;
; -2.147 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 1.000        ; -0.082     ; 3.063      ;
; -2.147 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 1.000        ; -0.082     ; 3.063      ;
; -1.921 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -1.072     ; 1.847      ;
; -1.919 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -1.072     ; 1.845      ;
; -1.919 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -1.072     ; 1.845      ;
; -1.917 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -1.072     ; 1.843      ;
; -1.900 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -1.072     ; 1.826      ;
; -1.898 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -1.072     ; 1.824      ;
; -1.867 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -1.072     ; 1.793      ;
; -1.865 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -1.072     ; 1.791      ;
; -1.565 ; I2C:inst|fstate.Oscioso                                                                                                             ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 1.000        ; -1.304     ; 1.259      ;
; -1.507 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -1.072     ; 1.433      ;
; -1.505 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -1.072     ; 1.431      ;
; -1.285 ; I2C:inst|fstate.A_C_K                                                                                                               ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 1.000        ; -1.304     ; 0.979      ;
; -0.930 ; I2C:inst|fstate.Oscioso                                                                                                             ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.082     ; 1.846      ;
; -0.082 ; I2C:inst|fstate.Guarda_dir                                                                                                          ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; 1.125      ; 2.205      ;
; -0.066 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; scl          ; scl         ; 1.000        ; -0.081     ; 0.983      ;
; -0.063 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; scl          ; scl         ; 1.000        ; -0.081     ; 0.980      ;
; -0.062 ; I2C:inst|fstate.Guarda_dir                                                                                                          ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; 1.125      ; 2.185      ;
; -0.060 ; I2C:inst|fstate.Guarda_dato                                                                                                         ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; 1.125      ; 2.183      ;
; 0.115  ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; scl          ; scl         ; 1.000        ; -0.081     ; 0.802      ;
; 0.116  ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; scl          ; scl         ; 1.000        ; -0.081     ; 0.801      ;
; 0.116  ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; scl          ; scl         ; 1.000        ; -0.081     ; 0.801      ;
; 0.125  ; I2C:inst|fstate.R_W                                                                                                                 ; I2C:inst|fstate.A_C_K                                                                                                               ; scl          ; scl         ; 1.000        ; -0.082     ; 0.791      ;
; 0.127  ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; scl          ; scl         ; 1.000        ; -0.081     ; 0.790      ;
; 0.221  ; I2C:inst|fstate.Guarda_dato                                                                                                         ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 1.000        ; -0.043     ; 0.734      ;
; 0.221  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 1.000        ; -0.043     ; 0.734      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'scl'                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.429 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; scl          ; scl         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; I2C:inst|fstate.R_W                                                                                                                 ; I2C:inst|fstate.A_C_K                                                                                                               ; scl          ; scl         ; 0.000        ; 0.082      ; 0.697      ;
; 0.435 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; scl          ; scl         ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; scl          ; scl         ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; scl          ; scl         ; 0.000        ; 0.081      ; 0.703      ;
; 0.440 ; I2C:inst|fstate.Guarda_dato                                                                                                         ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; I2C:inst|fstate.Guarda_dir                                                                                                          ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 0.000        ; 0.043      ; 0.669      ;
; 0.504 ; I2C:inst|fstate.Guarda_dir                                                                                                          ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; 1.304      ; 1.994      ;
; 0.535 ; I2C:inst|fstate.Guarda_dato                                                                                                         ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; 1.304      ; 2.025      ;
; 0.570 ; I2C:inst|fstate.Guarda_dir                                                                                                          ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; 1.304      ; 2.060      ;
; 0.606 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; scl          ; scl         ; 0.000        ; 0.081      ; 0.873      ;
; 0.607 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; scl          ; scl         ; 0.000        ; 0.081      ; 0.874      ;
; 0.642 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 0.000        ; 0.082      ; 0.910      ;
; 0.642 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 0.000        ; 0.082      ; 0.910      ;
; 0.646 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 0.000        ; 0.081      ; 0.913      ;
; 0.656 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 0.000        ; 0.082      ; 0.924      ;
; 0.657 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 0.000        ; 0.081      ; 0.924      ;
; 0.669 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 0.000        ; 0.082      ; 0.937      ;
; 0.683 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 0.000        ; 0.081      ; 0.950      ;
; 0.969 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 0.000        ; 0.082      ; 1.237      ;
; 0.973 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 0.000        ; 0.082      ; 1.241      ;
; 0.973 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 0.000        ; 0.082      ; 1.241      ;
; 0.974 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 0.000        ; 0.081      ; 1.241      ;
; 0.978 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 0.000        ; 0.082      ; 1.246      ;
; 0.987 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 0.000        ; 0.081      ; 1.254      ;
; 0.992 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 0.000        ; 0.081      ; 1.259      ;
; 1.094 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 0.000        ; 0.082      ; 1.362      ;
; 1.095 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 0.000        ; 0.081      ; 1.362      ;
; 1.099 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 0.000        ; 0.082      ; 1.367      ;
; 1.113 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 0.000        ; 0.081      ; 1.380      ;
; 1.423 ; I2C:inst|fstate.Oscioso                                                                                                             ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; 0.082      ; 1.691      ;
; 1.570 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 0.000        ; 0.082      ; 1.838      ;
; 1.570 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 0.000        ; 0.082      ; 1.838      ;
; 1.570 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 0.000        ; 0.082      ; 1.838      ;
; 1.753 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 0.000        ; 0.082      ; 2.021      ;
; 1.753 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 0.000        ; 0.082      ; 2.021      ;
; 1.833 ; I2C:inst|fstate.A_C_K                                                                                                               ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 0.000        ; -1.125     ; 0.894      ;
; 1.846 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.807     ; 1.225      ;
; 1.918 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 0.000        ; 0.081      ; 2.185      ;
; 1.943 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.806     ; 1.323      ;
; 1.946 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.806     ; 1.326      ;
; 1.958 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 0.000        ; 0.081      ; 2.225      ;
; 1.958 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 0.000        ; 0.081      ; 2.225      ;
; 1.967 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.807     ; 1.346      ;
; 1.987 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.807     ; 1.366      ;
; 2.024 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 0.000        ; 0.082      ; 2.292      ;
; 2.044 ; I2C:inst|fstate.Oscioso                                                                                                             ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 0.000        ; -1.125     ; 1.105      ;
; 2.057 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 0.000        ; 0.081      ; 2.324      ;
; 2.057 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 0.000        ; 0.081      ; 2.324      ;
; 2.057 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 0.000        ; 0.081      ; 2.324      ;
; 2.141 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.807     ; 1.520      ;
; 2.283 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.806     ; 1.663      ;
; 2.286 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.806     ; 1.666      ;
; 2.287 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.806     ; 1.667      ;
; 2.290 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.806     ; 1.670      ;
; 2.290 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.806     ; 1.670      ;
; 2.293 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.806     ; 1.673      ;
; 2.334 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.806     ; 1.714      ;
; 2.335 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.806     ; 1.715      ;
; 2.445 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.808     ; 1.823      ;
; 2.539 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.807     ; 1.918      ;
; 2.600 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.806     ; 1.980      ;
; 2.601 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.806     ; 1.981      ;
; 2.617 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.806     ; 1.997      ;
; 2.620 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.806     ; 2.000      ;
; 2.622 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.808     ; 2.000      ;
; 2.660 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.807     ; 2.039      ;
; 2.680 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.807     ; 2.059      ;
; 2.745 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.808     ; 2.123      ;
; 2.826 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.807     ; 2.205      ;
; 2.899 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.808     ; 2.277      ;
; 3.205 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 0.000        ; -2.047     ; 1.344      ;
; 3.335 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 0.000        ; -2.047     ; 1.474      ;
; 3.458 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 0.000        ; -2.047     ; 1.597      ;
; 3.636 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 0.000        ; -2.046     ; 1.776      ;
; 3.636 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 0.000        ; -2.047     ; 1.775      ;
; 3.757 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 0.000        ; -2.046     ; 1.897      ;
; 3.777 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 0.000        ; -2.046     ; 1.917      ;
; 3.932 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 0.000        ; -2.046     ; 2.072      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'scl'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; scl   ; Rise       ; scl                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; I2C:inst|fstate.A_C_K                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; I2C:inst|fstate.Guarda_dato                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; I2C:inst|fstate.Guarda_dir                                                                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; I2C:inst|fstate.Oscioso                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; I2C:inst|fstate.R_W                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; 0.180  ; 0.368        ; 0.188          ; Low Pulse Width  ; scl   ; Rise       ; I2C:inst|fstate.Guarda_dato                                                                                                         ;
; 0.180  ; 0.368        ; 0.188          ; Low Pulse Width  ; scl   ; Rise       ; I2C:inst|fstate.Guarda_dir                                                                                                          ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; scl   ; Rise       ; I2C:inst|fstate.A_C_K                                                                                                               ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; scl   ; Rise       ; I2C:inst|fstate.Oscioso                                                                                                             ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; scl   ; Rise       ; I2C:inst|fstate.R_W                                                                                                                 ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; scl   ; Rise       ; I2C:inst|fstate.A_C_K                                                                                                               ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; scl   ; Rise       ; I2C:inst|fstate.Oscioso                                                                                                             ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; scl   ; Rise       ; I2C:inst|fstate.R_W                                                                                                                 ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst|fstate.Guarda_dato|clk                                                                                                         ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst|fstate.Guarda_dir|clk                                                                                                          ;
; 0.342  ; 0.562        ; 0.220          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ;
; 0.342  ; 0.562        ; 0.220          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ;
; 0.342  ; 0.562        ; 0.220          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ;
; 0.342  ; 0.562        ; 0.220          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ;
; 0.343  ; 0.563        ; 0.220          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ;
; 0.343  ; 0.563        ; 0.220          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ;
; 0.343  ; 0.563        ; 0.220          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ;
; 0.343  ; 0.563        ; 0.220          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ;
; 0.343  ; 0.563        ; 0.220          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ;
; 0.343  ; 0.563        ; 0.220          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ;
; 0.343  ; 0.563        ; 0.220          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|SYNTHESIZED_WIRE_2|datad                                                                                                      ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|SYNTHESIZED_WIRE_3|datad                                                                                                      ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|SYNTHESIZED_WIRE_2~clkctrl|inclk[0]                                                                                           ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|SYNTHESIZED_WIRE_2~clkctrl|outclk                                                                                             ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; scl~input|o                                                                                                                         ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|SYNTHESIZED_WIRE_3~clkctrl|inclk[0]                                                                                           ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|SYNTHESIZED_WIRE_3~clkctrl|outclk                                                                                             ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|SYNTHESIZED_WIRE_2|combout                                                                                                    ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                              ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                              ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                              ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                              ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                              ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                              ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                              ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                              ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[0]|clk                                                                         ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[1]|clk                                                                         ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[2]|clk                                                                         ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[3]|clk                                                                         ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[4]|clk                                                                         ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[5]|clk                                                                         ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[6]|clk                                                                         ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|SYNTHESIZED_WIRE_3|combout                                                                                                    ;
; 0.409  ; 0.629        ; 0.220          ; High Pulse Width ; scl   ; Rise       ; I2C:inst|fstate.Guarda_dato                                                                                                         ;
; 0.409  ; 0.629        ; 0.220          ; High Pulse Width ; scl   ; Rise       ; I2C:inst|fstate.Guarda_dir                                                                                                          ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; scl~inputclkctrl|inclk[0]                                                                                                           ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; scl~inputclkctrl|outclk                                                                                                             ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst|fstate.A_C_K|clk                                                                                                               ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst|fstate.Oscioso|clk                                                                                                             ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst|fstate.R_W|clk                                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; scl~input|i                                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; scl~input|i                                                                                                                         ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; inst|fstate.A_C_K|clk                                                                                                               ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; inst|fstate.Oscioso|clk                                                                                                             ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; inst|fstate.R_W|clk                                                                                                                 ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; scl~inputclkctrl|inclk[0]                                                                                                           ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; scl~inputclkctrl|outclk                                                                                                             ;
; 0.598  ; 0.598        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; inst3|SYNTHESIZED_WIRE_3|combout                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; sda       ; scl        ; 2.731 ; 3.000 ; Rise       ; scl             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; sda       ; scl        ; 0.205 ; -0.070 ; Rise       ; scl             ;
+-----------+------------+-------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ack       ; scl        ; 6.569 ; 6.568 ; Rise       ; scl             ;
; hab_dat   ; scl        ; 5.370 ; 5.352 ; Rise       ; scl             ;
; hab_dir   ; scl        ; 5.366 ; 5.348 ; Rise       ; scl             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ack       ; scl        ; 6.417 ; 6.416 ; Rise       ; scl             ;
; hab_dat   ; scl        ; 5.267 ; 5.249 ; Rise       ; scl             ;
; hab_dir   ; scl        ; 5.263 ; 5.245 ; Rise       ; scl             ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 213.13 MHz ; 213.13 MHz      ; scl        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; scl   ; -3.692 ; -28.621           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; scl   ; 0.387 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; scl   ; -3.000 ; -28.700                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'scl'                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.692 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 1.000        ; -2.019     ; 2.672      ;
; -3.613 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 1.000        ; -2.019     ; 2.593      ;
; -3.576 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 1.000        ; -2.019     ; 2.556      ;
; -3.487 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 1.000        ; -2.019     ; 2.467      ;
; -3.311 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 1.000        ; -2.021     ; 2.289      ;
; -3.223 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 1.000        ; -2.021     ; 2.201      ;
; -3.182 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 1.000        ; -2.021     ; 2.160      ;
; -3.109 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 1.000        ; -2.021     ; 2.087      ;
; -2.784 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.975     ; 2.808      ;
; -2.705 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.975     ; 2.729      ;
; -2.668 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.975     ; 2.692      ;
; -2.594 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.977     ; 2.616      ;
; -2.579 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.975     ; 2.603      ;
; -2.506 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.977     ; 2.528      ;
; -2.465 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.977     ; 2.487      ;
; -2.426 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.975     ; 2.450      ;
; -2.392 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.977     ; 2.414      ;
; -2.347 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.975     ; 2.371      ;
; -2.310 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.975     ; 2.334      ;
; -2.221 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.975     ; 2.245      ;
; -2.060 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 1.000        ; -0.072     ; 2.987      ;
; -2.060 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 1.000        ; -0.072     ; 2.987      ;
; -2.060 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 1.000        ; -0.072     ; 2.987      ;
; -2.060 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 1.000        ; -0.072     ; 2.987      ;
; -2.042 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 1.000        ; -0.073     ; 2.968      ;
; -2.042 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 1.000        ; -0.073     ; 2.968      ;
; -2.042 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 1.000        ; -0.073     ; 2.968      ;
; -2.042 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 1.000        ; -0.073     ; 2.968      ;
; -1.981 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 1.000        ; -0.072     ; 2.908      ;
; -1.981 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 1.000        ; -0.072     ; 2.908      ;
; -1.981 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 1.000        ; -0.072     ; 2.908      ;
; -1.981 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 1.000        ; -0.072     ; 2.908      ;
; -1.964 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.975     ; 1.988      ;
; -1.963 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.975     ; 1.987      ;
; -1.954 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 1.000        ; -0.073     ; 2.880      ;
; -1.954 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 1.000        ; -0.073     ; 2.880      ;
; -1.954 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 1.000        ; -0.073     ; 2.880      ;
; -1.954 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 1.000        ; -0.073     ; 2.880      ;
; -1.944 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 1.000        ; -0.072     ; 2.871      ;
; -1.944 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 1.000        ; -0.072     ; 2.871      ;
; -1.944 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 1.000        ; -0.072     ; 2.871      ;
; -1.944 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 1.000        ; -0.072     ; 2.871      ;
; -1.928 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.975     ; 1.952      ;
; -1.926 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.975     ; 1.950      ;
; -1.913 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 1.000        ; -0.073     ; 2.839      ;
; -1.913 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 1.000        ; -0.073     ; 2.839      ;
; -1.913 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 1.000        ; -0.073     ; 2.839      ;
; -1.913 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 1.000        ; -0.073     ; 2.839      ;
; -1.855 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 1.000        ; -0.072     ; 2.782      ;
; -1.855 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 1.000        ; -0.072     ; 2.782      ;
; -1.855 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 1.000        ; -0.072     ; 2.782      ;
; -1.855 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 1.000        ; -0.072     ; 2.782      ;
; -1.840 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 1.000        ; -0.073     ; 2.766      ;
; -1.840 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 1.000        ; -0.073     ; 2.766      ;
; -1.840 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 1.000        ; -0.073     ; 2.766      ;
; -1.840 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 1.000        ; -0.073     ; 2.766      ;
; -1.658 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.975     ; 1.682      ;
; -1.657 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.975     ; 1.681      ;
; -1.657 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.975     ; 1.681      ;
; -1.656 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.975     ; 1.680      ;
; -1.642 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.975     ; 1.666      ;
; -1.641 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.975     ; 1.665      ;
; -1.623 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.975     ; 1.647      ;
; -1.622 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.975     ; 1.646      ;
; -1.289 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.975     ; 1.313      ;
; -1.288 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.975     ; 1.312      ;
; -1.287 ; I2C:inst|fstate.Oscioso                                                                                                             ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 1.000        ; -1.145     ; 1.141      ;
; -1.019 ; I2C:inst|fstate.A_C_K                                                                                                               ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 1.000        ; -1.145     ; 0.873      ;
; -0.754 ; I2C:inst|fstate.Oscioso                                                                                                             ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.073     ; 1.680      ;
; -0.077 ; I2C:inst|fstate.Guarda_dir                                                                                                          ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; 0.986      ; 2.062      ;
; -0.039 ; I2C:inst|fstate.Guarda_dir                                                                                                          ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; 0.986      ; 2.024      ;
; -0.016 ; I2C:inst|fstate.Guarda_dato                                                                                                         ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; 0.986      ; 2.001      ;
; 0.028  ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; scl          ; scl         ; 1.000        ; -0.073     ; 0.898      ;
; 0.032  ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; scl          ; scl         ; 1.000        ; -0.073     ; 0.894      ;
; 0.206  ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; scl          ; scl         ; 1.000        ; -0.073     ; 0.720      ;
; 0.207  ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; scl          ; scl         ; 1.000        ; -0.073     ; 0.719      ;
; 0.209  ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; scl          ; scl         ; 1.000        ; -0.073     ; 0.717      ;
; 0.215  ; I2C:inst|fstate.R_W                                                                                                                 ; I2C:inst|fstate.A_C_K                                                                                                               ; scl          ; scl         ; 1.000        ; -0.073     ; 0.711      ;
; 0.216  ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; scl          ; scl         ; 1.000        ; -0.073     ; 0.710      ;
; 0.301  ; I2C:inst|fstate.Guarda_dato                                                                                                         ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 1.000        ; -0.039     ; 0.659      ;
; 0.301  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 1.000        ; -0.039     ; 0.659      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'scl'                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; I2C:inst|fstate.Guarda_dato                                                                                                         ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; I2C:inst|fstate.Guarda_dir                                                                                                          ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 0.000        ; 0.039      ; 0.597      ;
; 0.396 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; scl          ; scl         ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; I2C:inst|fstate.R_W                                                                                                                 ; I2C:inst|fstate.A_C_K                                                                                                               ; scl          ; scl         ; 0.000        ; 0.073      ; 0.641      ;
; 0.402 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; scl          ; scl         ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; scl          ; scl         ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; scl          ; scl         ; 0.000        ; 0.073      ; 0.646      ;
; 0.455 ; I2C:inst|fstate.Guarda_dir                                                                                                          ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; 1.145      ; 1.771      ;
; 0.504 ; I2C:inst|fstate.Guarda_dato                                                                                                         ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; 1.145      ; 1.820      ;
; 0.521 ; I2C:inst|fstate.Guarda_dir                                                                                                          ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; 1.145      ; 1.837      ;
; 0.555 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; scl          ; scl         ; 0.000        ; 0.073      ; 0.799      ;
; 0.557 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; scl          ; scl         ; 0.000        ; 0.073      ; 0.801      ;
; 0.587 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 0.000        ; 0.073      ; 0.831      ;
; 0.589 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 0.000        ; 0.073      ; 0.833      ;
; 0.592 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 0.000        ; 0.072      ; 0.835      ;
; 0.602 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 0.000        ; 0.072      ; 0.846      ;
; 0.612 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 0.000        ; 0.073      ; 0.856      ;
; 0.624 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 0.000        ; 0.072      ; 0.867      ;
; 0.875 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 0.000        ; 0.073      ; 1.119      ;
; 0.879 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 0.000        ; 0.073      ; 1.123      ;
; 0.880 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 0.000        ; 0.072      ; 1.123      ;
; 0.889 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 0.000        ; 0.073      ; 1.133      ;
; 0.890 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 0.000        ; 0.073      ; 1.134      ;
; 0.891 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 0.000        ; 0.072      ; 1.134      ;
; 0.902 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 0.000        ; 0.072      ; 1.145      ;
; 0.988 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 0.000        ; 0.073      ; 1.232      ;
; 0.989 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 0.000        ; 0.073      ; 1.233      ;
; 1.001 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 0.000        ; 0.072      ; 1.244      ;
; 1.298 ; I2C:inst|fstate.Oscioso                                                                                                             ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; 0.073      ; 1.542      ;
; 1.448 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 0.000        ; 0.073      ; 1.692      ;
; 1.448 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 0.000        ; 0.073      ; 1.692      ;
; 1.448 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 0.000        ; 0.073      ; 1.692      ;
; 1.591 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 0.000        ; 0.073      ; 1.835      ;
; 1.591 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 0.000        ; 0.073      ; 1.835      ;
; 1.640 ; I2C:inst|fstate.A_C_K                                                                                                               ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 0.000        ; -0.986     ; 0.825      ;
; 1.688 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.740     ; 1.119      ;
; 1.749 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 0.000        ; 0.072      ; 1.992      ;
; 1.756 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.739     ; 1.188      ;
; 1.759 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.739     ; 1.191      ;
; 1.775 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 0.000        ; 0.072      ; 2.018      ;
; 1.775 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 0.000        ; 0.072      ; 2.018      ;
; 1.799 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.740     ; 1.230      ;
; 1.803 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.740     ; 1.234      ;
; 1.837 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 0.000        ; 0.073      ; 2.081      ;
; 1.838 ; I2C:inst|fstate.Oscioso                                                                                                             ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 0.000        ; -0.986     ; 1.023      ;
; 1.900 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 0.000        ; 0.072      ; 2.143      ;
; 1.900 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 0.000        ; 0.072      ; 2.143      ;
; 1.900 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 0.000        ; 0.072      ; 2.143      ;
; 1.967 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.740     ; 1.398      ;
; 2.061 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.739     ; 1.493      ;
; 2.064 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.739     ; 1.496      ;
; 2.080 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.739     ; 1.512      ;
; 2.081 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.739     ; 1.513      ;
; 2.083 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.739     ; 1.515      ;
; 2.084 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.739     ; 1.516      ;
; 2.138 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.739     ; 1.570      ;
; 2.141 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.739     ; 1.573      ;
; 2.246 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.740     ; 1.677      ;
; 2.314 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.740     ; 1.745      ;
; 2.374 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.740     ; 1.805      ;
; 2.381 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.739     ; 1.813      ;
; 2.384 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.739     ; 1.816      ;
; 2.393 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.739     ; 1.825      ;
; 2.394 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.739     ; 1.826      ;
; 2.425 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.740     ; 1.856      ;
; 2.429 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.740     ; 1.860      ;
; 2.487 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.740     ; 1.918      ;
; 2.593 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.740     ; 2.024      ;
; 2.635 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.740     ; 2.066      ;
; 2.890 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 0.000        ; -1.827     ; 1.234      ;
; 2.993 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 0.000        ; -1.827     ; 1.337      ;
; 3.106 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 0.000        ; -1.827     ; 1.450      ;
; 3.271 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 0.000        ; -1.827     ; 1.615      ;
; 3.279 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 0.000        ; -1.827     ; 1.623      ;
; 3.382 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 0.000        ; -1.827     ; 1.726      ;
; 3.386 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 0.000        ; -1.827     ; 1.730      ;
; 3.550 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 0.000        ; -1.827     ; 1.894      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'scl'                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; scl   ; Rise       ; scl                                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; I2C:inst|fstate.A_C_K                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; I2C:inst|fstate.Guarda_dato                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; I2C:inst|fstate.Guarda_dir                                                                                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; I2C:inst|fstate.Oscioso                                                                                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; I2C:inst|fstate.R_W                                                                                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; 0.154  ; 0.340        ; 0.186          ; Low Pulse Width  ; scl   ; Rise       ; I2C:inst|fstate.Guarda_dato                                                                                                         ;
; 0.154  ; 0.340        ; 0.186          ; Low Pulse Width  ; scl   ; Rise       ; I2C:inst|fstate.Guarda_dir                                                                                                          ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; 0.238  ; 0.424        ; 0.186          ; Low Pulse Width  ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; 0.239  ; 0.425        ; 0.186          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ;
; 0.239  ; 0.425        ; 0.186          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ;
; 0.239  ; 0.425        ; 0.186          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ;
; 0.239  ; 0.425        ; 0.186          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ;
; 0.239  ; 0.425        ; 0.186          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ;
; 0.239  ; 0.425        ; 0.186          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ;
; 0.239  ; 0.425        ; 0.186          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; scl   ; Rise       ; I2C:inst|fstate.A_C_K                                                                                                               ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; scl   ; Rise       ; I2C:inst|fstate.Oscioso                                                                                                             ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; scl   ; Rise       ; I2C:inst|fstate.R_W                                                                                                                 ;
; 0.300  ; 0.300        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst|fstate.Guarda_dato|clk                                                                                                         ;
; 0.300  ; 0.300        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst|fstate.Guarda_dir|clk                                                                                                          ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; scl   ; Rise       ; I2C:inst|fstate.A_C_K                                                                                                               ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; scl   ; Rise       ; I2C:inst|fstate.Oscioso                                                                                                             ;
; 0.336  ; 0.554        ; 0.218          ; High Pulse Width ; scl   ; Rise       ; I2C:inst|fstate.R_W                                                                                                                 ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|SYNTHESIZED_WIRE_2|datad                                                                                                      ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|SYNTHESIZED_WIRE_3|datad                                                                                                      ;
; 0.356  ; 0.574        ; 0.218          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ;
; 0.356  ; 0.574        ; 0.218          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ;
; 0.356  ; 0.574        ; 0.218          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ;
; 0.356  ; 0.574        ; 0.218          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ;
; 0.357  ; 0.575        ; 0.218          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ;
; 0.357  ; 0.575        ; 0.218          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ;
; 0.357  ; 0.575        ; 0.218          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ;
; 0.357  ; 0.575        ; 0.218          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ;
; 0.357  ; 0.575        ; 0.218          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ;
; 0.357  ; 0.575        ; 0.218          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ;
; 0.357  ; 0.575        ; 0.218          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ;
; 0.357  ; 0.575        ; 0.218          ; High Pulse Width ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; 0.357  ; 0.575        ; 0.218          ; High Pulse Width ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; 0.357  ; 0.575        ; 0.218          ; High Pulse Width ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; 0.357  ; 0.575        ; 0.218          ; High Pulse Width ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|SYNTHESIZED_WIRE_3~clkctrl|inclk[0]                                                                                           ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|SYNTHESIZED_WIRE_3~clkctrl|outclk                                                                                             ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|SYNTHESIZED_WIRE_2|combout                                                                                                    ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|SYNTHESIZED_WIRE_2~clkctrl|inclk[0]                                                                                           ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|SYNTHESIZED_WIRE_2~clkctrl|outclk                                                                                             ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|SYNTHESIZED_WIRE_3|combout                                                                                                    ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                              ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                              ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                              ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                              ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                              ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                              ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                              ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                              ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[0]|clk                                                                         ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[1]|clk                                                                         ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[2]|clk                                                                         ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[3]|clk                                                                         ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[4]|clk                                                                         ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[5]|clk                                                                         ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[6]|clk                                                                         ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; scl~input|o                                                                                                                         ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; scl~inputclkctrl|inclk[0]                                                                                                           ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; scl~inputclkctrl|outclk                                                                                                             ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst|fstate.A_C_K|clk                                                                                                               ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst|fstate.Oscioso|clk                                                                                                             ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst|fstate.R_W|clk                                                                                                                 ;
; 0.440  ; 0.658        ; 0.218          ; High Pulse Width ; scl   ; Rise       ; I2C:inst|fstate.Guarda_dato                                                                                                         ;
; 0.440  ; 0.658        ; 0.218          ; High Pulse Width ; scl   ; Rise       ; I2C:inst|fstate.Guarda_dir                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; scl~input|i                                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; scl~input|i                                                                                                                         ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; inst|fstate.A_C_K|clk                                                                                                               ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; inst|fstate.Oscioso|clk                                                                                                             ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; inst|fstate.R_W|clk                                                                                                                 ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; scl~inputclkctrl|inclk[0]                                                                                                           ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; scl~inputclkctrl|outclk                                                                                                             ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; scl~input|o                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; sda       ; scl        ; 2.378 ; 2.547 ; Rise       ; scl             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; sda       ; scl        ; 0.248 ; 0.069 ; Rise       ; scl             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ack       ; scl        ; 6.227 ; 6.171 ; Rise       ; scl             ;
; hab_dat   ; scl        ; 5.178 ; 5.113 ; Rise       ; scl             ;
; hab_dir   ; scl        ; 5.178 ; 5.104 ; Rise       ; scl             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ack       ; scl        ; 6.090 ; 6.037 ; Rise       ; scl             ;
; hab_dat   ; scl        ; 5.084 ; 5.021 ; Rise       ; scl             ;
; hab_dir   ; scl        ; 5.083 ; 5.012 ; Rise       ; scl             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; scl   ; -1.662 ; -10.017           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; scl   ; 0.068 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; scl   ; -3.000 ; -24.358                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'scl'                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.662 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 1.000        ; -1.212     ; 1.437      ;
; -1.614 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 1.000        ; -1.212     ; 1.389      ;
; -1.595 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 1.000        ; -1.212     ; 1.370      ;
; -1.542 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 1.000        ; -1.212     ; 1.317      ;
; -1.463 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 1.000        ; -1.214     ; 1.236      ;
; -1.410 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 1.000        ; -1.214     ; 1.183      ;
; -1.388 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 1.000        ; -1.214     ; 1.161      ;
; -1.340 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 1.000        ; -1.214     ; 1.113      ;
; -1.041 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.514     ; 1.514      ;
; -0.993 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.514     ; 1.466      ;
; -0.974 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.514     ; 1.447      ;
; -0.939 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.516     ; 1.410      ;
; -0.921 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.514     ; 1.394      ;
; -0.886 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.516     ; 1.357      ;
; -0.864 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.516     ; 1.335      ;
; -0.863 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.514     ; 1.336      ;
; -0.816 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.516     ; 1.287      ;
; -0.815 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.514     ; 1.288      ;
; -0.796 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.514     ; 1.269      ;
; -0.743 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.514     ; 1.216      ;
; -0.629 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 1.000        ; -0.042     ; 1.574      ;
; -0.629 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 1.000        ; -0.042     ; 1.574      ;
; -0.629 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 1.000        ; -0.042     ; 1.574      ;
; -0.629 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 1.000        ; -0.042     ; 1.574      ;
; -0.618 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 1.000        ; -0.042     ; 1.563      ;
; -0.618 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 1.000        ; -0.042     ; 1.563      ;
; -0.618 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 1.000        ; -0.042     ; 1.563      ;
; -0.618 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 1.000        ; -0.042     ; 1.563      ;
; -0.581 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 1.000        ; -0.042     ; 1.526      ;
; -0.581 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 1.000        ; -0.042     ; 1.526      ;
; -0.581 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 1.000        ; -0.042     ; 1.526      ;
; -0.581 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 1.000        ; -0.042     ; 1.526      ;
; -0.570 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.514     ; 1.043      ;
; -0.568 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.514     ; 1.041      ;
; -0.565 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 1.000        ; -0.042     ; 1.510      ;
; -0.565 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 1.000        ; -0.042     ; 1.510      ;
; -0.565 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 1.000        ; -0.042     ; 1.510      ;
; -0.565 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 1.000        ; -0.042     ; 1.510      ;
; -0.562 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 1.000        ; -0.042     ; 1.507      ;
; -0.562 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 1.000        ; -0.042     ; 1.507      ;
; -0.562 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 1.000        ; -0.042     ; 1.507      ;
; -0.562 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 1.000        ; -0.042     ; 1.507      ;
; -0.543 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 1.000        ; -0.042     ; 1.488      ;
; -0.543 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 1.000        ; -0.042     ; 1.488      ;
; -0.543 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 1.000        ; -0.042     ; 1.488      ;
; -0.543 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 1.000        ; -0.042     ; 1.488      ;
; -0.534 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.514     ; 1.007      ;
; -0.533 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.514     ; 1.006      ;
; -0.509 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 1.000        ; -0.042     ; 1.454      ;
; -0.509 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 1.000        ; -0.042     ; 1.454      ;
; -0.509 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 1.000        ; -0.042     ; 1.454      ;
; -0.509 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 1.000        ; -0.042     ; 1.454      ;
; -0.495 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 1.000        ; -0.042     ; 1.440      ;
; -0.495 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 1.000        ; -0.042     ; 1.440      ;
; -0.495 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 1.000        ; -0.042     ; 1.440      ;
; -0.495 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 1.000        ; -0.042     ; 1.440      ;
; -0.402 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.514     ; 0.875      ;
; -0.400 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.514     ; 0.873      ;
; -0.392 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.514     ; 0.865      ;
; -0.391 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.514     ; 0.864      ;
; -0.391 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.514     ; 0.864      ;
; -0.390 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.514     ; 0.863      ;
; -0.377 ; I2C:inst|fstate.Oscioso                                                                                                             ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 1.000        ; -0.760     ; 0.604      ;
; -0.375 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.514     ; 0.848      ;
; -0.373 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.514     ; 0.846      ;
; -0.247 ; I2C:inst|fstate.A_C_K                                                                                                               ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 1.000        ; -0.760     ; 0.474      ;
; -0.203 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.514     ; 0.676      ;
; -0.201 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; -0.514     ; 0.674      ;
; 0.091  ; I2C:inst|fstate.Oscioso                                                                                                             ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; -0.042     ; 0.854      ;
; 0.498  ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; scl          ; scl         ; 1.000        ; -0.043     ; 0.446      ;
; 0.500  ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; scl          ; scl         ; 1.000        ; -0.043     ; 0.444      ;
; 0.530  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 1.000        ; 0.665      ; 1.122      ;
; 0.546  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; 0.665      ; 1.106      ;
; 0.564  ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; scl          ; scl         ; 1.000        ; -0.043     ; 0.380      ;
; 0.566  ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; scl          ; scl         ; 1.000        ; -0.043     ; 0.378      ;
; 0.567  ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; scl          ; scl         ; 1.000        ; -0.043     ; 0.377      ;
; 0.570  ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; scl          ; scl         ; 1.000        ; -0.043     ; 0.374      ;
; 0.570  ; I2C:inst|fstate.R_W                                                                                                                 ; I2C:inst|fstate.A_C_K                                                                                                               ; scl          ; scl         ; 1.000        ; -0.042     ; 0.375      ;
; 0.576  ; I2C:inst|fstate.Guarda_dato                                                                                                         ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 1.000        ; 0.665      ; 1.076      ;
; 0.615  ; I2C:inst|fstate.Guarda_dato                                                                                                         ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 1.000        ; -0.022     ; 0.350      ;
; 0.615  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 1.000        ; -0.022     ; 0.350      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'scl'                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.068 ; I2C:inst|fstate.Guarda_dato                                                                                                         ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; 0.760      ; 0.912      ;
; 0.078 ; I2C:inst|fstate.Guarda_dir                                                                                                          ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; 0.760      ; 0.922      ;
; 0.122 ; I2C:inst|fstate.Guarda_dir                                                                                                          ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; 0.760      ; 0.966      ;
; 0.187 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; scl          ; scl         ; 0.000        ; 0.043      ; 0.314      ;
; 0.190 ; I2C:inst|fstate.R_W                                                                                                                 ; I2C:inst|fstate.A_C_K                                                                                                               ; scl          ; scl         ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; scl          ; scl         ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; scl          ; scl         ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; scl          ; scl         ; 0.000        ; 0.043      ; 0.318      ;
; 0.201 ; I2C:inst|fstate.Guarda_dato                                                                                                         ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; I2C:inst|fstate.Guarda_dir                                                                                                          ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 0.000        ; 0.022      ; 0.307      ;
; 0.265 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; scl          ; scl         ; 0.000        ; 0.043      ; 0.392      ;
; 0.266 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; scl          ; scl         ; 0.000        ; 0.043      ; 0.393      ;
; 0.293 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 0.000        ; 0.042      ; 0.420      ;
; 0.300 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 0.000        ; 0.042      ; 0.426      ;
; 0.305 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 0.000        ; 0.042      ; 0.431      ;
; 0.311 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 0.000        ; 0.042      ; 0.437      ;
; 0.449 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 0.000        ; 0.042      ; 0.575      ;
; 0.451 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 0.000        ; 0.042      ; 0.578      ;
; 0.455 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 0.000        ; 0.042      ; 0.581      ;
; 0.458 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 0.000        ; 0.042      ; 0.584      ;
; 0.461 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 0.000        ; 0.042      ; 0.587      ;
; 0.512 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 0.000        ; 0.042      ; 0.638      ;
; 0.518 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; scl          ; scl         ; 0.000        ; 0.042      ; 0.644      ;
; 0.524 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; scl          ; scl         ; 0.000        ; 0.042      ; 0.650      ;
; 0.671 ; I2C:inst|fstate.Oscioso                                                                                                             ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; 0.042      ; 0.797      ;
; 0.711 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; scl          ; scl         ; 0.000        ; 0.042      ; 0.837      ;
; 0.711 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 0.000        ; 0.042      ; 0.837      ;
; 0.711 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 0.000        ; 0.042      ; 0.837      ;
; 0.801 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; scl          ; scl         ; 0.000        ; 0.042      ; 0.927      ;
; 0.801 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 0.000        ; 0.042      ; 0.927      ;
; 0.854 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.372     ; 0.566      ;
; 0.886 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 0.000        ; 0.042      ; 1.012      ;
; 0.891 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.371     ; 0.604      ;
; 0.893 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.371     ; 0.606      ;
; 0.908 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.372     ; 0.620      ;
; 0.919 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 0.000        ; 0.042      ; 1.045      ;
; 0.919 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 0.000        ; 0.042      ; 1.045      ;
; 0.928 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.372     ; 0.640      ;
; 0.932 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; scl          ; scl         ; 0.000        ; 0.042      ; 1.058      ;
; 0.932 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; scl          ; scl         ; 0.000        ; 0.042      ; 1.058      ;
; 0.932 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; scl          ; scl         ; 0.000        ; 0.042      ; 1.058      ;
; 0.949 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; scl          ; scl         ; 0.000        ; 0.042      ; 1.075      ;
; 0.974 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.372     ; 0.686      ;
; 0.978 ; I2C:inst|fstate.A_C_K                                                                                                               ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 0.000        ; -0.665     ; 0.397      ;
; 1.044 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.371     ; 0.757      ;
; 1.046 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.371     ; 0.759      ;
; 1.055 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.371     ; 0.768      ;
; 1.057 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.371     ; 0.770      ;
; 1.074 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.371     ; 0.787      ;
; 1.075 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.371     ; 0.788      ;
; 1.078 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.371     ; 0.791      ;
; 1.079 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.371     ; 0.792      ;
; 1.081 ; I2C:inst|fstate.Oscioso                                                                                                             ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 0.000        ; -0.665     ; 0.500      ;
; 1.122 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.374     ; 0.832      ;
; 1.185 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.371     ; 0.898      ;
; 1.187 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.371     ; 0.900      ;
; 1.198 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.372     ; 0.910      ;
; 1.212 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.374     ; 0.922      ;
; 1.229 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; I2C:inst|fstate.R_W                                                                                                                 ; scl          ; scl         ; 0.000        ; -0.371     ; 0.942      ;
; 1.233 ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.371     ; 0.946      ;
; 1.247 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.372     ; 0.959      ;
; 1.274 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.372     ; 0.986      ;
; 1.278 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.374     ; 0.988      ;
; 1.293 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.372     ; 1.005      ;
; 1.360 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2C:inst|fstate.Oscioso                                                                                                             ; scl          ; scl         ; 0.000        ; -0.374     ; 1.070      ;
; 1.630 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 0.000        ; -1.101     ; 0.613      ;
; 1.717 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 0.000        ; -1.101     ; 0.700      ;
; 1.771 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 0.000        ; -1.101     ; 0.754      ;
; 1.844 ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ; I2C:inst|fstate.Guarda_dato                                                                                                         ; scl          ; scl         ; 0.000        ; -1.101     ; 0.827      ;
; 1.853 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 0.000        ; -1.099     ; 0.838      ;
; 1.902 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 0.000        ; -1.099     ; 0.887      ;
; 1.928 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 0.000        ; -1.099     ; 0.913      ;
; 1.948 ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ; I2C:inst|fstate.Guarda_dir                                                                                                          ; scl          ; scl         ; 0.000        ; -1.099     ; 0.933      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'scl'                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; scl   ; Rise       ; scl                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; scl   ; Rise       ; I2C:inst|fstate.A_C_K                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; scl   ; Rise       ; I2C:inst|fstate.Guarda_dato                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; scl   ; Rise       ; I2C:inst|fstate.Guarda_dir                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; scl   ; Rise       ; I2C:inst|fstate.Oscioso                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; scl   ; Rise       ; I2C:inst|fstate.R_W                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ;
; -0.073 ; 0.111        ; 0.184          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width  ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width  ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width  ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width  ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width  ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; scl   ; Rise       ; I2C:inst|fstate.A_C_K                                                                                                               ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; scl   ; Rise       ; I2C:inst|fstate.Oscioso                                                                                                             ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width  ; scl   ; Rise       ; I2C:inst|fstate.R_W                                                                                                                 ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; scl   ; Rise       ; I2C:inst|fstate.Guarda_dato                                                                                                         ;
; -0.052 ; 0.132        ; 0.184          ; Low Pulse Width  ; scl   ; Rise       ; I2C:inst|fstate.Guarda_dir                                                                                                          ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                              ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                              ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                              ;
; 0.107  ; 0.107        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Contador_modulo7|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                              ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                              ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                              ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                              ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|b2v_Contador_modulo8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                              ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[0]|clk                                                                         ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[1]|clk                                                                         ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[2]|clk                                                                         ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[3]|clk                                                                         ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[4]|clk                                                                         ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[5]|clk                                                                         ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|b2v_Registro_7bits|LPM_SHIFTREG_component|dffs[6]|clk                                                                         ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|SYNTHESIZED_WIRE_2~clkctrl|inclk[0]                                                                                           ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|SYNTHESIZED_WIRE_2~clkctrl|outclk                                                                                             ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|SYNTHESIZED_WIRE_3~clkctrl|inclk[0]                                                                                           ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|SYNTHESIZED_WIRE_3~clkctrl|outclk                                                                                             ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst|fstate.A_C_K|clk                                                                                                               ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst|fstate.Oscioso|clk                                                                                                             ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst|fstate.R_W|clk                                                                                                                 ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; scl~input|o                                                                                                                         ;
; 0.128  ; 0.128        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst|fstate.Guarda_dato|clk                                                                                                         ;
; 0.128  ; 0.128        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst|fstate.Guarda_dir|clk                                                                                                          ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|SYNTHESIZED_WIRE_2|datad                                                                                                      ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|SYNTHESIZED_WIRE_3|datad                                                                                                      ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst2|SYNTHESIZED_WIRE_2|combout                                                                                                    ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; inst3|SYNTHESIZED_WIRE_3|combout                                                                                                    ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; scl~inputclkctrl|inclk[0]                                                                                                           ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; scl~inputclkctrl|outclk                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; scl~input|i                                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; scl   ; Rise       ; scl~input|i                                                                                                                         ;
; 0.650  ; 0.866        ; 0.216          ; High Pulse Width ; scl   ; Rise       ; I2C:inst|fstate.Guarda_dato                                                                                                         ;
; 0.650  ; 0.866        ; 0.216          ; High Pulse Width ; scl   ; Rise       ; I2C:inst|fstate.Guarda_dir                                                                                                          ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; scl   ; Rise       ; I2C:inst|fstate.A_C_K                                                                                                               ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; scl   ; Rise       ; I2C:inst|fstate.Oscioso                                                                                                             ;
; 0.656  ; 0.872        ; 0.216          ; High Pulse Width ; scl   ; Rise       ; I2C:inst|fstate.R_W                                                                                                                 ;
; 0.670  ; 0.886        ; 0.216          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0]  ;
; 0.670  ; 0.886        ; 0.216          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1]  ;
; 0.670  ; 0.886        ; 0.216          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2]  ;
; 0.670  ; 0.886        ; 0.216          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_counter0:b2v_Contador_modulo7|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3]  ;
; 0.670  ; 0.886        ; 0.216          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ;
; 0.670  ; 0.886        ; 0.216          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ;
; 0.670  ; 0.886        ; 0.216          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ;
; 0.670  ; 0.886        ; 0.216          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ;
; 0.670  ; 0.886        ; 0.216          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ;
; 0.670  ; 0.886        ; 0.216          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ;
; 0.670  ; 0.886        ; 0.216          ; High Pulse Width ; scl   ; Rise       ; Primer_bloque:inst3|lpm_shiftreg0:b2v_Registro_7bits|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                    ;
; 0.670  ; 0.886        ; 0.216          ; High Pulse Width ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[0] ;
; 0.670  ; 0.886        ; 0.216          ; High Pulse Width ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[1] ;
; 0.670  ; 0.886        ; 0.216          ; High Pulse Width ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[2] ;
; 0.670  ; 0.886        ; 0.216          ; High Pulse Width ; scl   ; Rise       ; Segundo_bloque:inst2|lpm_counter1:b2v_Contador_modulo8|lpm_counter:LPM_COUNTER_component|cntr_3hj:auto_generated|counter_reg_bit[3] ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; scl~inputclkctrl|inclk[0]                                                                                                           ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; scl~inputclkctrl|outclk                                                                                                             ;
; 0.864  ; 0.864        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; inst2|SYNTHESIZED_WIRE_2|combout                                                                                                    ;
; 0.864  ; 0.864        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; inst3|SYNTHESIZED_WIRE_3|combout                                                                                                    ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; inst2|SYNTHESIZED_WIRE_2|datad                                                                                                      ;
; 0.869  ; 0.869        ; 0.000          ; High Pulse Width ; scl   ; Rise       ; inst3|SYNTHESIZED_WIRE_3|datad                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; sda       ; scl        ; 1.367 ; 1.922 ; Rise       ; scl             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; sda       ; scl        ; 0.165 ; -0.394 ; Rise       ; scl             ;
+-----------+------------+-------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ack       ; scl        ; 3.513 ; 3.613 ; Rise       ; scl             ;
; hab_dat   ; scl        ; 2.809 ; 2.916 ; Rise       ; scl             ;
; hab_dir   ; scl        ; 2.808 ; 2.905 ; Rise       ; scl             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ack       ; scl        ; 3.434 ; 3.531 ; Rise       ; scl             ;
; hab_dat   ; scl        ; 2.758 ; 2.863 ; Rise       ; scl             ;
; hab_dir   ; scl        ; 2.757 ; 2.852 ; Rise       ; scl             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.250  ; 0.068 ; N/A      ; N/A     ; -3.000              ;
;  scl             ; -4.250  ; 0.068 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -33.318 ; 0.0   ; 0.0      ; 0.0     ; -28.7               ;
;  scl             ; -33.318 ; 0.000 ; N/A      ; N/A     ; -28.700             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; sda       ; scl        ; 2.731 ; 3.000 ; Rise       ; scl             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; sda       ; scl        ; 0.248 ; 0.069 ; Rise       ; scl             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ack       ; scl        ; 6.569 ; 6.568 ; Rise       ; scl             ;
; hab_dat   ; scl        ; 5.370 ; 5.352 ; Rise       ; scl             ;
; hab_dir   ; scl        ; 5.366 ; 5.348 ; Rise       ; scl             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ack       ; scl        ; 3.434 ; 3.531 ; Rise       ; scl             ;
; hab_dat   ; scl        ; 2.758 ; 2.863 ; Rise       ; scl             ;
; hab_dir   ; scl        ; 2.757 ; 2.852 ; Rise       ; scl             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ack           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hab_dir       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hab_dat       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; scl                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sda                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ack           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hab_dir       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; hab_dat       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-07 V                   ; 2.35 V              ; -0.00828 V          ; 0.118 V                              ; 0.032 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-07 V                  ; 2.35 V             ; -0.00828 V         ; 0.118 V                             ; 0.032 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-07 V                   ; 2.35 V              ; -0.0133 V           ; 0.084 V                              ; 0.028 V                              ; 4.31e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-07 V                  ; 2.35 V             ; -0.0133 V          ; 0.084 V                             ; 0.028 V                             ; 4.31e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.8e-07 V                    ; 2.35 V              ; -0.00679 V          ; 0.09 V                               ; 0.045 V                              ; 6.2e-10 s                   ; 7.91e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.8e-07 V                   ; 2.35 V             ; -0.00679 V         ; 0.09 V                              ; 0.045 V                             ; 6.2e-10 s                  ; 7.91e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ack           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; hab_dir       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; hab_dat       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; scl        ; scl      ; 153      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; scl        ; scl      ; 153      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 03 18:51:19 2025
Info: Command: quartus_sta I2C -c I2C
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'I2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name scl scl
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.250
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.250       -33.318 scl 
Info (332146): Worst-case hold slack is 0.429
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.429         0.000 scl 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -28.700 scl 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.692
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.692       -28.621 scl 
Info (332146): Worst-case hold slack is 0.387
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.387         0.000 scl 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -28.700 scl 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.662
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.662       -10.017 scl 
Info (332146): Worst-case hold slack is 0.068
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.068         0.000 scl 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -24.358 scl 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4637 megabytes
    Info: Processing ended: Mon Nov 03 18:51:26 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


