
---------- Begin Simulation Statistics ----------
final_tick                               2450216355000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 699715                       # Simulator instruction rate (inst/s)
host_mem_usage                                8550204                       # Number of bytes of host memory used
host_op_rate                                  1218461                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1429.15                       # Real time elapsed on the host
host_tick_rate                             1714453296                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000002                       # Number of instructions simulated
sim_ops                                    1741367694                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.450216                       # Number of seconds simulated
sim_ticks                                2450216355000                       # Number of ticks simulated
system.cpu.BranchMispred                      6259639                       # Number of branch mispredictions
system.cpu.Branches                         236981934                       # Number of branches fetched
system.cpu.committedInsts                  1000000002                       # Number of instructions committed
system.cpu.committedOps                    1741367694                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       9800824760                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 9800824760                       # Number of busy cycles
system.cpu.num_cc_register_reads           1188685196                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           531394678                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    184616884                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                8672587                       # Number of float alu accesses
system.cpu.num_fp_insts                       8672587                       # number of float instructions
system.cpu.num_fp_register_reads              9082945                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             5348892                       # number of times the floating registers were written
system.cpu.num_func_calls                    39645352                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1715423212                       # Number of integer alu accesses
system.cpu.num_int_insts                   1715423212                       # number of integer instructions
system.cpu.num_int_register_reads          3494549730                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1382889651                       # number of times the integer registers were written
system.cpu.num_load_insts                   323302221                       # Number of load instructions
system.cpu.num_mem_refs                     430506620                       # number of memory refs
system.cpu.num_store_insts                  107204399                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass              22547266      1.29%      1.29% # Class of executed instruction
system.cpu.op_class::IntAlu                1276880205     73.33%     74.62% # Class of executed instruction
system.cpu.op_class::IntMult                  2411804      0.14%     74.76% # Class of executed instruction
system.cpu.op_class::IntDiv                   5134760      0.29%     75.05% # Class of executed instruction
system.cpu.op_class::FloatAdd                 1070054      0.06%     75.12% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.12% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     75.12% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.12% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.12% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.12% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.12% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.12% # Class of executed instruction
system.cpu.op_class::SimdAdd                      402      0.00%     75.12% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.12% # Class of executed instruction
system.cpu.op_class::SimdAlu                   181783      0.01%     75.13% # Class of executed instruction
system.cpu.op_class::SimdCmp                       26      0.00%     75.13% # Class of executed instruction
system.cpu.op_class::SimdCvt                   418638      0.02%     75.15% # Class of executed instruction
system.cpu.op_class::SimdMisc                 2218559      0.13%     75.28% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdShift                    137      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.28% # Class of executed instruction
system.cpu.op_class::MemRead                322050604     18.49%     93.77% # Class of executed instruction
system.cpu.op_class::MemWrite               104298905      5.99%     99.76% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1251617      0.07%     99.83% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            2905494      0.17%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1741370286                       # Class of executed instruction
system.cpu.predictedBranches                112102609                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                   193                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests     45828707                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops         8884                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests     91658438                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops          8884                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     34059364                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      68123337                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups               236981934                       # Number of BP lookups
system.cpu.branchPred.condPredicted         184616904                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           6259639                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             74287454                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                73728604                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.247720                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                19822670                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        18599110                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           18551335                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            47775                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        47812                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct    131315071                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong     53301833                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect    129435940                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect      2379555                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect        22760                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect     45747319                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong      4496425                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong      1123344                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         6509                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong        20544                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit      1232183                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit       670267                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1     19828939                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2      7216306                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3     11147487                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4     19064482                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5     25188098                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6     22428725                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7      9317316                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8      8036766                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9      6383062                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10      4704031                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11      2209734                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12      1910318                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0     29479960                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1      5893064                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2     10246280                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3     20536474                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4     25824125                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5     18282858                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6     10661593                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7      5576483                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8      4549772                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9      3265816                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10      2002001                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11      1116838                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.dtb.rdAccesses                   323323382                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   107204408                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                      18581710                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        380259                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2450216355000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1246194788                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           179                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2450216355000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data       384697000                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total           384697000                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data      384697000                       # number of overall hits
system.cpu.l1d.overall_hits::total          384697000                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data      45828391                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total          45828391                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data     45828391                       # number of overall misses
system.cpu.l1d.overall_misses::total         45828391                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data 2042415055750                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total 2042415055750                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data 2042415055750                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total 2042415055750                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data    430525391                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total       430525391                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data    430525391                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total      430525391                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.106448                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.106448                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.106448                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.106448                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data 44566.588771                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total 44566.588771                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data 44566.588771                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total 44566.588771                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1d.writebacks::.writebacks        4521341                       # number of writebacks
system.cpu.l1d.writebacks::total              4521341                       # number of writebacks
system.cpu.l1d.demand_mshr_misses::.cpu.data     45828391                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total     45828391                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data     45828391                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total     45828391                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data 2030957958000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total 2030957958000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data 2030957958000                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total 2030957958000                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.106448                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.106448                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.106448                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.106448                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data 44316.588771                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total 44316.588771                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data 44316.588771                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total 44316.588771                       # average overall mshr miss latency
system.cpu.l1d.replacements                  45827879                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data      280021821                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total          280021821                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data     43301500                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total         43301500                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data 1998211158500                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total 1998211158500                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data    323323321                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total      323323321                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.133926                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.133926                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data 46146.465099                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total 46146.465099                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data     43301500                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total     43301500                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data 1987385783500                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total 1987385783500                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.133926                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.133926                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data 45896.465099                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total 45896.465099                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data     104675179                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total         104675179                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data      2526891                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total         2526891                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data  44203897250                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total  44203897250                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data    107202070                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total     107202070                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.023571                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.023571                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 17493.392968                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 17493.392968                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data      2526891                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total      2526891                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data  43572174500                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total  43572174500                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.023571                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.023571                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 17243.392968                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 17243.392968                       # average WriteReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 2450216355000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              511.993092                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs              430500396                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs             45827879                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                 9.393854                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               128250                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   511.993092                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.999987                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.999987                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1          511                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses           3490031519                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses          3490031519                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2450216355000                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst      1246193398                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total          1246193398                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst     1246193398                       # number of overall hits
system.cpu.l1i.overall_hits::total         1246193398                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst          1340                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total              1340                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst         1340                       # number of overall misses
system.cpu.l1i.overall_misses::total             1340                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst     68536250                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total     68536250                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst     68536250                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total     68536250                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst   1246194738                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total      1246194738                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst   1246194738                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total     1246194738                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.000001                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.000001                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst 51146.455224                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total 51146.455224                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst 51146.455224                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total 51146.455224                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_misses::.cpu.inst         1340                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total         1340                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst         1340                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total         1340                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst     68201250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total     68201250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst     68201250                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total     68201250                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst 50896.455224                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total 50896.455224                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst 50896.455224                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total 50896.455224                       # average overall mshr miss latency
system.cpu.l1i.replacements                       828                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst     1246193398                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total         1246193398                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst         1340                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total             1340                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst     68536250                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total     68536250                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst   1246194738                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total     1246194738                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.000001                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst 51146.455224                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total 51146.455224                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst         1340                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total         1340                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst     68201250                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total     68201250                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst 50896.455224                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total 50896.455224                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 2450216355000                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              511.993146                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs               48369329                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs                  828                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs             58417.064010                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                69250                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   511.993146                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.999987                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.999987                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses           9969559244                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses          9969559244                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2450216355000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 2450216355000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp         43302840                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty      6507495                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict       73389018                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq         2526891                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp        2526891                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq     43302840                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port    137484661                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port         3508                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total            137488169                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port   3222382848                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port        85760                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total            3222468608                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                       34067806                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                127113856                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples        79897537                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.000111                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.010544                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0              79888653     99.99%     99.99% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                  8884      0.01%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total          79897537                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED 2450216355000                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy       24044944750                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             1.0                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy      22914195500                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            0.9                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy           670000                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.0                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst              19                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data        11765739                       # number of demand (read+write) hits
system.l2cache.demand_hits::total            11765758                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             19                       # number of overall hits
system.l2cache.overall_hits::.cpu.data       11765739                       # number of overall hits
system.l2cache.overall_hits::total           11765758                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1321                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data      34062652                       # number of demand (read+write) misses
system.l2cache.demand_misses::total          34063973                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1321                       # number of overall misses
system.l2cache.overall_misses::.cpu.data     34062652                       # number of overall misses
system.l2cache.overall_misses::total         34063973                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     67478250                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data 1975686690250                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 1975754168500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     67478250                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data 1975686690250                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 1975754168500                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1340                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data     45828391                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total        45829731                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1340                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data     45828391                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total       45829731                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.985821                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.743265                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.743272                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.985821                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.743265                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.743272                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 51081.188494                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 58001.552265                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 58001.283893                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 51081.188494                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 58001.552265                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 58001.283893                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks        1986154                       # number of writebacks
system.l2cache.writebacks::total              1986154                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         1321                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data     34062652                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total     34063973                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1321                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data     34062652                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total     34063973                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     67148000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data 1967171027250                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 1967238175250                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     67148000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data 1967171027250                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 1967238175250                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.985821                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.743265                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.743272                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.985821                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.743265                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.743272                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 50831.188494                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57751.552265                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57751.283893                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 50831.188494                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57751.552265                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57751.283893                       # average overall mshr miss latency
system.l2cache.replacements                  34067806                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks      4521341                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      4521341                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks      4521341                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      4521341                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          442                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          442                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data      1877518                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total          1877518                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       649373                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         649373                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  37145167250                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  37145167250                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data      2526891                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total      2526891                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.256985                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.256985                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 57201.588686                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 57201.588686                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       649373                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       649373                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  36982824000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  36982824000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.256985                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.256985                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 56951.588686                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 56951.588686                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           19                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data      9888221                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total      9888240                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1321                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data     33413279                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total     33414600                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     67478250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data 1938541523000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total 1938609001250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1340                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data     43301500                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total     43302840                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.985821                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.771643                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.771649                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 51081.188494                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 58017.099220                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 58016.825018                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1321                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data     33413279                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total     33414600                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     67148000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data 1930188203250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total 1930255351250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.985821                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.771643                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.771649                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 50831.188494                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57767.099220                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57766.825018                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 2450216355000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4095.750559                       # Cycle average of tags in use
system.l2cache.tags.total_refs               91646198                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs             34067806                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.690112                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     1.266865                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     0.273387                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4094.210307                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000309                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.000067                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.999563                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999939                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1027                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         3017                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses           1500606910                       # Number of tag accesses
system.l2cache.tags.data_accesses          1500606910                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2450216355000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples   1985547.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1321.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples  33950618.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.001091678250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds        123434                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds        123434                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState             70398576                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState             1863842                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                     34063973                       # Number of read requests accepted
system.mem_ctrl.writeReqs                     1986154                       # Number of write requests accepted
system.mem_ctrl.readBursts                   34063973                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                   1986154                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                  112034                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                    607                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.47                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6               34063973                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6               1986154                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                 33951939                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    5261                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    5301                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                  123242                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                  123434                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                  123434                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                  123615                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                  123438                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                  123440                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                  123436                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                  123435                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                  123435                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                  123443                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                  123437                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                  123442                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                  123435                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                  123436                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                  123433                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                  123435                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples       123434                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      275.061482                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     128.512186                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     523.751486                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255          83804     67.89%     67.89% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511        29143     23.61%     91.50% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767         5629      4.56%     96.06% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-1023         1041      0.84%     96.91% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1279          358      0.29%     97.20% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1280-1535          148      0.12%     97.32% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-1791           63      0.05%     97.37% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1792-2047           58      0.05%     97.42% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2048-2303           82      0.07%     97.48% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2304-2559          149      0.12%     97.60% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2560-2815          302      0.24%     97.85% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2816-3071          489      0.40%     98.24% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3072-3327          729      0.59%     98.83% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3328-3583          764      0.62%     99.45% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3839          497      0.40%     99.86% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3840-4095          123      0.10%     99.96% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4351           33      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4352-4607            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4608-4863            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4864-5119            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5120-5375            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5632-5887            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5888-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total         123434                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples       123434                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.085900                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.081118                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.407196                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16            118128     95.70%     95.70% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                44      0.04%     95.74% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              5237      4.24%     99.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                24      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::29                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total         123434                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                  7170176                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys               2180094272                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys             127113856                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     889.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      51.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                   2450190985500                       # Total gap between requests
system.mem_ctrl.avgGap                       67966.22                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst        84544                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data   2172839552                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks    127075008                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 34504.708054648509                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 886794975.295151114464                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 51862770.298094764352                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         1321                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data     34062652                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks      1986154                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     33792750                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data 1108209404250                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 59941526898500                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     25581.19                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     32534.44                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks  30179697.50                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst        84544                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data   2180009728                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total     2180094272                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst        84544                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total        84544                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks    127113856                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total    127113856                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         1321                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data     34062652                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total        34063973                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks      1986154                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total        1986154                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst         34505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     889721319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         889755824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst        34505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total        34505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks     51878625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         51878625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks     51878625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst        34505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    889721319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        941634449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts              33951939                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts              1985547                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0       2055591                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1       2052010                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2       2177906                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3       2258828                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4       2505893                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5       2246439                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6       2190228                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7       2063928                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8       2127823                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9       1932249                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10      1938016                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11      2217177                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12      1968631                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13      1931725                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14      2114354                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15      2171141                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0         23335                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1         29029                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2        209228                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3        423539                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4        410854                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5        215290                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6        228202                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7         30934                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8         28273                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9         26971                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10        27275                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11        32916                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12        21122                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13        28776                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14        26883                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15       222920                       # Per bank write bursts
system.mem_ctrl.dram.totQLat             471644340750                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat           169759695000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat        1108243197000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 13891.53                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            32641.53                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits             17333523                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits             1581643                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             51.05                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            79.66                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples     17022320                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   135.116665                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean    88.183212                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   202.364738                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127     13476541     79.17%     79.17% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255      1651402      9.70%     88.87% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383       473422      2.78%     91.65% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511       324450      1.91%     93.56% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639       212521      1.25%     94.81% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767       158968      0.93%     95.74% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895       131167      0.77%     96.51% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023       105605      0.62%     97.13% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151       488244      2.87%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total     17022320                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead             2172924096                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten           127075008                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW               886.829480                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                51.862770                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     7.33                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 6.93                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.41                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                52.63                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2450216355000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy      63079193940                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy      33527386695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy    125312876220                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy     8197545420                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 193417988400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy 1038285106830                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy  66537727200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   1528357824705                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    623.764437                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 163929835250                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF  81818100000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 2204468419750                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy      58460170860                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy      31072317705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy    117103968240                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy     2167009920                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 193417988400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy 1022736651960                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy  79631162880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   1504589269965                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    614.063843                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 197983846000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF  81818100000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 2170414409000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2450216355000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           33414600                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1986154                       # Transaction distribution
system.membus.trans_dist::CleanEvict         32073210                       # Transaction distribution
system.membus.trans_dist::ReadExReq            649373                       # Transaction distribution
system.membus.trans_dist::ReadExResp           649373                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      33414600                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port    102187310                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total    102187310                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              102187310                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port   2307208128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total   2307208128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              2307208128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          34063973                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                34063973    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            34063973                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2450216355000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         17527372750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy        17031986500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
