{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550875815970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550875815979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 22 14:50:15 2019 " "Processing started: Fri Feb 22 14:50:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550875815979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550875815979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 12HourClock -c 12HourClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off 12HourClock -c 12HourClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550875815979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550875817747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550875817747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdcount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdcount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDCOUNT-a " "Found design unit 1: BCDCOUNT-a" {  } { { "BCDCOUNT.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDCOUNT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550875828028 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDCOUNT " "Found entity 1: BCDCOUNT" {  } { { "BCDCOUNT.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDCOUNT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550875828028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550875828028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Seg-a " "Found design unit 1: BCDto7Seg-a" {  } { { "BCDto7seg.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDto7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550875828043 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Seg " "Found entity 1: BCDto7Seg" {  } { { "BCDto7seg.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDto7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550875828043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550875828043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "12hourclock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 12hourclock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 12HourClock " "Found entity 1: 12HourClock" {  } { { "12HourClock.bdf" "" { Schematic "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/12HourClock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550875828055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550875828055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdcount_mins.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdcount_mins.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDcount_mins-a " "Found design unit 1: BCDcount_mins-a" {  } { { "BCDcount_mins.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_mins.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550875828071 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDcount_mins " "Found entity 1: BCDcount_mins" {  } { { "BCDcount_mins.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_mins.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550875828071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550875828071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdcount_hour.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdcount_hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDcount_hour-a " "Found design unit 1: BCDcount_hour-a" {  } { { "BCDcount_hour.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_hour.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550875828085 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDcount_hour " "Found entity 1: BCDcount_hour" {  } { { "BCDcount_hour.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_hour.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550875828085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550875828085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdfilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDfilter-a " "Found design unit 1: BCDfilter-a" {  } { { "BCDfilter.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDfilter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550875828101 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDfilter " "Found entity 1: BCDfilter" {  } { { "BCDfilter.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDfilter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550875828101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550875828101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "12HourClock " "Elaborating entity \"12HourClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550875828207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDCOUNT BCDCOUNT:inst " "Elaborating entity \"BCDCOUNT\" for hierarchy \"BCDCOUNT:inst\"" {  } { { "12HourClock.bdf" "inst" { Schematic "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/12HourClock.bdf" { { 224 616 824 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550875828213 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_LOW BCDCOUNT.vhd(73) " "VHDL Process Statement warning at BCDCOUNT.vhd(73): signal \"SET_LOW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCOUNT.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDCOUNT.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550875828215 "|12HourClock|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_HIGH BCDCOUNT.vhd(74) " "VHDL Process Statement warning at BCDCOUNT.vhd(74): signal \"SET_HIGH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCOUNT.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDCOUNT.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550875828215 "|12HourClock|BCDCOUNT:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374b 74374b:latch1 " "Elaborating entity \"74374b\" for hierarchy \"74374b:latch1\"" {  } { { "12HourClock.bdf" "latch1" { Schematic "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/12HourClock.bdf" { { 352 312 448 432 "latch1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550875828308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74374b:latch1 " "Elaborated megafunction instantiation \"74374b:latch1\"" {  } { { "12HourClock.bdf" "" { Schematic "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/12HourClock.bdf" { { 352 312 448 432 "latch1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550875828310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDcount_mins BCDcount_mins:inst3 " "Elaborating entity \"BCDcount_mins\" for hierarchy \"BCDcount_mins:inst3\"" {  } { { "12HourClock.bdf" "inst3" { Schematic "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/12HourClock.bdf" { { 400 656 864 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550875828315 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_LOW BCDcount_mins.vhd(29) " "VHDL Process Statement warning at BCDcount_mins.vhd(29): signal \"SET_LOW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount_mins.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_mins.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550875828317 "|12HourClock|BCDcount_mins:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_HIGH BCDcount_mins.vhd(30) " "VHDL Process Statement warning at BCDcount_mins.vhd(30): signal \"SET_HIGH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount_mins.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_mins.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550875828317 "|12HourClock|BCDcount_mins:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDcount_hour BCDcount_hour:inst5 " "Elaborating entity \"BCDcount_hour\" for hierarchy \"BCDcount_hour:inst5\"" {  } { { "12HourClock.bdf" "inst5" { Schematic "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/12HourClock.bdf" { { 600 640 848 744 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550875828332 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_LOW BCDcount_hour.vhd(32) " "VHDL Process Statement warning at BCDcount_hour.vhd(32): signal \"SET_LOW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount_hour.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_hour.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550875828333 "|12HourClock|BCDcount_hour:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_HIGH BCDcount_hour.vhd(33) " "VHDL Process Statement warning at BCDcount_hour.vhd(33): signal \"SET_HIGH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount_hour.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_hour.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550875828333 "|12HourClock|BCDcount_hour:inst5"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch3\|49 " "Converted tri-state buffer \"74374b:latch3\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch3\|48 " "Converted tri-state buffer \"74374b:latch3\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch3\|47 " "Converted tri-state buffer \"74374b:latch3\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch3\|46 " "Converted tri-state buffer \"74374b:latch3\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch3\|45 " "Converted tri-state buffer \"74374b:latch3\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch3\|44 " "Converted tri-state buffer \"74374b:latch3\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch3\|43 " "Converted tri-state buffer \"74374b:latch3\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch3\|41 " "Converted tri-state buffer \"74374b:latch3\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch2\|49 " "Converted tri-state buffer \"74374b:latch2\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch2\|48 " "Converted tri-state buffer \"74374b:latch2\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch2\|47 " "Converted tri-state buffer \"74374b:latch2\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch2\|46 " "Converted tri-state buffer \"74374b:latch2\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch2\|45 " "Converted tri-state buffer \"74374b:latch2\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch2\|44 " "Converted tri-state buffer \"74374b:latch2\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch2\|43 " "Converted tri-state buffer \"74374b:latch2\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch2\|41 " "Converted tri-state buffer \"74374b:latch2\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch1\|49 " "Converted tri-state buffer \"74374b:latch1\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch1\|48 " "Converted tri-state buffer \"74374b:latch1\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch1\|47 " "Converted tri-state buffer \"74374b:latch1\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch1\|46 " "Converted tri-state buffer \"74374b:latch1\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch1\|45 " "Converted tri-state buffer \"74374b:latch1\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch1\|44 " "Converted tri-state buffer \"74374b:latch1\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch1\|43 " "Converted tri-state buffer \"74374b:latch1\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:latch1\|41 " "Converted tri-state buffer \"74374b:latch1\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1550875828796 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1550875828796 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|LowDigit\[0\] BCDCOUNT:inst\|LowDigit\[0\]~_emulated BCDCOUNT:inst\|LowDigit\[0\]~1 " "Register \"BCDCOUNT:inst\|LowDigit\[0\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|LowDigit\[0\]~_emulated\" and latch \"BCDCOUNT:inst\|LowDigit\[0\]~1\"" {  } { { "BCDCOUNT.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDCOUNT.vhd" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDCOUNT:inst|LowDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|LowDigit\[1\] BCDCOUNT:inst\|LowDigit\[1\]~_emulated BCDCOUNT:inst\|LowDigit\[1\]~5 " "Register \"BCDCOUNT:inst\|LowDigit\[1\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|LowDigit\[1\]~_emulated\" and latch \"BCDCOUNT:inst\|LowDigit\[1\]~5\"" {  } { { "BCDCOUNT.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDCOUNT.vhd" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDCOUNT:inst|LowDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|LowDigit\[2\] BCDCOUNT:inst\|LowDigit\[2\]~_emulated BCDCOUNT:inst\|LowDigit\[2\]~9 " "Register \"BCDCOUNT:inst\|LowDigit\[2\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|LowDigit\[2\]~_emulated\" and latch \"BCDCOUNT:inst\|LowDigit\[2\]~9\"" {  } { { "BCDCOUNT.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDCOUNT.vhd" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDCOUNT:inst|LowDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|LowDigit\[3\] BCDCOUNT:inst\|LowDigit\[3\]~_emulated BCDCOUNT:inst\|LowDigit\[3\]~13 " "Register \"BCDCOUNT:inst\|LowDigit\[3\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|LowDigit\[3\]~_emulated\" and latch \"BCDCOUNT:inst\|LowDigit\[3\]~13\"" {  } { { "BCDCOUNT.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDCOUNT.vhd" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDCOUNT:inst|LowDigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|HighDigit\[0\] BCDCOUNT:inst\|HighDigit\[0\]~_emulated BCDCOUNT:inst\|HighDigit\[0\]~1 " "Register \"BCDCOUNT:inst\|HighDigit\[0\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|HighDigit\[0\]~_emulated\" and latch \"BCDCOUNT:inst\|HighDigit\[0\]~1\"" {  } { { "BCDCOUNT.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDCOUNT.vhd" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDCOUNT:inst|HighDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|HighDigit\[1\] BCDCOUNT:inst\|HighDigit\[1\]~_emulated BCDCOUNT:inst\|HighDigit\[1\]~5 " "Register \"BCDCOUNT:inst\|HighDigit\[1\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|HighDigit\[1\]~_emulated\" and latch \"BCDCOUNT:inst\|HighDigit\[1\]~5\"" {  } { { "BCDCOUNT.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDCOUNT.vhd" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDCOUNT:inst|HighDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|HighDigit\[2\] BCDCOUNT:inst\|HighDigit\[2\]~_emulated BCDCOUNT:inst\|HighDigit\[2\]~9 " "Register \"BCDCOUNT:inst\|HighDigit\[2\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|HighDigit\[2\]~_emulated\" and latch \"BCDCOUNT:inst\|HighDigit\[2\]~9\"" {  } { { "BCDCOUNT.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDCOUNT.vhd" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDCOUNT:inst|HighDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|HighDigit\[3\] BCDCOUNT:inst\|HighDigit\[3\]~_emulated BCDCOUNT:inst\|HighDigit\[3\]~13 " "Register \"BCDCOUNT:inst\|HighDigit\[3\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|HighDigit\[3\]~_emulated\" and latch \"BCDCOUNT:inst\|HighDigit\[3\]~13\"" {  } { { "BCDCOUNT.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDCOUNT.vhd" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDCOUNT:inst|HighDigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDcount_mins:inst3\|LowDigit\[0\] BCDcount_mins:inst3\|LowDigit\[0\]~_emulated BCDcount_mins:inst3\|LowDigit\[0\]~1 " "Register \"BCDcount_mins:inst3\|LowDigit\[0\]\" is converted into an equivalent circuit using register \"BCDcount_mins:inst3\|LowDigit\[0\]~_emulated\" and latch \"BCDcount_mins:inst3\|LowDigit\[0\]~1\"" {  } { { "BCDcount_mins.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_mins.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDcount_mins:inst3|LowDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDcount_mins:inst3\|LowDigit\[1\] BCDcount_mins:inst3\|LowDigit\[1\]~_emulated BCDcount_mins:inst3\|LowDigit\[1\]~5 " "Register \"BCDcount_mins:inst3\|LowDigit\[1\]\" is converted into an equivalent circuit using register \"BCDcount_mins:inst3\|LowDigit\[1\]~_emulated\" and latch \"BCDcount_mins:inst3\|LowDigit\[1\]~5\"" {  } { { "BCDcount_mins.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_mins.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDcount_mins:inst3|LowDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDcount_mins:inst3\|LowDigit\[2\] BCDcount_mins:inst3\|LowDigit\[2\]~_emulated BCDcount_mins:inst3\|LowDigit\[2\]~9 " "Register \"BCDcount_mins:inst3\|LowDigit\[2\]\" is converted into an equivalent circuit using register \"BCDcount_mins:inst3\|LowDigit\[2\]~_emulated\" and latch \"BCDcount_mins:inst3\|LowDigit\[2\]~9\"" {  } { { "BCDcount_mins.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_mins.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDcount_mins:inst3|LowDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDcount_mins:inst3\|LowDigit\[3\] BCDcount_mins:inst3\|LowDigit\[3\]~_emulated BCDcount_mins:inst3\|LowDigit\[3\]~13 " "Register \"BCDcount_mins:inst3\|LowDigit\[3\]\" is converted into an equivalent circuit using register \"BCDcount_mins:inst3\|LowDigit\[3\]~_emulated\" and latch \"BCDcount_mins:inst3\|LowDigit\[3\]~13\"" {  } { { "BCDcount_mins.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_mins.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDcount_mins:inst3|LowDigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDcount_mins:inst3\|HighDigit\[0\] BCDcount_mins:inst3\|HighDigit\[0\]~_emulated BCDcount_mins:inst3\|HighDigit\[0\]~1 " "Register \"BCDcount_mins:inst3\|HighDigit\[0\]\" is converted into an equivalent circuit using register \"BCDcount_mins:inst3\|HighDigit\[0\]~_emulated\" and latch \"BCDcount_mins:inst3\|HighDigit\[0\]~1\"" {  } { { "BCDcount_mins.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_mins.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDcount_mins:inst3|HighDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDcount_mins:inst3\|HighDigit\[1\] BCDcount_mins:inst3\|HighDigit\[1\]~_emulated BCDcount_mins:inst3\|HighDigit\[1\]~5 " "Register \"BCDcount_mins:inst3\|HighDigit\[1\]\" is converted into an equivalent circuit using register \"BCDcount_mins:inst3\|HighDigit\[1\]~_emulated\" and latch \"BCDcount_mins:inst3\|HighDigit\[1\]~5\"" {  } { { "BCDcount_mins.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_mins.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDcount_mins:inst3|HighDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDcount_mins:inst3\|HighDigit\[2\] BCDcount_mins:inst3\|HighDigit\[2\]~_emulated BCDcount_mins:inst3\|HighDigit\[2\]~9 " "Register \"BCDcount_mins:inst3\|HighDigit\[2\]\" is converted into an equivalent circuit using register \"BCDcount_mins:inst3\|HighDigit\[2\]~_emulated\" and latch \"BCDcount_mins:inst3\|HighDigit\[2\]~9\"" {  } { { "BCDcount_mins.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_mins.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDcount_mins:inst3|HighDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDcount_mins:inst3\|HighDigit\[3\] BCDcount_mins:inst3\|HighDigit\[3\]~_emulated BCDcount_mins:inst3\|HighDigit\[3\]~13 " "Register \"BCDcount_mins:inst3\|HighDigit\[3\]\" is converted into an equivalent circuit using register \"BCDcount_mins:inst3\|HighDigit\[3\]~_emulated\" and latch \"BCDcount_mins:inst3\|HighDigit\[3\]~13\"" {  } { { "BCDcount_mins.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_mins.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDcount_mins:inst3|HighDigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDcount_hour:inst5\|LowDigit\[0\] BCDcount_hour:inst5\|LowDigit\[0\]~_emulated BCDcount_hour:inst5\|LowDigit\[0\]~1 " "Register \"BCDcount_hour:inst5\|LowDigit\[0\]\" is converted into an equivalent circuit using register \"BCDcount_hour:inst5\|LowDigit\[0\]~_emulated\" and latch \"BCDcount_hour:inst5\|LowDigit\[0\]~1\"" {  } { { "BCDcount_hour.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_hour.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDcount_hour:inst5|LowDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDcount_hour:inst5\|LowDigit\[1\] BCDcount_hour:inst5\|LowDigit\[1\]~_emulated BCDcount_hour:inst5\|LowDigit\[1\]~5 " "Register \"BCDcount_hour:inst5\|LowDigit\[1\]\" is converted into an equivalent circuit using register \"BCDcount_hour:inst5\|LowDigit\[1\]~_emulated\" and latch \"BCDcount_hour:inst5\|LowDigit\[1\]~5\"" {  } { { "BCDcount_hour.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_hour.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDcount_hour:inst5|LowDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDcount_hour:inst5\|LowDigit\[2\] BCDcount_hour:inst5\|LowDigit\[2\]~_emulated BCDcount_hour:inst5\|LowDigit\[2\]~9 " "Register \"BCDcount_hour:inst5\|LowDigit\[2\]\" is converted into an equivalent circuit using register \"BCDcount_hour:inst5\|LowDigit\[2\]~_emulated\" and latch \"BCDcount_hour:inst5\|LowDigit\[2\]~9\"" {  } { { "BCDcount_hour.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_hour.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDcount_hour:inst5|LowDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDcount_hour:inst5\|LowDigit\[3\] BCDcount_hour:inst5\|LowDigit\[3\]~_emulated BCDcount_hour:inst5\|LowDigit\[3\]~13 " "Register \"BCDcount_hour:inst5\|LowDigit\[3\]\" is converted into an equivalent circuit using register \"BCDcount_hour:inst5\|LowDigit\[3\]~_emulated\" and latch \"BCDcount_hour:inst5\|LowDigit\[3\]~13\"" {  } { { "BCDcount_hour.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_hour.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDcount_hour:inst5|LowDigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDcount_hour:inst5\|HighDigit\[0\] BCDcount_hour:inst5\|HighDigit\[0\]~_emulated BCDcount_hour:inst5\|HighDigit\[0\]~1 " "Register \"BCDcount_hour:inst5\|HighDigit\[0\]\" is converted into an equivalent circuit using register \"BCDcount_hour:inst5\|HighDigit\[0\]~_emulated\" and latch \"BCDcount_hour:inst5\|HighDigit\[0\]~1\"" {  } { { "BCDcount_hour.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_hour.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDcount_hour:inst5|HighDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDcount_hour:inst5\|HighDigit\[1\] BCDcount_hour:inst5\|HighDigit\[1\]~_emulated BCDcount_hour:inst5\|HighDigit\[1\]~5 " "Register \"BCDcount_hour:inst5\|HighDigit\[1\]\" is converted into an equivalent circuit using register \"BCDcount_hour:inst5\|HighDigit\[1\]~_emulated\" and latch \"BCDcount_hour:inst5\|HighDigit\[1\]~5\"" {  } { { "BCDcount_hour.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_hour.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDcount_hour:inst5|HighDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDcount_hour:inst5\|HighDigit\[2\] BCDcount_hour:inst5\|HighDigit\[2\]~_emulated BCDcount_hour:inst5\|HighDigit\[2\]~9 " "Register \"BCDcount_hour:inst5\|HighDigit\[2\]\" is converted into an equivalent circuit using register \"BCDcount_hour:inst5\|HighDigit\[2\]~_emulated\" and latch \"BCDcount_hour:inst5\|HighDigit\[2\]~9\"" {  } { { "BCDcount_hour.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_hour.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDcount_hour:inst5|HighDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDcount_hour:inst5\|HighDigit\[3\] BCDcount_hour:inst5\|HighDigit\[3\]~_emulated BCDcount_hour:inst5\|HighDigit\[3\]~13 " "Register \"BCDcount_hour:inst5\|HighDigit\[3\]\" is converted into an equivalent circuit using register \"BCDcount_hour:inst5\|HighDigit\[3\]~_emulated\" and latch \"BCDcount_hour:inst5\|HighDigit\[3\]~13\"" {  } { { "BCDcount_hour.vhd" "" { Text "C:/Users/Charles/Documents/Projects/CPEN312_Lab3_Altera/BCDcount_hour.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550875829029 "|12HourClock|BCDcount_hour:inst5|HighDigit[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1550875829029 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550875829159 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "binAddSub 95 " "Ignored 95 assignments for entity \"binAddSub\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to RESET_N -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to RESET_N -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity binAddSub " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity binAddSub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity binAddSub -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity binAddSub -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity binAddSub -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550875829415 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1550875829415 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550875829604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550875829604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "243 " "Implemented 243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550875829696 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550875829696 ""} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Implemented 187 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550875829696 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550875829696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 153 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 153 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550875829733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 22 14:50:29 2019 " "Processing ended: Fri Feb 22 14:50:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550875829733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550875829733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550875829733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550875829733 ""}
