
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.757344                       # Number of seconds simulated
sim_ticks                                1757344200500                       # Number of ticks simulated
final_tick                               1757344200500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 296688                       # Simulator instruction rate (inst/s)
host_op_rate                                   519983                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1042764482                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653220                       # Number of bytes of host memory used
host_seconds                                  1685.27                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313784                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1757344200500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           45312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       400485120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          400530432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     70388672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70388672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6257580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6258288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1099823                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1099823                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              25784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          227892248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             227918032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         25784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            25784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        40054004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40054004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        40054004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             25784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         227892248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            267972036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6258288                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1099823                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6258288                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1099823                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              400152320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  378112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70387008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               400530432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             70388672                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5908                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            404793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            387851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            387415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            395312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            379244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            383717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            385905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            379339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            387281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            384202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           385356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           390186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           399117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           403168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           399099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           400395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             72057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             65573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             66937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            65656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            68968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            70987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71057                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1757326607500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6258288                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1099823                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6252380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5486904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     85.756800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.953548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   109.698578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4928582     89.82%     89.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       404325      7.37%     97.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        42981      0.78%     97.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        19632      0.36%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13551      0.25%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13855      0.25%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10096      0.18%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8688      0.16%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        45194      0.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5486904                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.834644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.780023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    125.501671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         64697     99.17%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          538      0.82%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65241                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.857452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.829298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.979279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            36581     56.07%     56.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1392      2.13%     58.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            27256     41.78%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65241                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 197035110500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            314267235500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                31261900000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31513.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50263.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       227.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        40.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    227.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1333186                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  532087                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.38                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     238828.50                       # Average gap between requests
system.mem_ctrls.pageHitRate                    25.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              19458320700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10342342725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             22159532640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2864031300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         129523701840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          97194537810                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4330944960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    495486369810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     82687939200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      64160687490                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           928225409505                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            528.197838                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1532879806750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5350164250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   54887044000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 230955881000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 215333141000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  164223331750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1086594638500                       # Time in different power states
system.mem_ctrls_1.actEnergy              19718173860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10480457955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             22482460560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2876909040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         129580863360.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          97880548770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4476886560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    494542693200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     83256557280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      63806751600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           929123026485                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            528.708615                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1530984423250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5411222750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   54911194000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 229651739750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 216813314250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  166034373750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1084522356000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1757344200500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1757344200500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1757344200500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1757344200500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1757344200500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3514688401                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313784                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966681                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966681                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046955                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076420                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505516                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763597                       # number of memory refs
system.cpu.num_load_insts                   221285041                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3514688401                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420257     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285041     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313784                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1757344200500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          14840805                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.943188                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           278936408                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14841317                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.794586                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         741805500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.943188                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         602396767                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        602396767                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1757344200500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    207240000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       207240000                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71696408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71696408                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     278936408                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        278936408                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    278936408                       # number of overall hits
system.cpu.dcache.overall_hits::total       278936408                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     14059168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      14059168                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       782149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       782149                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     14841317                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14841317                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     14841317                       # number of overall misses
system.cpu.dcache.overall_misses::total      14841317                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 732513288000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 732513288000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  28517520500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  28517520500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 761030808500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 761030808500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 761030808500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 761030808500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777725                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777725                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777725                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777725                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.063530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063530                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010791                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010791                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.050519                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050519                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.050519                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050519                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52102.179019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52102.179019                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 36460.470447                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36460.470447                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 51277.848758                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51277.848758                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 51277.848758                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51277.848758                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4904424                       # number of writebacks
system.cpu.dcache.writebacks::total           4904424                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     14059168                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     14059168                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       782149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       782149                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     14841317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14841317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     14841317                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14841317                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 718454120000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 718454120000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  27735371500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27735371500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 746189491500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 746189491500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 746189491500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 746189491500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.063530                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063530                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.050519                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050519                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.050519                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050519                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 51102.179019                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51102.179019                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35460.470447                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35460.470447                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50277.848758                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50277.848758                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50277.848758                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50277.848758                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1757344200500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1757344200500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1757344200500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           3333912                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.998851                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673983903                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3334040                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            202.152315                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          67574500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.998851                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999991                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1357969926                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1357969926                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1757344200500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    673983903                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673983903                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673983903                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673983903                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673983903                       # number of overall hits
system.cpu.icache.overall_hits::total       673983903                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      3334040                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3334040                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      3334040                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3334040                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      3334040                       # number of overall misses
system.cpu.icache.overall_misses::total       3334040                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  43400147500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  43400147500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  43400147500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  43400147500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  43400147500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  43400147500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317943                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317943                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317943                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317943                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004922                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004922                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004922                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004922                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004922                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004922                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13017.284586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13017.284586                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13017.284586                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13017.284586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13017.284586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13017.284586                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      3333912                       # number of writebacks
system.cpu.icache.writebacks::total           3333912                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      3334040                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3334040                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      3334040                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3334040                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      3334040                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3334040                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  40066107500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  40066107500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  40066107500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  40066107500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  40066107500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  40066107500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004922                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004922                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004922                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004922                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12017.284586                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12017.284586                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12017.284586                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12017.284586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12017.284586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12017.284586                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1757344200500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1757344200500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1757344200500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   6242617                       # number of replacements
system.l2.tags.tagsinuse                 16335.442607                       # Cycle average of tags in use
system.l2.tags.total_refs                    30091046                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6259001                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.807644                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               11711081000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        5.986610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         16.408550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16313.047447                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.995669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997036                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3663                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 151659293                       # Number of tag accesses
system.l2.tags.data_accesses                151659293                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1757344200500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4904424                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4904424                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3333911                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3333911                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             573952                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                573952                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         3333332                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3333332                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        8009785                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8009785                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               3333332                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               8583737                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11917069                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              3333332                       # number of overall hits
system.l2.overall_hits::cpu.data              8583737                       # number of overall hits
system.l2.overall_hits::total                11917069                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           208197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              208197                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           708                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              708                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6049383                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6049383                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 708                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6257580                       # number of demand (read+write) misses
system.l2.demand_misses::total                6258288                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                708                       # number of overall misses
system.l2.overall_misses::cpu.data            6257580                       # number of overall misses
system.l2.overall_misses::total               6258288                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20532656000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20532656000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     61984000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61984000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 613254390500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 613254390500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      61984000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  633787046500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     633849030500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     61984000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 633787046500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    633849030500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4904424                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4904424                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3333911                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3333911                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         782149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            782149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      3334040                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3334040                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     14059168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14059168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           3334040                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          14841317                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             18175357                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          3334040                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         14841317                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            18175357                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.266186                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.266186                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000212                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000212                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.430280                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.430280                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000212                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.421632                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.344328                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000212                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.421632                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.344328                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 98621.286570                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98621.286570                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87548.022599                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87548.022599                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101374.700610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101374.700610                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87548.022599                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101283.091307                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101281.537459                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87548.022599                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101283.091307                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101281.537459                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1099823                       # number of writebacks
system.l2.writebacks::total                   1099823                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            26                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       208197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         208197                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          708                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          708                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6049383                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6049383                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6257580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6258288                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6257580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6258288                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18450686000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18450686000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     54904000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54904000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 552760560500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 552760560500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     54904000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 571211246500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 571266150500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     54904000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 571211246500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 571266150500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.266186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.266186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000212                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000212                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.430280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.430280                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.421632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.344328                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.421632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.344328                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 88621.286570                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88621.286570                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77548.022599                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77548.022599                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91374.700610                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91374.700610                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77548.022599                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91283.091307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91281.537459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77548.022599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91283.091307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91281.537459                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      12500063                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6241775                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1757344200500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6050091                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1099823                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5141952                       # Transaction distribution
system.membus.trans_dist::ReadExReq            208197                       # Transaction distribution
system.membus.trans_dist::ReadExResp           208197                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6050091                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18758351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     18758351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18758351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    470919104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    470919104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               470919104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6258288                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6258288    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6258288                       # Request fanout histogram
system.membus.reqLayer2.occupancy         16906755500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34881240500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     36350074                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     18174717                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            868                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          868                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1757344200500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          17393208                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6004247                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3333912                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15079175                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           782149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          782149                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3334040                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14059168                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     10001992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     44523439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              54525431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    426748928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1263727424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1690476352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6242617                       # Total snoops (count)
system.tol2bus.snoopTraffic                  70388672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         24417974                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000036                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005966                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24417105    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    869      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24417974                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        26413373000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5001060000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22261975500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
