Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Oct 19 16:43:48 2016
| Host         : spikepig.dhcp.lbl.gov running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7k160t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   396 |
| Unused register locations in slices containing registers |  1085 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3968 |         1029 |
| No           | No                    | Yes                    |             130 |           48 |
| No           | Yes                   | No                     |            2887 |          959 |
| Yes          | No                    | No                     |            2368 |          703 |
| Yes          | No                    | Yes                    |             152 |           30 |
| Yes          | Yes                   | No                     |            1146 |          323 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                             Clock Signal                                            |                                                                                                 Enable Signal                                                                                                |                                                                                            Set/Reset Signal                                                                                           | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                   | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                    |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                  |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                          |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                          |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                   | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                   | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                   | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                     | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                   | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp                                                                           |                                                                                                                                                                                                              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/idrck                                                                                 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  dbg_hub/inst/idrck                                                                                 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                                                                                              | design_1_i/pcie_7x_0/U0/inst/gt_top_i/phy_rdy_n_int_i_2_n_0                                                                                                                                           |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                |                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                   | design_1_i/ila_3/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[12]                                                            |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                   | design_1_i/ila_3/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                     | design_1_i/ila_3/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                   | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                   |                1 |              1 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                               |                1 |              2 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                               |                1 |              2 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_3/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                               |                1 |              2 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg |                                                                                                                                                                                                              |                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/pcie_7x_0/U0/inst/user_reset_out_i_1_n_0                                                                                                                                                   |                1 |              2 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                               |                1 |              2 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                1 |              2 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 |                1 |              2 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                                                                                              | design_1_i/pcie_7x_0/U0/inst/gt_top_i/reset_n_reg1_reg                                                                                                                                                |                1 |              2 |
|  dbg_hub/inst/idrck                                                                                 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0    |                1 |              2 |
|  dbg_hub/inst/idrck                                                                                 | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                1 |              3 |
|  dbg_hub/inst/idrck                                                                                 | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck                                                                                 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                1 |              3 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                               |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_2_n_0                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                           |                2 |              4 |
|  dbg_hub/inst/idrck                                                                                 | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/pcie_7x_0/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1[21]_i_1_n_0                                                                                           |                                                                                                                                                                                                       |                3 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                        |                2 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                            | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                     |                2 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                        |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                        |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                               |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                        |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                          | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                                                                                    |                2 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_2                                                                                                           | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                              |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                          |                3 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                              |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                     |                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r_reg[0][0]                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r_reg[0][0]                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                2 |              4 |
|  dbg_hub/inst/idrck                                                                                 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                2 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                              |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                              |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/pcie_7x_0/U0/inst/gt_top_i/reset_n_reg1_reg                                                                                                                                                |                2 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                              |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r_reg[0][0]                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                              |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                               |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask_reg[0][0]                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                              |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_be[3]_i_1_n_0                                                                                                          | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.state_reg[5]_0                                                                                                      |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.wr_be[3]_i_1_n_0                                                                                                           | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.state_reg[5]_0                                                                                                      |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                        |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                          | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                               |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                               |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]                                                                                                             | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_DUAL.aw_active_reg_0                                                                                    |                3 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                               |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                     |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                          | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                |                2 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                    | design_1_i/ila_2/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                    |                2 |              4 |
|  dbg_hub/inst/idrck                                                                                 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                             |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                              |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                               |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                               |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                              |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                   |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_1                                                                                                           | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                |                1 |              4 |
|  dbg_hub/inst/idrck                                                                                 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]                                                                                                                                            |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                    | design_1_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                    |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                               |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                               |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                    |                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_0                                                                                                           | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                               |                1 |              4 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/index[4]_i_1__0_n_0                                                                                                    | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                            |                2 |              5 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index[4]_i_1_n_0                                                                                                       | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                            |                2 |              5 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                        |                1 |              5 |
|  dbg_hub/inst/idrck                                                                                 | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[0]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                 |                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]_i_1__2_n_0                                                                                                    | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                            |                2 |              5 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                3 |              5 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/index[4]_i_1__1_n_0                                                                                                    | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                            |                2 |              5 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[4]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                       |                1 |              5 |
|  dbg_hub/inst/idrck                                                                                 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[0][0]                                                                                                                                               |                1 |              6 |
|  dbg_hub/inst/idrck                                                                                 | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[2]                                                                                                                                                     |                                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                          |                2 |              6 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                          |                2 |              6 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                          |                1 |              6 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                          |                3 |              6 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                             |                4 |              6 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_RX_inst/E[0]                                                                                                                                     | design_1_i/pcie_axi_lite_v1_0_0/inst/u_axi_if/i_M_AXI_AWADDR[30]_i_1_n_0                                                                                                                              |                2 |              6 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_3/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                          |                3 |              6 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_RX_inst/i_M_AXI_ARADDR_reg[12]_0[0]                                                                                                              | design_1_i/pcie_axi_lite_v1_0_0/inst/u_axi_if/i_M_AXI_ARADDR[30]_i_1_n_0                                                                                                                              |                2 |              6 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[127]_i_2_n_0                                                                                                 |                                                                                                                                                                                                       |                4 |              6 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                  |                1 |              6 |
|  dbg_hub/inst/idrck                                                                                 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              6 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                     |                                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1_n_0                                                        | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                            |                3 |              6 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                        |                2 |              7 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                                                                                              | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pl_ltssm_state_q_reg[0]                                                                                              |                2 |              7 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                             | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                        |                2 |              7 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                        |                2 |              7 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                             | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                        |                2 |              7 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                          |                3 |              7 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden0                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                  |                3 |              7 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden1                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                  |                2 |              7 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                        |                2 |              7 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                             | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                        |                2 |              7 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[127]_i_2_n_0                                                                                                 | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[70]_i_1_n_0                                                                                           |                2 |              7 |
|  dbg_hub/inst/idrck                                                                                 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/clear                                                                                                                                                             |                2 |              7 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                          |                1 |              7 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                          |                3 |              7 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                          |                1 |              7 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                          |                3 |              7 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                          |                1 |              7 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                          |                3 |              7 |
|  dbg_hub/inst/idrck                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              8 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                          |                4 |              8 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/pcie_axi_lite_v1_0_0/inst/u_axi_if/user_reset0                                                                                                                                             |                4 |              8 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                          |                4 |              8 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                          |                3 |              8 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                     |                2 |              8 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              8 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                          |                3 |              8 |
|  dbg_hub/inst/idrck                                                                                 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                            |                1 |              8 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                             |                3 |              8 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                             |                5 |              9 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                               | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                     |                2 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                               | design_1_i/ila_3/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                               |                2 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                               | design_1_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                               |                4 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                |                                                                                                                                                                                                       |                4 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_RX_inst/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                2 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                |                                                                                                                                                                                                       |                3 |             10 |
|  dbg_hub/inst/idrck                                                                                 | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[6][0]                                                                                                                                                        | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                             |                3 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                       |                4 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                             |                7 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                             |                6 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                               | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                     |                2 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                            |                                                                                                                                                                                                       |                4 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                |                                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                       |                4 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                               | design_1_i/ila_3/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                     |                2 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                             |                2 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_RX_inst/i_M_AXI_ARADDR_reg[12]_0[0]                                                                                                              |                                                                                                                                                                                                       |                4 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                          |                5 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                             |                5 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                            |                                                                                                                                                                                                       |                4 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                               | design_1_i/ila_2/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                               |                2 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                |                                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                      |                                                                                                                                                                                                       |                5 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[12]                                                            |                4 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                               | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                     |                2 |             10 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                               | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                               |                2 |             10 |
|  dbg_hub/inst/idrck                                                                                 |                                                                                                                                                                                                              |                                                                                                                                                                                                       |                7 |             11 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                             |                6 |             11 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                             |                7 |             11 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                |                7 |             11 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/pcie_7x_0/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1[21]_i_1_n_0                                                                                           | design_1_i/pcie_7x_0/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1[14]_i_1_n_0                                                                                    |                3 |             11 |
|  dbg_hub/inst/idrck                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                        |                2 |             12 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                     |                2 |             12 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/awaddr_pipe_ld22_out                                                                                                  |                                                                                                                                                                                                       |                4 |             13 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld42_out                                                                                                  |                                                                                                                                                                                                       |                3 |             13 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                             |                7 |             14 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                             |                5 |             14 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                        |                4 |             15 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.wr_addr[31]_i_1_n_0                                                                                                        | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.state_reg[5]_0                                                                                                      |                4 |             15 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                               |                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                               |                                                                                                                                                                                                       |                7 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                               |                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                          |                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                      |                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                       |                8 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                               |                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                               |                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                               |                                                                                                                                                                                                       |                7 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                       |                4 |             16 |
|  dbg_hub/inst/idrck                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                       |                                                                                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/idrck                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/idrck                                                                                 | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                2 |             16 |
|  dbg_hub/inst/idrck                                                                                 | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/idrck                                                                                 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                               |                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                          |                                                                                                                                                                                                       |                7 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                      |                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                              |                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                 |                                                                                                                                                                                                       |                7 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                              |                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                              |                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                               |                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                               |                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                               |                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                               |                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                |                                                                                                                                                                                                       |                8 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                |                                                                                                                                                                                                       |                8 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                              |                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                               |                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                               |                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                               |                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                               |                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                               |                                                                                                                                                                                                       |                7 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                               |                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                              |                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                              |                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                               |                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                               |                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                               |                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                               |                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                               |                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                |                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                       |                7 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                          |                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                 |                                                                                                                                                                                                       |                9 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                              |                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                               |                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                              |                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                 |                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                          |                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                             |                5 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                      |                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                             |                5 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                             |                5 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                             |                6 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                4 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                      |                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                               |                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                              |                                                                                                                                                                                                       |                8 |             16 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                5 |             17 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/addr_reg[0]                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                5 |             17 |
|  dbg_hub/inst/idrck                                                                                 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                        |                7 |             17 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                6 |             18 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.tlp_type[7]_i_1_n_0                                                                                                        | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.state_reg[5]_0                                                                                                      |                5 |             18 |
|  dbg_hub/inst/idrck                                                                                 | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                3 |             18 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                     |                3 |             18 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                             | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                |               10 |             19 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                             | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                |               10 |             19 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                             | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                |                9 |             19 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                             | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                |               13 |             19 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                    |               15 |             21 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                                                                            | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__0_n_0                                                                                              |                6 |             22 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                                                                            | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__2_n_0                                                                                              |                6 |             22 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                                                                            | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__4_n_0                                                                                              |                6 |             22 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                                                                            | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0                                                                                              |                6 |             22 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.state_reg[5]_0                                                                                                      |               10 |             22 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |               11 |             23 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                 |                                                                                                                                                                                                       |                3 |             24 |
|  dbg_hub/inst/idrck                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       |                                                                                                                                                                                                       |                3 |             24 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                       |                4 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                4 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |               12 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |               14 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |               10 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                4 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                5 |             25 |
|  dbg_hub/inst/idrck                                                                                 | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                4 |             28 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                6 |             28 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                          |               18 |             30 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                |                9 |             30 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_attr[1]_i_1_n_0                                                                                                        | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.state_reg[5]_0                                                                                                      |               12 |             31 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                         |                                                                                                                                                                                                       |               11 |             32 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_2_n_0                                                                                  |                                                                                                                                                                                                       |                6 |             32 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                       |                5 |             32 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                                                                                              |                                                                                                                                                                                                       |               13 |             32 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.wr_data[7]_i_1_n_0                                                                                                         | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.state_reg[5]_0                                                                                                      |               11 |             32 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_addr[31]_i_1_n_0                                                                                                       | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.state_reg[5]_0                                                                                                      |               11 |             32 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/pcie_axi_lite_v1_0_0/inst/u_axi_if/axi_rddata[31]_i_1_n_0                                                                                                                                         | design_1_i/pcie_axi_lite_v1_0_0/inst/u_axi_if/user_reset0                                                                                                                                             |                7 |             32 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                          |                5 |             32 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                7 |             33 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                7 |             33 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                            |                                                                                                                                                                                                       |               12 |             33 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                6 |             33 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                            |                                                                                                                                                                                                       |               10 |             33 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                6 |             33 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                            |                                                                                                                                                                                                       |               14 |             33 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                6 |             33 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                            |                                                                                                                                                                                                       |               10 |             33 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                7 |             33 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_3/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                               |               12 |             34 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                        |                                                                                                                                                                                                       |               12 |             35 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                               |                                                                                                                                                                                                              |                                                                                                                                                                                                       |               16 |             36 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                8 |             41 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                7 |             41 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                               |               15 |             44 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                               |               17 |             44 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                       |               11 |             49 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                      |                                                                                                                                                                                                       |                7 |             49 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |                8 |             49 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |               10 |             49 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                               |               25 |             64 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                                                                                              | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2                                                                                                        |               19 |             72 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[127]_i_2_n_0                                                                                                 | design_1_i/pcie_axi_lite_v1_0_0/inst/app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[127]_i_1_n_0                                                                                          |               18 |             74 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                                                                                              | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/SS[0]                                                                                                                    |               26 |             97 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                |                                                                                                                                                                                                       |               26 |             99 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                |                                                                                                                                                                                                       |               26 |             99 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                |                                                                                                                                                                                                       |               28 |             99 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_3/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                |                                                                                                                                                                                                       |               27 |             99 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/pcie_7x_0/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0[127]_i_1_n_0                                                                                          | design_1_i/pcie_7x_0/U0/inst/user_reset_out                                                                                                                                                           |               19 |            129 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                        |               40 |            136 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/pcie_7x_0/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/E[0]                                                                                                                        | design_1_i/pcie_7x_0/U0/inst/user_reset_out                                                                                                                                                           |               27 |            143 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |               23 |            145 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |               21 |            145 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/probeDelay1_reg[0]                                                                                                             |               37 |            153 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/probeDelay1_reg[0]                                                                                                             |               44 |            171 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              | design_1_i/pcie_7x_0/U0/inst/user_reset_out                                                                                                                                                           |               46 |            183 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                                                                                              | design_1_i/pcie_7x_0/U0/inst/gt_top_i/Q                                                                                                                                                               |               91 |            310 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg |                                                                                                                                                                                                              | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                            |              126 |            346 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                                                                                              | design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                |              210 |            569 |
|  design_1_i/pcie_7x_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT  |                                                                                                                                                                                                              |                                                                                                                                                                                                       |             1078 |           4447 |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


