Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 29 13:45:47 2019
| Host         : DESKTOP-HUUCC80 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file proiect1_control_sets_placed.rpt
| Design       : proiect1
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |   117 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           23 |
| No           | No                    | Yes                    |              13 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+---------------+------------------+------------------+----------------+
|                  Clock Signal                 | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------------------+---------------+------------------+------------------+----------------+
|  G13/RX_DATA_reg[0]_i_1_n_0                   |               |                  |                1 |              1 |
|  G13/RX_DATA_reg[1]_i_1_n_0                   |               |                  |                1 |              1 |
|  G13/RX_DATA_reg[2]_i_1_n_0                   |               |                  |                1 |              1 |
|  G13/RX_DATA_reg[3]_i_1_n_0                   |               |                  |                1 |              1 |
|  G13/RX_DATA_reg[4]_i_1_n_0                   |               |                  |                1 |              1 |
|  G13/RX_DATA_reg[5]_i_1_n_0                   |               |                  |                1 |              1 |
|  G13/RX_DATA_reg[6]_i_1_n_0                   |               |                  |                1 |              1 |
|  G13/RX_DATA_reg[7]_i_1_n_0                   |               |                  |                1 |              1 |
|  G13/bit_rst_reg_i_2_n_0                      |               |                  |                1 |              1 |
| ~G12/state[1]                                 |               |                  |                1 |              1 |
|  clk_IBUF_BUFG                                | G1/eqOp       |                  |                1 |              1 |
|  G12/next_state_reg[1]_i_2_n_0                |               |                  |                1 |              2 |
|  G13/RX_RDY_reg_i_2_n_0                       |               |                  |                1 |              2 |
|  G13/FSM_sequential_next_state_reg[2]_i_2_n_0 |               |                  |                1 |              3 |
|  clk_IBUF_BUFG                                |               | G12/bit_rst      |                1 |              3 |
|  clk_IBUF_BUFG                                |               | G13/bit_rst      |                1 |              3 |
|  clk_IBUF_BUFG                                |               | G10/AR[0]        |                1 |              3 |
|  clk_IBUF_BUFG                                |               | G13/baud_rst     |                1 |              4 |
|  clk_IBUF_BUFG                                |               |                  |               10 |             36 |
+-----------------------------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    11 |
| 2      |                     2 |
| 3      |                     4 |
| 4      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


