{
  "Top": "qaoa_kernel",
  "RtlTop": "qaoa_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "qaoa_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "d": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<32, 12, AP_TRN, AP_WRAP, 0> const *",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "d",
          "usage": "data",
          "direction": "in"
        }]
    },
    "gamma": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_fixed<32, 12, AP_TRN, AP_WRAP, 0> const *",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "gamma",
          "usage": "data",
          "direction": "in"
        }]
    },
    "beta": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_fixed<32, 12, AP_TRN, AP_WRAP, 0> const *",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "beta",
          "usage": "data",
          "direction": "in"
        }]
    },
    "get_best_state": {
      "index": "3",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "get_best_state",
          "usage": "data",
          "direction": "in"
        }]
    },
    "best_state": {
      "index": "4",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "best_state",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "best_state_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "ReturnValue": {
    "srcType": "float",
    "srcSize": "32",
    "hwRefs": [{
        "type": "register",
        "interface": "s_axi_control",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -code_analyzer=1",
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "qaoa_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2",
    "IsCombinational": "0",
    "II": "159885 ~ 206110",
    "Latency": "159885"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "qaoa_kernel",
    "Version": "1.0",
    "DisplayName": "Qaoa_kernel",
    "Revision": "2114356740",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_qaoa_kernel_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/QAOA-TSP-supaero-mae-reasearch\/qaoa.cpp",
      "..\/..\/..\/..\/QAOA-TSP-supaero-mae-reasearch\/qaoa.hpp"
    ],
    "TestBench": ["..\/..\/..\/..\/QAOA-TSP-supaero-mae-reasearch\/tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/qaoa_kernel_applyCost_hls_3_s.vhd",
      "impl\/vhdl\/qaoa_kernel_applyCost_hls_3_s_cordic_apfixed_circ_table_arctan_128_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/qaoa_kernel_applyMixer_hls_3_Pipeline_2.vhd",
      "impl\/vhdl\/qaoa_kernel_applyMixer_hls_3_Pipeline_3.vhd",
      "impl\/vhdl\/qaoa_kernel_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1.vhd",
      "impl\/vhdl\/qaoa_kernel_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1.vhd",
      "impl\/vhdl\/qaoa_kernel_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5.vhd",
      "impl\/vhdl\/qaoa_kernel_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6.vhd",
      "impl\/vhdl\/qaoa_kernel_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7.vhd",
      "impl\/vhdl\/qaoa_kernel_applyMixer_hls_3_s.vhd",
      "impl\/vhdl\/qaoa_kernel_applyMixer_hls_3_s_bufA_re_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/qaoa_kernel_bitselect_1ns_32ns_32s_1_1_1.vhd",
      "impl\/vhdl\/qaoa_kernel_Block_entry_proc_proc.vhd",
      "impl\/vhdl\/qaoa_kernel_Block_entry_state_re_wr_d_rd_proc.vhd",
      "impl\/vhdl\/qaoa_kernel_Block_entry_state_re_wr_d_rd_proc_Pipeline_1.vhd",
      "impl\/vhdl\/qaoa_kernel_Block_entry_state_re_wr_d_rd_proc_state_im_i_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/qaoa_kernel_build_feasible_superposition_3_s.vhd",
      "impl\/vhdl\/qaoa_kernel_control_s_axi.vhd",
      "impl\/vhdl\/qaoa_kernel_costHamiltonian_3_s.vhd",
      "impl\/vhdl\/qaoa_kernel_ctlz_32_32_1_1.vhd",
      "impl\/vhdl\/qaoa_kernel_expectation_cost_3_Pipeline_VITIS_LOOP_177_1.vhd",
      "impl\/vhdl\/qaoa_kernel_expectation_cost_3_s.vhd",
      "impl\/vhdl\/qaoa_kernel_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/qaoa_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/qaoa_kernel_mul_11ns_33ns_34_2_1.vhd",
      "impl\/vhdl\/qaoa_kernel_mul_12ns_65ns_66_5_1.vhd",
      "impl\/vhdl\/qaoa_kernel_mul_32ns_46ns_76_3_1.vhd",
      "impl\/vhdl\/qaoa_kernel_mul_32s_22s_52_2_1.vhd",
      "impl\/vhdl\/qaoa_kernel_mul_32s_32s_52_2_1.vhd",
      "impl\/vhdl\/qaoa_kernel_mul_49s_23s_68_3_1.vhd",
      "impl\/vhdl\/qaoa_kernel_mul_49s_23s_68_3_1_x.vhd",
      "impl\/vhdl\/qaoa_kernel_mul_53ns_90ns_141_5_1.vhd",
      "impl\/vhdl\/qaoa_kernel_qaoaStep_hls_3_1_s.vhd",
      "impl\/vhdl\/qaoa_kernel_sparsemux_7_2_33_1_1.vhd",
      "impl\/vhdl\/qaoa_kernel_sparsemux_7_2_65_1_1.vhd",
      "impl\/vhdl\/qaoa_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/qaoa_kernel_applyCost_hls_3_s.v",
      "impl\/verilog\/qaoa_kernel_applyCost_hls_3_s_cordic_apfixed_circ_table_arctan_128_ROM_AUTO_1R.dat",
      "impl\/verilog\/qaoa_kernel_applyCost_hls_3_s_cordic_apfixed_circ_table_arctan_128_ROM_AUTO_1R.v",
      "impl\/verilog\/qaoa_kernel_applyMixer_hls_3_Pipeline_2.v",
      "impl\/verilog\/qaoa_kernel_applyMixer_hls_3_Pipeline_3.v",
      "impl\/verilog\/qaoa_kernel_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1.v",
      "impl\/verilog\/qaoa_kernel_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1.v",
      "impl\/verilog\/qaoa_kernel_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5.v",
      "impl\/verilog\/qaoa_kernel_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6.v",
      "impl\/verilog\/qaoa_kernel_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7.v",
      "impl\/verilog\/qaoa_kernel_applyMixer_hls_3_s.v",
      "impl\/verilog\/qaoa_kernel_applyMixer_hls_3_s_bufA_re_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/qaoa_kernel_bitselect_1ns_32ns_32s_1_1_1.v",
      "impl\/verilog\/qaoa_kernel_Block_entry_proc_proc.v",
      "impl\/verilog\/qaoa_kernel_Block_entry_state_re_wr_d_rd_proc.v",
      "impl\/verilog\/qaoa_kernel_Block_entry_state_re_wr_d_rd_proc_Pipeline_1.v",
      "impl\/verilog\/qaoa_kernel_Block_entry_state_re_wr_d_rd_proc_state_im_i_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/qaoa_kernel_build_feasible_superposition_3_s.v",
      "impl\/verilog\/qaoa_kernel_control_s_axi.v",
      "impl\/verilog\/qaoa_kernel_costHamiltonian_3_s.v",
      "impl\/verilog\/qaoa_kernel_ctlz_32_32_1_1.v",
      "impl\/verilog\/qaoa_kernel_expectation_cost_3_Pipeline_VITIS_LOOP_177_1.v",
      "impl\/verilog\/qaoa_kernel_expectation_cost_3_s.v",
      "impl\/verilog\/qaoa_kernel_fifo_w32_d2_S.v",
      "impl\/verilog\/qaoa_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/qaoa_kernel_hls_deadlock_detection_unit.v",
      "impl\/verilog\/qaoa_kernel_hls_deadlock_detector.vh",
      "impl\/verilog\/qaoa_kernel_hls_deadlock_report_unit.vh",
      "impl\/verilog\/qaoa_kernel_mul_11ns_33ns_34_2_1.v",
      "impl\/verilog\/qaoa_kernel_mul_12ns_65ns_66_5_1.v",
      "impl\/verilog\/qaoa_kernel_mul_32ns_46ns_76_3_1.v",
      "impl\/verilog\/qaoa_kernel_mul_32s_22s_52_2_1.v",
      "impl\/verilog\/qaoa_kernel_mul_32s_32s_52_2_1.v",
      "impl\/verilog\/qaoa_kernel_mul_49s_23s_68_3_1.v",
      "impl\/verilog\/qaoa_kernel_mul_49s_23s_68_3_1_x.v",
      "impl\/verilog\/qaoa_kernel_mul_53ns_90ns_141_5_1.v",
      "impl\/verilog\/qaoa_kernel_qaoaStep_hls_3_1_s.v",
      "impl\/verilog\/qaoa_kernel_sparsemux_7_2_33_1_1.v",
      "impl\/verilog\/qaoa_kernel_sparsemux_7_2_65_1_1.v",
      "impl\/verilog\/qaoa_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/qaoa_kernel_v1_0\/data\/qaoa_kernel.mdd",
      "impl\/misc\/drivers\/qaoa_kernel_v1_0\/data\/qaoa_kernel.tcl",
      "impl\/misc\/drivers\/qaoa_kernel_v1_0\/data\/qaoa_kernel.yaml",
      "impl\/misc\/drivers\/qaoa_kernel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/qaoa_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/qaoa_kernel_v1_0\/src\/xqaoa_kernel.c",
      "impl\/misc\/drivers\/qaoa_kernel_v1_0\/src\/xqaoa_kernel.h",
      "impl\/misc\/drivers\/qaoa_kernel_v1_0\/src\/xqaoa_kernel_hw.h",
      "impl\/misc\/drivers\/qaoa_kernel_v1_0\/src\/xqaoa_kernel_linux.c",
      "impl\/misc\/drivers\/qaoa_kernel_v1_0\/src\/xqaoa_kernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/qaoa_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {"d": {
          "offset": "64",
          "range": "64"
        }},
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "ap_return",
          "access": "R",
          "description": "Data signal of ap_return",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ap_return",
              "access": "R",
              "description": "Bit 31 to 0 of ap_return"
            }]
        },
        {
          "offset": "0x18",
          "name": "gamma",
          "access": "W",
          "description": "Data signal of gamma",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "gamma",
              "access": "W",
              "description": "Bit 31 to 0 of gamma"
            }]
        },
        {
          "offset": "0x20",
          "name": "beta",
          "access": "W",
          "description": "Data signal of beta",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "beta",
              "access": "W",
              "description": "Bit 31 to 0 of beta"
            }]
        },
        {
          "offset": "0x28",
          "name": "get_best_state",
          "access": "W",
          "description": "Data signal of get_best_state",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "get_best_state",
              "access": "W",
              "description": "Bit 0 to 0 of get_best_state"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "best_state",
          "access": "R",
          "description": "Data signal of best_state",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "best_state",
              "access": "R",
              "description": "Bit 31 to 0 of best_state"
            }]
        },
        {
          "offset": "0x34",
          "name": "best_state_ctrl",
          "access": "R",
          "description": "Control signal of best_state",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "best_state_ap_vld",
              "access": "R",
              "description": "Control signal best_state_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "d"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "gamma"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "beta"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "get_best_state"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "best_state"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "qaoa_kernel",
      "BindInstances": "retval_0_loc_channel1_U control_s_axi_U",
      "Instances": [
        {
          "ModuleName": "Block_entry_state_re_wr_d_rd_proc",
          "InstanceName": "Block_entry_state_re_wr_d_rd_proc_U0",
          "BindInstances": "state_im_i_U state_re_i_U grp_fu_183_p2 grp_fu_195_p2 grp_fu_207_p1 ctlz_32_32_1_1_U109 sub_ln231_1_fu_235_p2 add_ln231_fu_268_p2 icmp_ln231_1_fu_287_p2 sub_ln231_4_fu_293_p2 lshr_ln231_2_fu_302_p2 and_ln231_fu_308_p2 icmp_ln231_2_fu_314_p2 phi_ln231_fu_320_p2 xor_ln231_fu_334_p2 bitselect_1ns_32ns_32s_1_1_1_U110 mul_32s_32s_52_2_1_U112 or_ln231_fu_354_p2 mul_32s_32s_52_2_1_U112 add_ln231_1_fu_370_p2 lshr_ln231_fu_383_p2 sub_ln231_2_fu_389_p2 shl_ln231_fu_402_p2 cond46_i_i53_i_i_i_i_fu_408_p3 add_ln231_2_fu_416_p2 select_ln231_1_fu_444_p3 sub_ln231_3_fu_452_p2 add_ln231_3_fu_461_p2 grp_fu_183_p2 grp_fu_195_p2 grp_fu_207_p1 ctlz_32_32_1_1_U109 sub_ln228_1_fu_258_p2 add_ln228_fu_582_p2 icmp_ln228_1_fu_601_p2 sub_ln228_4_fu_607_p2 lshr_ln228_2_fu_616_p2 and_ln228_fu_622_p2 icmp_ln228_2_fu_628_p2 phi_ln228_fu_634_p2 xor_ln228_fu_648_p2 bitselect_1ns_32ns_32s_1_1_1_U111 phi_ln228_1_fu_662_p2 or_ln228_fu_668_p2 icmp_ln228_3_fu_678_p2 add_ln228_1_fu_684_p2 lshr_ln228_fu_697_p2 sub_ln228_2_fu_703_p2 shl_ln228_fu_716_p2 cond46_i_i_i_i_i_i_fu_495_p3 add_ln228_2_fu_503_p2 select_ln228_1_fu_531_p3 sub_ln228_3_fu_539_p2 add_ln228_3_fu_548_p2",
          "Instances": [
            {
              "ModuleName": "Block_entry_state_re_wr_d_rd_proc_Pipeline_1",
              "InstanceName": "grp_Block_entry_state_re_wr_d_rd_proc_Pipeline_1_fu_151",
              "BindInstances": "add_ln221_fu_88_p2 icmp_ln221_fu_94_p2"
            },
            {
              "ModuleName": "qaoaStep_hls_3_1_s",
              "InstanceName": "grp_qaoaStep_hls_3_1_s_fu_159",
              "Instances": [
                {
                  "ModuleName": "build_feasible_superposition_3_s",
                  "InstanceName": "grp_build_feasible_superposition_3_s_fu_58",
                  "BindInstances": "icmp_ln60_fu_107_p2 add_ln60_fu_113_p2 icmp_ln73_fu_168_p2 icmp_ln73_1_fu_222_p2 icmp_ln73_2_fu_276_p2 phitmp_fu_287_p3 and_ln73_fu_294_p2 phi_ln61_fu_298_p3"
                },
                {
                  "ModuleName": "applyCost_hls_3_s",
                  "InstanceName": "grp_applyCost_hls_3_s_fu_66",
                  "BindInstances": "icmp_ln86_fu_266_p2 add_ln86_1_fu_272_p2 add_ln86_fu_289_p2 icmp_ln61_fu_295_p2 select_ln86_fu_301_p3 select_ln86_1_fu_380_p3 select_ln86_2_fu_351_p3 select_ln86_3_fu_309_p3 first_iter_0_fu_417_p2 sign0_fu_387_p2 sub_ln211_fu_392_p2 inabs_fu_397_p3 mul_32ns_46ns_76_3_1_U10 mul_11ns_33ns_34_2_1_U9 add_ln42_fu_475_p2 sub_ln228_fu_494_p2 icmp_ln225_fu_500_p2 icmp_ln225_2_fu_505_p2 or_ln225_fu_510_p2 empty_63_fu_540_p3 select_ln61_fu_552_p3 x_s_fu_371_p2 y_s_fu_408_p2 add_ln76_fu_567_p2 sub_ln77_fu_571_p2 add_ln78_fu_610_p2 sub_ln81_fu_575_p2 add_ln82_fu_579_p2 sub_ln83_fu_615_p2 x_fu_583_p3 y_fu_591_p3 z_fu_620_p3 add_ln61_fu_322_p2 icmp_ln61_1_fu_328_p2 sub_ln261_fu_627_p2 sub_ln254_fu_632_p2 icmp_ln248_fu_637_p2 icmp_ln248_2_fu_642_p2 or_ln248_fu_647_p2 sparsemux_7_2_33_1_1_U13 sparsemux_7_2_33_1_1_U14 sub_ln266_fu_725_p2 outsin_fu_731_p3 add_ln65_fu_767_p2 cordic_apfixed_circ_table_arctan_128_U",
                  "Instances": [{
                      "ModuleName": "costHamiltonian_3_s",
                      "InstanceName": "grp_costHamiltonian_3_s_fu_209",
                      "BindInstances": "select_ln19_fu_390_p3 select_ln19_54_fu_405_p3 select_ln19_55_fu_412_p3 select_ln19_56_fu_427_p3 add_ln19_fu_434_p2 select_ln19_57_fu_548_p3 select_ln19_58_fu_562_p3 add_ln19_26_fu_569_p2 select_ln19_59_fu_744_p3 select_ln19_60_fu_759_p3 add_ln19_27_fu_766_p2 select_ln19_61_fu_836_p3 select_ln19_62_fu_850_p3 add_ln19_28_fu_857_p2 select_ln19_63_fu_979_p3 select_ln19_64_fu_993_p3 add_ln19_29_fu_1000_p2 select_ln19_65_fu_1078_p3 select_ln19_66_fu_1093_p3 add_ln19_30_fu_1100_p2 select_ln19_67_fu_1170_p3 select_ln19_68_fu_1184_p3 add_ln19_31_fu_1191_p2 select_ln19_69_fu_1222_p3 select_ln19_70_fu_1236_p3 add_ln19_32_fu_1243_p2 select_ln19_71_fu_1273_p3 select_ln19_72_fu_1288_p3 add_ln19_33_fu_1295_p2 select_ln19_73_fu_1318_p3 select_ln19_74_fu_1332_p3 add_ln19_34_fu_1339_p2 select_ln19_75_fu_1362_p3 select_ln19_76_fu_1376_p3 add_ln19_35_fu_1383_p2 select_ln19_77_fu_1413_p3 select_ln19_78_fu_1428_p3 add_ln19_36_fu_1435_p2 select_ln19_79_fu_1458_p3 select_ln19_80_fu_1472_p3 add_ln19_37_fu_1479_p2 select_ln19_81_fu_1502_p3 select_ln19_82_fu_1516_p3 add_ln19_38_fu_1523_p2 select_ln19_83_fu_1554_p3 select_ln19_84_fu_1569_p3 add_ln19_39_fu_1576_p2 select_ln19_85_fu_1599_p3 select_ln19_86_fu_1613_p3 add_ln19_40_fu_1620_p2 select_ln19_87_fu_1643_p3 select_ln19_88_fu_1657_p3 add_ln19_41_fu_1664_p2 select_ln19_89_fu_1695_p3 select_ln19_90_fu_1710_p3 add_ln19_42_fu_1717_p2 select_ln19_91_fu_1740_p3 select_ln19_92_fu_1754_p3 add_ln19_43_fu_1761_p2 select_ln19_93_fu_1784_p3 select_ln19_94_fu_1798_p3 add_ln19_44_fu_1805_p2 select_ln19_95_fu_1835_p3 select_ln19_96_fu_1850_p3 add_ln19_45_fu_1857_p2 select_ln19_97_fu_1880_p3 select_ln19_98_fu_1894_p3 add_ln19_46_fu_1901_p2 select_ln19_99_fu_1924_p3 select_ln19_100_fu_1938_p3 add_ln19_47_fu_1945_p2 select_ln19_101_fu_1975_p3 select_ln19_102_fu_1990_p3 add_ln19_48_fu_1997_p2 select_ln19_103_fu_2020_p3 select_ln19_104_fu_2034_p3 add_ln19_49_fu_2041_p2 select_ln19_105_fu_2064_p3 select_ln19_106_fu_2078_p3 add_ln19_50_fu_2085_p2 select_ln30_fu_286_p3 select_ln30_14_fu_294_p3 select_ln30_15_fu_302_p3 select_ln30_16_fu_318_p3 add_ln30_fu_326_p2 add_ln32_fu_443_p2 sub_ln32_fu_473_p2 mul_49s_23s_68_3_1_U5 add_ln32_6_fu_2111_p2 select_ln30_17_fu_479_p3 select_ln30_18_fu_486_p3 select_ln30_19_fu_493_p3 select_ln30_20_fu_508_p3 add_ln30_3_fu_515_p2 add_ln32_7_fu_586_p2 sub_ln32_3_fu_616_p2 mul_49s_23s_68_3_1_U5 add_ln32_8_fu_2138_p2 select_ln30_21_fu_342_p3 select_ln30_22_fu_863_p3 select_ln30_23_fu_622_p3 select_ln30_24_fu_629_p3 select_ln30_25_fu_636_p3 select_ln30_26_fu_651_p3 add_ln30_4_fu_658_p2 add_ln32_9_fu_783_p2 sub_ln32_4_fu_813_p2 mul_49s_23s_68_3_1_U5 add_ln32_10_fu_2164_p2 select_ln38_fu_350_p3 add_ln38_fu_366_p2 add_ln40_fu_881_p2 sub_ln40_fu_911_p2 mul_49s_23s_68_3_1_U5 add_ln40_6_fu_2191_p2 select_ln38_7_fu_917_p3 select_ln38_8_fu_924_p3 select_ln38_9_fu_931_p3 add_ln38_3_fu_946_p2 add_ln40_7_fu_1017_p2 sub_ln40_3_fu_1047_p2 mul_49s_23s_68_3_1_U5 add_ln40_8_fu_2217_p2 select_ln38_10_fu_674_p3 select_ln38_11_fu_681_p3 select_ln38_12_fu_688_p3 add_ln38_4_fu_703_p2 add_ln40_9_fu_1117_p2 sub_ln40_4_fu_1147_p2 mul_49s_23s_68_3_1_U5 add_ln40_10_fu_2244_p2"
                    }]
                },
                {
                  "ModuleName": "applyMixer_hls_3_s",
                  "InstanceName": "grp_applyMixer_hls_3_s_fu_80",
                  "BindInstances": "bufA_re_U bufA_im_U bufB_re_U bufB_im_U sign0_fu_354_p2 sub_ln211_fu_360_p2 inabs_fu_366_p3 mul_53ns_90ns_141_5_1_U63 mul_12ns_65ns_66_5_1_U62 add_ln42_fu_418_p2 sub_ln228_fu_436_p2 icmp_ln225_fu_442_p2 icmp_ln225_1_fu_447_p2 or_ln225_fu_452_p2 empty_fu_481_p3 sub_ln261_fu_493_p2 sub_ln254_fu_565_p2 icmp_ln248_fu_499_p2 icmp_ln248_1_fu_504_p2 or_ln248_fu_509_p2 sparsemux_7_2_65_1_1_U64 sparsemux_7_2_65_1_1_U65 sub_ln266_fu_607_p2 select_ln265_fu_622_p3 icmp_ln127_fu_631_p2 t_2_fu_637_p2 base_fu_655_p2 icmp_ln132_fu_669_p2 j_3_fu_675_p2 add41_fu_693_p2 bit_i_fu_702_p2 shl49_fu_708_p2 icmp_ln132_1_fu_718_p2 add_ln137_fu_724_p2 bit_j_fu_729_p2 mask_fu_739_p2 j_fu_744_p2",
                  "Instances": [
                    {
                      "ModuleName": "applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1",
                      "InstanceName": "grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262",
                      "BindInstances": "icmp_ln61_fu_144_p2 add_ln61_fu_150_p2 x_s_fu_165_p2 y_s_fu_171_p2 add_ln76_fu_203_p2 sub_ln77_fu_207_p2 add_ln78_fu_248_p2 sub_ln81_fu_211_p2 add_ln82_fu_215_p2 sub_ln83_fu_253_p2 tx_fu_219_p3 ty_fu_227_p3 tz_fu_258_p3 circ_table_arctan_1289_U"
                    },
                    {
                      "ModuleName": "applyMixer_hls_3_Pipeline_2",
                      "InstanceName": "grp_applyMixer_hls_3_Pipeline_2_fu_271",
                      "BindInstances": "add_ln111_fu_88_p2 icmp_ln111_fu_94_p2"
                    },
                    {
                      "ModuleName": "applyMixer_hls_3_Pipeline_3",
                      "InstanceName": "grp_applyMixer_hls_3_Pipeline_3_fu_277",
                      "BindInstances": "add_ln112_fu_88_p2 icmp_ln112_fu_94_p2"
                    },
                    {
                      "ModuleName": "applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1",
                      "InstanceName": "grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283",
                      "BindInstances": "icmp_ln116_fu_116_p2 add_ln116_fu_122_p2"
                    },
                    {
                      "ModuleName": "applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7",
                      "InstanceName": "grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293",
                      "BindInstances": "icmp_ln166_fu_154_p2 add_ln166_fu_160_p2 empty_fu_179_p3 empty_57_fu_187_p3"
                    },
                    {
                      "ModuleName": "applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5",
                      "InstanceName": "grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307",
                      "BindInstances": "icmp_ln134_fu_140_p2 add_ln134_fu_146_p2 empty_fu_165_p3 empty_60_fu_174_p3"
                    },
                    {
                      "ModuleName": "applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6",
                      "InstanceName": "grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319",
                      "BindInstances": "icmp_ln140_fu_272_p2 add_ln140_fu_278_p2 lshr_ln141_fu_296_p2 icmp_ln144_fu_306_p2 s_flip_fu_312_p2 empty_fu_326_p3 empty_58_fu_333_p3 empty_59_fu_340_p3 b_im_fu_347_p3 mul_32s_22s_52_2_1_U41 mul_32s_22s_52_2_1_U42 sub_ln56_fu_384_p2 mul_32s_22s_52_2_1_U43 sub_ln62_fu_400_p2 sub_ln62_1_fu_408_p2 mul_32s_22s_52_2_1_U41 sub_ln56_1_fu_416_p2 mul_32s_22s_52_2_1_U42 mul_32s_22s_52_2_1_U43 add_ln59_fu_442_p2 add_ln59_1_fu_450_p2"
                    }
                  ]
                }
              ]
            },
            {
              "ModuleName": "expectation_cost_3_s",
              "InstanceName": "grp_expectation_cost_3_s_fu_175",
              "Instances": [{
                  "ModuleName": "expectation_cost_3_Pipeline_VITIS_LOOP_177_1",
                  "InstanceName": "grp_expectation_cost_3_Pipeline_VITIS_LOOP_177_1_fu_144",
                  "BindInstances": "icmp_ln177_fu_315_p2 add_ln177_fu_321_p2 mul_32s_32s_52_2_1_U83 add_ln181_fu_2333_p2 select_ln19_fu_347_p3 select_ln19_1_fu_363_p3 select_ln19_2_fu_379_p3 select_ln19_3_fu_395_p3 add_ln19_fu_403_p2 select_ln19_4_fu_431_p3 select_ln19_5_fu_445_p3 add_ln19_1_fu_452_p2 select_ln19_6_fu_489_p3 select_ln19_7_fu_504_p3 add_ln19_2_fu_512_p2 select_ln19_8_fu_542_p3 select_ln19_9_fu_556_p3 add_ln19_3_fu_564_p2 select_ln19_10_fu_594_p3 select_ln19_11_fu_608_p3 add_ln19_4_fu_616_p2 select_ln19_12_fu_653_p3 select_ln19_13_fu_668_p3 add_ln19_5_fu_676_p2 select_ln19_14_fu_706_p3 select_ln19_15_fu_720_p3 add_ln19_6_fu_728_p2 select_ln19_16_fu_758_p3 select_ln19_17_fu_772_p3 add_ln19_7_fu_780_p2 select_ln19_18_fu_810_p3 select_ln19_19_fu_825_p3 add_ln19_8_fu_832_p2 select_ln19_20_fu_855_p3 select_ln19_21_fu_869_p3 add_ln19_9_fu_876_p2 select_ln19_22_fu_899_p3 select_ln19_23_fu_913_p3 add_ln19_10_fu_920_p2 select_ln19_24_fu_950_p3 select_ln19_25_fu_965_p3 add_ln19_11_fu_972_p2 select_ln19_26_fu_995_p3 select_ln19_27_fu_1009_p3 add_ln19_12_fu_1016_p2 select_ln19_28_fu_1039_p3 select_ln19_29_fu_1053_p3 add_ln19_13_fu_1060_p2 select_ln19_30_fu_1090_p3 select_ln19_31_fu_1105_p3 add_ln19_14_fu_1112_p2 select_ln19_32_fu_1135_p3 select_ln19_33_fu_1149_p3 add_ln19_15_fu_1156_p2 select_ln19_34_fu_1179_p3 select_ln19_35_fu_1193_p3 add_ln19_16_fu_1200_p2 select_ln19_36_fu_1230_p3 select_ln19_37_fu_1245_p3 add_ln19_17_fu_1252_p2 select_ln19_38_fu_1275_p3 select_ln19_39_fu_1289_p3 add_ln19_18_fu_1296_p2 select_ln19_40_fu_1319_p3 select_ln19_41_fu_1333_p3 add_ln19_19_fu_1340_p2 select_ln19_42_fu_1370_p3 select_ln19_43_fu_1385_p3 add_ln19_20_fu_1392_p2 select_ln19_44_fu_1415_p3 select_ln19_45_fu_1429_p3 add_ln19_21_fu_1436_p2 select_ln19_46_fu_1601_p3 select_ln19_47_fu_1615_p3 add_ln19_22_fu_1622_p2 select_ln19_48_fu_1827_p3 select_ln19_49_fu_1842_p3 add_ln19_23_fu_1849_p2 select_ln19_50_fu_2026_p3 select_ln19_51_fu_2040_p3 add_ln19_24_fu_2047_p2 select_ln19_52_fu_2164_p3 select_ln19_53_fu_2178_p3 add_ln19_25_fu_2185_p2 select_ln30_fu_1442_p3 select_ln30_1_fu_1449_p3 select_ln30_2_fu_1456_p3 select_ln30_3_fu_1471_p3 add_ln30_fu_1478_p2 add_ln32_fu_1631_p2 sub_ln32_fu_1661_p2 mul_49s_23s_68_3_1_x_U85 add_ln32_1_fu_2237_p2 select_ln30_4_fu_1494_p3 select_ln30_5_fu_1501_p3 select_ln30_6_fu_1508_p3 select_ln30_7_fu_1523_p3 add_ln30_1_fu_1530_p2 add_ln32_2_fu_1670_p2 sub_ln32_1_fu_1700_p2 mul_49s_23s_68_3_1_x_U86 add_ln32_3_fu_2264_p2 select_ln30_8_fu_1546_p3 select_ln30_9_fu_1871_p3 select_ln30_10_fu_1706_p3 select_ln30_11_fu_1713_p3 select_ln30_12_fu_1720_p3 select_ln30_13_fu_1735_p3 add_ln30_2_fu_1742_p2 add_ln32_4_fu_1881_p2 sub_ln32_2_fu_1911_p2 mul_49s_23s_68_3_1_x_U87 add_ln32_5_fu_2290_p2 select_ln38_fu_1553_p3 add_ln38_fu_1568_p2 add_ln40_fu_1920_p2 sub_ln40_fu_1950_p2 mul_49s_23s_68_3_1_x_U88 add_ln40_1_fu_2317_p2 select_ln38_1_fu_1956_p3 select_ln38_2_fu_1963_p3 select_ln38_3_fu_1970_p3 add_ln38_1_fu_1985_p2 add_ln40_2_fu_2072_p2 sub_ln40_1_fu_2102_p2 mul_49s_23s_68_3_1_x_U89 add_ln40_3_fu_2357_p2 select_ln38_4_fu_1758_p3 select_ln38_5_fu_1765_p3 select_ln38_6_fu_1772_p3 add_ln38_2_fu_1787_p2 add_ln40_4_fu_2111_p2 sub_ln40_2_fu_2141_p2 mul_49s_23s_68_3_1_x_U90 add_ln40_5_fu_2384_p2 mul_32s_32s_52_2_1_U84 add_ln183_fu_2458_p2 icmp_ln185_fu_2417_p2 select_ln185_fu_2422_p3 argmax_4_fu_2429_p3"
                }]
            }
          ]
        },
        {
          "ModuleName": "Block_entry_proc_proc",
          "InstanceName": "Block_entry_proc_proc_U0"
        }
      ]
    },
    "Info": {
      "Block_entry_state_re_wr_d_rd_proc_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "build_feasible_superposition_3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "costHamiltonian_3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "applyCost_hls_3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "applyMixer_hls_3_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "applyMixer_hls_3_Pipeline_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "applyMixer_hls_3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "qaoaStep_hls_3_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "expectation_cost_3_Pipeline_VITIS_LOOP_177_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "expectation_cost_3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry_state_re_wr_d_rd_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry_proc_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "qaoa_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Block_entry_state_re_wr_d_rd_proc_Pipeline_1": {
        "Latency": {
          "LatencyBest": "513",
          "LatencyAvg": "513",
          "LatencyWorst": "513",
          "PipelineII": "512",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "4.999"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "512",
            "Latency": "511",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "55",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "build_feasible_superposition_3_s": {
        "Latency": {
          "LatencyBest": "514",
          "LatencyAvg": "514",
          "LatencyWorst": "514",
          "PipelineII": "513",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "6.573"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_60_2",
            "TripCount": "512",
            "Latency": "512",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "26",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "141",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "costHamiltonian_3_s": {
        "Latency": {
          "LatencyBest": "29",
          "LatencyAvg": "29",
          "LatencyWorst": "29",
          "PipelineII": "9",
          "PipelineDepth": "30",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "8.697"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "3",
          "FF": "2983",
          "AVAIL_FF": "35200",
          "UTIL_FF": "8",
          "LUT": "9509",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "54",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "applyCost_hls_3_s": {
        "Latency": {
          "LatencyBest": "156709",
          "LatencyAvg": "156709",
          "LatencyWorst": "156709",
          "PipelineII": "156681",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "8.697"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_86_1_VITIS_LOOP_61_1",
            "TripCount": "17408",
            "Latency": "156707",
            "PipelineII": "9",
            "PipelineDepth": "45"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "3",
          "DSP": "11",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "13",
          "FF": "4647",
          "AVAIL_FF": "35200",
          "UTIL_FF": "13",
          "LUT": "11232",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "63",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1": {
        "Latency": {
          "LatencyBest": "134",
          "LatencyAvg": "134",
          "LatencyWorst": "134",
          "PipelineII": "133",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "6.592"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_61_1",
            "TripCount": "66",
            "Latency": "132",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "3",
          "FF": "605",
          "AVAIL_FF": "35200",
          "UTIL_FF": "1",
          "LUT": "1123",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "6",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "applyMixer_hls_3_Pipeline_2": {
        "Latency": {
          "LatencyBest": "513",
          "LatencyAvg": "513",
          "LatencyWorst": "513",
          "PipelineII": "512",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "4.999"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "512",
            "Latency": "511",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "55",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "applyMixer_hls_3_Pipeline_3": {
        "Latency": {
          "LatencyBest": "513",
          "LatencyAvg": "513",
          "LatencyWorst": "513",
          "PipelineII": "512",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "4.999"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "512",
            "Latency": "511",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "55",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1": {
        "Latency": {
          "LatencyBest": "514",
          "LatencyAvg": "514",
          "LatencyWorst": "514",
          "PipelineII": "513",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_116_1",
            "TripCount": "512",
            "Latency": "512",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "63",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5": {
        "Latency": {
          "LatencyBest": "514",
          "LatencyAvg": "514",
          "LatencyWorst": "514",
          "PipelineII": "513",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "7.206"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_134_5",
            "TripCount": "512",
            "Latency": "512",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "49",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "127",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "15.929"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_140_6",
            "TripCount": "512",
            "Latency": "2048",
            "PipelineII": "4",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "7",
          "FF": "906",
          "AVAIL_FF": "35200",
          "UTIL_FF": "2",
          "LUT": "920",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7": {
        "Latency": {
          "LatencyBest": "514",
          "LatencyAvg": "514",
          "LatencyWorst": "514",
          "PipelineII": "513",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "7.206"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_166_7",
            "TripCount": "512",
            "Latency": "512",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "127",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "applyMixer_hls_3_s": {
        "Latency": {
          "LatencyBest": "1582",
          "LatencyAvg": "24694",
          "LatencyWorst": "47806",
          "PipelineIIMin": "1582",
          "PipelineIIMax": "47806",
          "PipelineII": "1582 ~ 47806",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "15.929"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_127_2",
            "TripCount": "3",
            "LatencyMin": "24",
            "LatencyMax": "46248",
            "Latency": "24 ~ 46248",
            "PipelineII": "",
            "PipelineDepthMin": "8",
            "PipelineDepthMax": "15416",
            "PipelineDepth": "8 ~ 15416",
            "Loops": [{
                "Name": "VITIS_LOOP_131_3",
                "TripCount": "3",
                "LatencyMin": "6",
                "LatencyMax": "15414",
                "Latency": "6 ~ 15414",
                "PipelineII": "",
                "PipelineDepthMin": "2",
                "PipelineDepthMax": "5138",
                "PipelineDepth": "2 ~ 5138",
                "Loops": [{
                    "Name": "VITIS_LOOP_132_4",
                    "TripCount": "",
                    "LatencyMin": "0",
                    "LatencyMax": "5136",
                    "Latency": "0 ~ 5136",
                    "PipelineII": "",
                    "PipelineDepth": "2568"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "12",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "10",
          "DSP": "25",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "31",
          "FF": "3219",
          "AVAIL_FF": "35200",
          "UTIL_FF": "9",
          "LUT": "4720",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "26",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "qaoaStep_hls_3_1_s": {
        "Latency": {
          "LatencyBest": "158810",
          "LatencyAvg": "181922",
          "LatencyWorst": "205034",
          "PipelineIIMin": "158810",
          "PipelineIIMax": "205034",
          "PipelineII": "158810 ~ 205034",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "15.929"
        },
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "13",
          "DSP": "38",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "47",
          "FF": "8066",
          "AVAIL_FF": "35200",
          "UTIL_FF": "22",
          "LUT": "16423",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "93",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "expectation_cost_3_Pipeline_VITIS_LOOP_177_1": {
        "Latency": {
          "LatencyBest": "544",
          "LatencyAvg": "544",
          "LatencyWorst": "544",
          "PipelineII": "513",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "7.498"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_177_1",
            "TripCount": "512",
            "Latency": "542",
            "PipelineII": "1",
            "PipelineDepth": "32"
          }],
        "Area": {
          "DSP": "26",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "32",
          "FF": "4914",
          "AVAIL_FF": "35200",
          "UTIL_FF": "13",
          "LUT": "10076",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "57",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "expectation_cost_3_s": {
        "Latency": {
          "LatencyBest": "555",
          "LatencyAvg": "555",
          "LatencyWorst": "555",
          "PipelineII": "555",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "7.498"
        },
        "Area": {
          "DSP": "26",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "32",
          "FF": "5215",
          "AVAIL_FF": "35200",
          "UTIL_FF": "14",
          "LUT": "10203",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "57",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_state_re_wr_d_rd_proc": {
        "Latency": {
          "LatencyBest": "159884",
          "LatencyAvg": "182997",
          "LatencyWorst": "206109",
          "PipelineIIMin": "159884",
          "PipelineIIMax": "206109",
          "PipelineII": "159884 ~ 206109",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "15.929"
        },
        "Area": {
          "BRAM_18K": "18",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "15",
          "DSP": "68",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "85",
          "FF": "13927",
          "AVAIL_FF": "35200",
          "UTIL_FF": "39",
          "LUT": "28866",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "164",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_proc_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "34",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "qaoa_kernel": {
        "Latency": {
          "LatencyBest": "159885",
          "LatencyAvg": "182998",
          "LatencyWorst": "206110",
          "PipelineIIMin": "159885",
          "PipelineIIMax": "206110",
          "PipelineII": "159885 ~ 206110",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "15.929"
        },
        "Area": {
          "BRAM_18K": "18",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "15",
          "DSP": "68",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "85",
          "FF": "14394",
          "AVAIL_FF": "35200",
          "UTIL_FF": "40",
          "LUT": "29346",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "166",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-20 17:00:23 CET",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
