{"vcs1":{"timestamp_begin":1750405994.318665619, "rt":1.22, "ut":0.68, "st":0.10}}
{"vcselab":{"timestamp_begin":1750405995.642066801, "rt":0.78, "ut":0.23, "st":0.07}}
{"link":{"timestamp_begin":1750405996.497425830, "rt":0.17, "ut":0.14, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750405993.921781112}
{"VCS_COMP_START_TIME": 1750405993.921781112}
{"VCS_COMP_END_TIME": 1750405997.527739741}
{"VCS_USER_OPTIONS": "-R -sverilog tb_top.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2474345}}
{"stitch_vcselab": {"peak_mem": 2474405}}
