$date
	Sat Feb 24 16:03:59 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 32 ! r2out [31:0] $end
$var wire 32 " r1out [31:0] $end
$var reg 1 # Ruwr $end
$var reg 1 $ clk $end
$var reg 32 % datawrite [31:0] $end
$var reg 5 & r1 [4:0] $end
$var reg 5 ' r2 [4:0] $end
$var reg 5 ( rd [4:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b1 &
b0 %
0$
0#
b11111111111111111111111111111111 "
b0 !
$end
#10
1$
#20
0$
b1110101011110100000 %
1#
#30
1$
#40
b1110101011110100000 !
0$
b0 %
0#
#50
1$
#60
0$
b10001011101101101000 %
1#
#70
1$
#80
b10001011101101101000 !
0$
b0 %
0#
#90
1$
#100
0$
b1010011101110000100 %
1#
#110
1$
#120
b1010011101110000100 !
0$
b0 %
0#
#130
1$
#140
0$
b100101101011011110001 %
1#
#150
1$
#160
b100101101011011110001 !
0$
b0 %
0#
#170
1$
#180
0$
