rv32ui-p-add.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000010:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000014:  	4ddf1663    	BNE    x30, x29, 10004f1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000014, input2=0x4cc, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000018:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100001c:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000020:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000024:  	00200e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 29, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000028:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100002c:  	4bdf1a63    	BNE    x30, x29, 10004e9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100002c, input2=0x4b4, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000030:  	00300093    	ADDI   x1, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 1, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
01000034:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000038:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x3, input2=0x7, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x7 (7)

--------------------------------------
0100003c:  	00a00e93    	ADDI   x29, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 29, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
01000040:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000044:  	49df1e63    	BNE    x30, x29, 10004e1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000044, input2=0x49c, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xa (10), data_rs2 = 0xa (10)

--------------------------------------
01000048:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100004c:  	ffff8137    	LUI    x2, 0xffffffff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xffff8000, res=0xffff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 2, data_rd = ffff8000 (4294934528), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
01000050:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffff8000, res=0xffff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffff8000 (4294934528), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffff8000 (4294934528)

--------------------------------------
01000054:  	ffff8eb7    	LUI    x29, 0xffff8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xffff8000, res=0xffff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 29, data_rd = ffff8000 (4294934528), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
01000058:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
0100005c:  	49df1263    	BNE    x30, x29, 10004f9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100005c, input2=0x484, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffff8000 (4294934528), data_rs2 = 0xffff8000 (4294934528)

--------------------------------------
01000060:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000064:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000068:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x0, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
0100006c:  	80000eb7    	LUI    x29, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000070:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000074:  	47df1663    	BNE    x30, x29, 10004f1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000074, input2=0x46c, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000078:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100007c:  	ffff8137    	LUI    x2, 0xffff8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xffff8000, res=0xffff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 2, data_rd = ffff8000 (4294934528), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
01000080:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffff8000, res=0x7fff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 7fff8000 (2147450880), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xffff8000 (4294934528)

--------------------------------------
01000084:  	7fff8eb7    	LUI    x29, 0xffff8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0x7fff8000, res=0x7fff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 29, data_rd = 7fff8000 (2147450880), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
01000088:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100008c:  	45df1a63    	BNE    x30, x29, 10004e9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100008c, input2=0x454, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x7fff8000 (2147450880), data_rs2 = 0x7fff8000 (2147450880)

--------------------------------------
01000090:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000094:  	00008137    	LUI    x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x8000, res=0x8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = 8000 (32768), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000098:  	fff10113    	ADDI   x2, x2, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x8000, input2=0xffffffff, res=0x7fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = 7fff (32767), write_enable = 1 
	Output: data_rs1 = 0x8000 (32768), data_rs2 = 0x1f (31)

--------------------------------------
0100009c:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7fff, res=0x7fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 7fff (32767), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7fff (32767)

--------------------------------------
010000a0:  	00008eb7    	LUI    x29, 0x8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x8000, res=0x8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 29, data_rd = 8000 (32768), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000a4:  	fffe8e93    	ADDI   x29, x29, 4294868992
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x8000, input2=0xffffffff, res=0x7fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 7fff (32767), write_enable = 1 
	Output: data_rs1 = 0x8000 (32768), data_rs2 = 0x1f (31)

--------------------------------------
010000a8:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000ac:  	43df1a63    	BNE    x30, x29, 10004e9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000ac, input2=0x434, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x7fff (32767), data_rs2 = 0x7fff (32767)

--------------------------------------
010000b0:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000b4:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000b8:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000bc:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0x7fffffff, input2=0x0, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x0 (0)

--------------------------------------
010000c0:  	80000eb7    	LUI    x29, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000c4:  	fffe8e93    	ADDI   x29, x29, 4294868992
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000c8:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
010000cc:  	41df1a63    	BNE    x30, x29, 10004e9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000cc, input2=0x414, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x7fffffff (2147483647)

--------------------------------------
010000d0:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000d4:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000d8:  	00008137    	LUI    x2, 0x8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x7fffffff, input2=0x8000, res=0x8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = 8000 (32768), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x0 (0)

--------------------------------------
010000dc:  	fff10113    	ADDI   x2, x2, 4293984256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x8000, input2=0xffffffff, res=0x7fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = 7fff (32767), write_enable = 1 
	Output: data_rs1 = 0x8000 (32768), data_rs2 = 0x1f (31)

--------------------------------------
010000e0:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0x7fffffff, input2=0x7fff, res=0x80007ffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80007ffe (2147516414), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x7fff (32767)

--------------------------------------
010000e4:  	80008eb7    	LUI    x29, 0xffffffff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x7fffffff, input2=0x80008000, res=0x80008000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 29, data_rd = 80008000 (2147516416), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x0 (0)

--------------------------------------
010000e8:  	ffee8e93    	ADDI   x29, x29, 4294967294
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80008000, input2=0xfffffffe, res=0x80007ffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 30, addr_rd = 29, data_rd = 80007ffe (2147516414), write_enable = 1 
	Output: data_rs1 = 0x80008000 (2147516416), data_rs2 = 0x80007ffe (2147516414)

--------------------------------------
010000ec:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010000f0:  	3fdf1863    	BNE    x30, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000f0, input2=0x3f0, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80007ffe (2147516414), data_rs2 = 0x80007ffe (2147516414)

--------------------------------------
010000f4:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000f8:  	00008137    	LUI    x2, 0x8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x80000000, input2=0x8000, res=0x8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = 8000 (32768), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
010000fc:  	fff10113    	ADDI   x2, x2, 4293984256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x8000, input2=0xffffffff, res=0x7fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = 7fff (32767), write_enable = 1 
	Output: data_rs1 = 0x8000 (32768), data_rs2 = 0x1f (31)

--------------------------------------
01000100:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x7fff, res=0x80007fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80007fff (2147516415), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7fff (32767)

--------------------------------------
01000104:  	80008eb7    	LUI    x29, 0xffffffff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x80000000, input2=0x80008000, res=0x80008000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 29, data_rd = 80008000 (2147516416), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
01000108:  	fffe8e93    	ADDI   x29, x29, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80008000, input2=0xffffffff, res=0x80007fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 80007fff (2147516415), write_enable = 1 
	Output: data_rs1 = 0x80008000 (2147516416), data_rs2 = 0x1f (31)

--------------------------------------
0100010c:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000110:  	3ddf1863    	BNE    x30, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000110, input2=0x3d0, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80007fff (2147516415), data_rs2 = 0x80007fff (2147516415)

--------------------------------------
01000114:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000118:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
0100011c:  	ffff8137    	LUI    x2, 0xffffffff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xffff8000, res=0xffff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 2, data_rd = ffff8000 (4294934528), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
01000120:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0x7fffffff, input2=0xffff8000, res=0x7fff7fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 7fff7fff (2147450879), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0xffff8000 (4294934528)

--------------------------------------
01000124:  	7fff8eb7    	LUI    x29, 0xffff8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0x7fff8000, res=0x7fff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 29, data_rd = 7fff8000 (2147450880), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
01000128:  	fffe8e93    	ADDI   x29, x29, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x7fff8000, input2=0xffffffff, res=0x7fff7fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 7fff7fff (2147450879), write_enable = 1 
	Output: data_rs1 = 0x7fff8000 (2147450880), data_rs2 = 0x1f (31)

--------------------------------------
0100012c:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000130:  	3bdf1863    	BNE    x30, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000130, input2=0x3b0, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x7fff7fff (2147450879), data_rs2 = 0x7fff7fff (2147450879)

--------------------------------------
01000134:  	00000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000138:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100013c:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000140:  	fff00e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000144:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000148:  	39df1c63    	BNE    x30, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000148, input2=0x398, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100014c:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000150:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000154:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0xffffffff, input2=0x1, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1 (1)

--------------------------------------
01000158:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100015c:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000160:  	39df1063    	BNE    x30, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000160, input2=0x380, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000164:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000168:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100016c:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xffffffff, input2=0xffffffff, res=0xfffffffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fffffffe (4294967294), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000170:  	ffe00e93    	ADDI   x29, x0, 4294967294
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffffffe, res=0xfffffffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 29, data_rd = fffffffe (4294967294), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
01000174:  	00f00193    	ADDI   x3, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000178:  	37df1463    	BNE    x30, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000178, input2=0x368, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffffffe (4294967294), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
0100017c:  	00100093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000180:  	80000137    	LUI    x2, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000184:  	fff10113    	ADDI   x2, x2, 4293984256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000188:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x7fffffff, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7fffffff (2147483647)

--------------------------------------
0100018c:  	80000eb7    	LUI    x29, 0xffffffff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000190:  	01000193    	ADDI   x3, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000194:  	35df1663    	BNE    x30, x29, 10004f1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000194, input2=0x34c, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000198:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100019c:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001a0:  	002080b3    	ADD    x1, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xb, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 1, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
010001a4:  	01800e93    	ADDI   x29, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 29, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
010001a8:  	01100193    	ADDI   x3, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010001ac:  	33d09a63    	BNE    x1, x29, 10004e9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001ac, input2=0x334, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x18 (24), data_rs2 = 0x18 (24)

--------------------------------------
010001b0:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010001b4:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001b8:  	00208133    	ADD    x2, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xe, input2=0xb, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 2, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
010001bc:  	01900e93    	ADDI   x29, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 29, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
010001c0:  	01200193    	ADDI   x3, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
010001c4:  	31d11e63    	BNE    x2, x29, 10004e1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c4, input2=0x31c, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x19 (25), data_rs2 = 0x19 (25)

--------------------------------------
010001c8:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001cc:  	001080b3    	ADD    x1, x1, x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xd, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xd (13)

--------------------------------------
010001d0:  	01a00e93    	ADDI   x29, x0, 26
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1a, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 26, addr_rd = 29, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1a (26)

--------------------------------------
010001d4:  	01300193    	ADDI   x3, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
010001d8:  	31d09463    	BNE    x1, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d8, input2=0x308, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1a (26), data_rs2 = 0x1a (26)

--------------------------------------
010001dc:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e0:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001e4:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001e8:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xb, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
010001ec:  	000f0313    	ADDI   x6, x30, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x18, input2=0x0, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x18 (24), data_rs2 = 0x0 (0)

--------------------------------------
010001f0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001f4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001f8:  	fe5214e3    	BNE    x4, x5, 10001e0
Execute Stage Signals
	PCSel=ALU(branch_addr=10001e0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001f8, input2=0xffffffe8, res=0x10001e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001e0:  	00d00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001e4:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001e8:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xb, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
010001ec:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x18, input2=0x0, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x18 (24), data_rs2 = 0x0 (0)

--------------------------------------
010001f0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xd (13)

--------------------------------------
010001f4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001f8:  	fe5214e3    	BNE    x4, x5, 10001dd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001f8, input2=0xffffffe8, res=0x10001e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001fc:  	01800e93    	ADDI   x29, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 29, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
01000200:  	01400193    	ADDI   x3, x0, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
01000204:  	2dd31e63    	BNE    x6, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000204, input2=0x2dc, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x18 (24), data_rs2 = 0x18 (24)

--------------------------------------
01000208:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100020c:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000210:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000214:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xe, input2=0xb, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
01000218:  	00000013    	ADDI   x0, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100021c:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x19, input2=0x0, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x19 (25), data_rs2 = 0x0 (0)

--------------------------------------
01000220:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000224:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000228:  	fe5212e3    	BNE    x4, x5, 100020d
Execute Stage Signals
	PCSel=ALU(branch_addr=100020c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000228, input2=0xffffffe4, res=0x100020c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100020c:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000210:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000214:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xe, input2=0xb, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
01000218:  	00000013    	ADDI   x0, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100021c:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x19, input2=0x0, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x19 (25), data_rs2 = 0x0 (0)

--------------------------------------
01000220:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000224:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000228:  	fe5212e3    	BNE    x4, x5, 100020d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000228, input2=0xffffffe4, res=0x100020c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100022c:  	01900e93    	ADDI   x29, x0, 25
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 29, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
01000230:  	01500193    	ADDI   x3, x0, 21
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
01000234:  	2bd31663    	BNE    x6, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000234, input2=0x2ac, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x19 (25), data_rs2 = 0x19 (25)

--------------------------------------
01000238:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100023c:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000240:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000244:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xf, input2=0xb, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xb (11)

--------------------------------------
01000248:  	00000013    	ADDI   x0, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000250:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1a, input2=0x0, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0x1a (26), data_rs2 = 0x0 (0)

--------------------------------------
01000254:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000258:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100025c:  	fe5210e3    	BNE    x4, x5, 100023c
Execute Stage Signals
	PCSel=ALU(branch_addr=100023c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100025c, input2=0xffffffe0, res=0x100023c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100023c:  	00f00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000240:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000244:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xf, input2=0xb, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xb (11)

--------------------------------------
01000248:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000250:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1a, input2=0x0, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0x1a (26), data_rs2 = 0x0 (0)

--------------------------------------
01000254:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf (15)

--------------------------------------
01000258:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100025c:  	fe5210e3    	BNE    x4, x5, 1000241
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100025c, input2=0xffffffe0, res=0x100023c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000260:  	01a00e93    	ADDI   x29, x0, 26
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1a, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 26, addr_rd = 29, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1a (26)

--------------------------------------
01000264:  	01600193    	ADDI   x3, x0, 22
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 3, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
01000268:  	27d31c63    	BNE    x6, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000268, input2=0x278, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1a (26), data_rs2 = 0x1a (26)

--------------------------------------
0100026c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000270:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000274:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000278:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xb, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
0100027c:  	00120213    	ADDI   x4, x4, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000280:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000284:  	fe5216e3    	BNE    x4, x5, 1000269
Execute Stage Signals
	PCSel=ALU(branch_addr=1000270), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000284, input2=0xffffffec, res=0x1000270) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000270:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000274:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000278:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xb, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
0100027c:  	00120213    	ADDI   x4, x4, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xd (13)

--------------------------------------
01000280:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000284:  	fe5216e3    	BNE    x4, x5, 1000269
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000284, input2=0xffffffec, res=0x1000270) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000288:  	01800e93    	ADDI   x29, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 29, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
0100028c:  	01700193    	ADDI   x3, x0, 23
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 3, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
01000290:  	25df1863    	BNE    x30, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000290, input2=0x250, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x18 (24), data_rs2 = 0x18 (24)

--------------------------------------
01000294:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000298:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100029c:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010002a0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a4:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xe, input2=0xb, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
010002a8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010002ac:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010002b0:  	fe5214e3    	BNE    x4, x5, 1000298
Execute Stage Signals
	PCSel=ALU(branch_addr=1000298), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002b0, input2=0xffffffe8, res=0x1000298) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000298:  	00e00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100029c:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010002a0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a4:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xe, input2=0xb, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
010002a8:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
010002ac:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010002b0:  	fe5214e3    	BNE    x4, x5, 1000295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002b0, input2=0xffffffe8, res=0x1000298) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002b4:  	01900e93    	ADDI   x29, x0, 25
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 29, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
010002b8:  	01800193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 3, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
010002bc:  	23df1263    	BNE    x30, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002bc, input2=0x224, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x19 (25), data_rs2 = 0x19 (25)

--------------------------------------
010002c0:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002c4:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010002c8:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010002cc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d4:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xf, input2=0xb, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xb (11)

--------------------------------------
010002d8:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010002dc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010002e0:  	fe5212e3    	BNE    x4, x5, 10002c5
Execute Stage Signals
	PCSel=ALU(branch_addr=10002c4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002e0, input2=0xffffffe4, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002c4:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010002c8:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010002cc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d4:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xf, input2=0xb, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xb (11)

--------------------------------------
010002d8:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf (15)

--------------------------------------
010002dc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010002e0:  	fe5212e3    	BNE    x4, x5, 10002c5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002e0, input2=0xffffffe4, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002e4:  	01a00e93    	ADDI   x29, x0, 26
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1a, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 26, addr_rd = 29, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1a (26)

--------------------------------------
010002e8:  	01900193    	ADDI   x3, x0, 25
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 3, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
010002ec:  	1fdf1a63    	BNE    x30, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002ec, input2=0x1f4, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1a (26), data_rs2 = 0x1a (26)

--------------------------------------
010002f0:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002f4:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002f8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002fc:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000300:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xb, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
01000304:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000308:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100030c:  	fe5214e3    	BNE    x4, x5, 10002f4
Execute Stage Signals
	PCSel=ALU(branch_addr=10002f4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100030c, input2=0xffffffe8, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002f4:  	00d00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002f8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002fc:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000300:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xb, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
01000304:  	00120213    	ADDI   x4, x4, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xd (13)

--------------------------------------
01000308:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100030c:  	fe5214e3    	BNE    x4, x5, 10002f1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100030c, input2=0xffffffe8, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000310:  	01800e93    	ADDI   x29, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 29, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
01000314:  	01a00193    	ADDI   x3, x0, 26
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1a, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 26, addr_rd = 3, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1a (26)

--------------------------------------
01000318:  	1ddf1463    	BNE    x30, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000318, input2=0x1c8, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x18 (24), data_rs2 = 0x18 (24)

--------------------------------------
0100031c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000320:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000324:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000328:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100032c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000330:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xe, input2=0xb, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
01000334:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000338:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100033c:  	fe5212e3    	BNE    x4, x5, 1000321
Execute Stage Signals
	PCSel=ALU(branch_addr=1000320), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100033c, input2=0xffffffe4, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000320:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000324:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000328:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100032c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000330:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xe, input2=0xb, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
01000334:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000338:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100033c:  	fe5212e3    	BNE    x4, x5, 1000321
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100033c, input2=0xffffffe4, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000340:  	01900e93    	ADDI   x29, x0, 25
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 29, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
01000344:  	01b00193    	ADDI   x3, x0, 27
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1b, res=0x1b) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 27, addr_rd = 3, data_rd = 1b (27), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1b (27)

--------------------------------------
01000348:  	19df1c63    	BNE    x30, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000348, input2=0x198, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x19 (25), data_rs2 = 0x19 (25)

--------------------------------------
0100034c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000350:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000354:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100035c:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000360:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xf, input2=0xb, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xb (11)

--------------------------------------
01000364:  	00120213    	ADDI   x4, x4, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000368:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100036c:  	fe5212e3    	BNE    x4, x5, 1000351
Execute Stage Signals
	PCSel=ALU(branch_addr=1000350), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100036c, input2=0xffffffe4, res=0x1000350) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000350:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000354:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100035c:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000360:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xf, input2=0xb, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xb (11)

--------------------------------------
01000364:  	00120213    	ADDI   x4, x4, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf (15)

--------------------------------------
01000368:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100036c:  	fe5212e3    	BNE    x4, x5, 1000351
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100036c, input2=0xffffffe4, res=0x1000350) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000370:  	01a00e93    	ADDI   x29, x0, 26
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1a, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 26, addr_rd = 29, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1a (26)

--------------------------------------
01000374:  	01c00193    	ADDI   x3, x0, 28
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1c, res=0x1c) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 28, addr_rd = 3, data_rd = 1c (28), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1c (28)

--------------------------------------
01000378:  	17df1463    	BNE    x30, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000378, input2=0x168, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1a (26), data_rs2 = 0x1a (26)

--------------------------------------
0100037c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000380:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000384:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000388:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xb, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
0100038c:  	00120213    	ADDI   x4, x4, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000390:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000394:  	fe5216e3    	BNE    x4, x5, 1000379
Execute Stage Signals
	PCSel=ALU(branch_addr=1000380), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000394, input2=0xffffffec, res=0x1000380) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000380:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000384:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000388:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xb, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
0100038c:  	00120213    	ADDI   x4, x4, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xd (13)

--------------------------------------
01000390:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000394:  	fe5216e3    	BNE    x4, x5, 1000379
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000394, input2=0xffffffec, res=0x1000380) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000398:  	01800e93    	ADDI   x29, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 29, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
0100039c:  	01d00193    	ADDI   x3, x0, 29
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1d, res=0x1d) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 3, data_rd = 1d (29), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
010003a0:  	15df1063    	BNE    x30, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003a0, input2=0x140, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x18 (24), data_rs2 = 0x18 (24)

--------------------------------------
010003a4:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003a8:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010003ac:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010003b0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003b4:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xe, input2=0xb, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
010003b8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010003bc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010003c0:  	fe5214e3    	BNE    x4, x5, 10003a8
Execute Stage Signals
	PCSel=ALU(branch_addr=10003a8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003c0, input2=0xffffffe8, res=0x10003a8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003a8:  	00b00113    	ADDI   x2, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010003ac:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010003b0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003b4:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xe, input2=0xb, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
010003b8:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
010003bc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010003c0:  	fe5214e3    	BNE    x4, x5, 10003a5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003c0, input2=0xffffffe8, res=0x10003a8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010003c4:  	01900e93    	ADDI   x29, x0, 25
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 29, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
010003c8:  	01e00193    	ADDI   x3, x0, 30
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1e, res=0x1e) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 3, data_rd = 1e (30), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
010003cc:  	11df1a63    	BNE    x30, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003cc, input2=0x114, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x19 (25), data_rs2 = 0x19 (25)

--------------------------------------
010003d0:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003d4:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010003d8:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010003dc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003e4:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xf, input2=0xb, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xb (11)

--------------------------------------
010003e8:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010003ec:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010003f0:  	fe5212e3    	BNE    x4, x5, 10003d5
Execute Stage Signals
	PCSel=ALU(branch_addr=10003d4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003f0, input2=0xffffffe4, res=0x10003d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003d4:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010003d8:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010003dc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003e4:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xf, input2=0xb, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xb (11)

--------------------------------------
010003e8:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf (15)

--------------------------------------
010003ec:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010003f0:  	fe5212e3    	BNE    x4, x5, 10003d5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003f0, input2=0xffffffe4, res=0x10003d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010003f4:  	01a00e93    	ADDI   x29, x0, 26
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1a, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 26, addr_rd = 29, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1a (26)

--------------------------------------
010003f8:  	01f00193    	ADDI   x3, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 3, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010003fc:  	0fdf1263    	BNE    x30, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003fc, input2=0xe4, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1a (26), data_rs2 = 0x1a (26)

--------------------------------------
01000400:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000404:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000408:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100040c:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000410:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xb, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
01000414:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000418:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100041c:  	fe5214e3    	BNE    x4, x5, 1000404
Execute Stage Signals
	PCSel=ALU(branch_addr=1000404), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100041c, input2=0xffffffe8, res=0x1000404) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000404:  	00b00113    	ADDI   x2, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000408:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100040c:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000410:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xb, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
01000414:  	00120213    	ADDI   x4, x4, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xd (13)

--------------------------------------
01000418:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100041c:  	fe5214e3    	BNE    x4, x5, 1000401
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100041c, input2=0xffffffe8, res=0x1000404) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000420:  	01800e93    	ADDI   x29, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 29, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
01000424:  	02000193    	ADDI   x3, x0, 32
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x20, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 3, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000428:  	0bdf1c63    	BNE    x30, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000428, input2=0xb8, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x18 (24), data_rs2 = 0x18 (24)

--------------------------------------
0100042c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000430:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000434:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000438:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100043c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000440:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xe, input2=0xb, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
01000444:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000448:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100044c:  	fe5212e3    	BNE    x4, x5, 1000431
Execute Stage Signals
	PCSel=ALU(branch_addr=1000430), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100044c, input2=0xffffffe4, res=0x1000430) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000430:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000434:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000438:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100043c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000440:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xe, input2=0xb, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
01000444:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000448:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100044c:  	fe5212e3    	BNE    x4, x5, 1000431
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100044c, input2=0xffffffe4, res=0x1000430) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000450:  	01900e93    	ADDI   x29, x0, 25
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 29, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
01000454:  	02100193    	ADDI   x3, x0, 33
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x21, res=0x21) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 21 (33), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000458:  	09df1463    	BNE    x30, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000458, input2=0x88, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x19 (25), data_rs2 = 0x19 (25)

--------------------------------------
0100045c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000460:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000464:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100046c:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000470:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xf, input2=0xb, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xb (11)

--------------------------------------
01000474:  	00120213    	ADDI   x4, x4, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000478:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100047c:  	fe5212e3    	BNE    x4, x5, 1000461
Execute Stage Signals
	PCSel=ALU(branch_addr=1000460), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100047c, input2=0xffffffe4, res=0x1000460) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000460:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000464:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100046c:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000470:  	00208f33    	ADD    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0xf, input2=0xb, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xb (11)

--------------------------------------
01000474:  	00120213    	ADDI   x4, x4, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf (15)

--------------------------------------
01000478:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100047c:  	fe5212e3    	BNE    x4, x5, 1000461
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100047c, input2=0xffffffe4, res=0x1000460) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000480:  	01a00e93    	ADDI   x29, x0, 26
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1a, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 26, addr_rd = 29, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1a (26)

--------------------------------------
01000484:  	02200193    	ADDI   x3, x0, 34
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x22, res=0x22) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 22 (34), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000488:  	05df1c63    	BNE    x30, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000488, input2=0x58, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1a (26), data_rs2 = 0x1a (26)

--------------------------------------
0100048c:  	00f00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000490:  	00100133    	ADD    x2, x0, x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000494:  	00f00e93    	ADDI   x29, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 29, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000498:  	02300193    	ADDI   x3, x0, 35
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x23, res=0x23) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 23 (35), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x22 (34)

--------------------------------------
0100049c:  	05d11263    	BNE    x2, x29, 10004f9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100049c, input2=0x44, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xf (15)

--------------------------------------
010004a0:  	02000093    	ADDI   x1, x0, 32
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x20, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004a4:  	00008133    	ADD    x2, x1, x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0x20, input2=0x0, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x20 (32), data_rs2 = 0x0 (0)

--------------------------------------
010004a8:  	02000e93    	ADDI   x29, x0, 32
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x20, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004ac:  	02400193    	ADDI   x3, x0, 36
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x24, res=0x24) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 24 (36), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010004b0:  	03d11863    	BNE    x2, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004b0, input2=0x30, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x20 (32), data_rs2 = 0x20 (32)

--------------------------------------
010004b4:  	000000b3    	ADD    x1, x0, x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004b8:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004bc:  	02500193    	ADDI   x3, x0, 37
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x25, res=0x25) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 25 (37), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010004c0:  	03d09063    	BNE    x1, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004c0, input2=0x20, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004c4:  	01000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 1, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010004c8:  	01e00113    	ADDI   x2, x0, 30
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1e, res=0x1e) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 2, data_rd = 1e (30), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1a (26)

--------------------------------------
010004cc:  	00208033    	ADD    x0, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x10, input2=0x1e, res=0x2e) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 2e (46), write_enable = 1 
	Output: data_rs1 = 0x10 (16), data_rs2 = 0x1e (30)

--------------------------------------
010004d0:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004d4:  	02600193    	ADDI   x3, x0, 38
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x26, res=0x26) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 26 (38), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1a (26)

--------------------------------------
010004d8:  	01d01463    	BNE    x0, x29, 10004e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004d8, input2=0x8, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004dc:  	00301c63    	BNE    x0, x3, 10004f4
Execute Stage Signals
	PCSel=ALU(branch_addr=10004f4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004dc, input2=0x18, res=0x10004f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x26 (38)

--------------------------------------
010004f4:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010004f8:  	00100193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010004fc:  	00000073    	ECALL  
rv32ui-p-addi.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	00008f13    	ADDI   x30, x1, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000010:  	27df1c63    	BNE    x30, x29, 1000288
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000010, input2=0x278, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000014:  	00100093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000018:  	00108f13    	ADDI   x30, x1, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 30, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
0100001c:  	00200e93    	ADDI   x29, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 29, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000020:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000024:  	27df1263    	BNE    x30, x29, 10002a1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000024, input2=0x264, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000028:  	00300093    	ADDI   x1, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 1, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
0100002c:  	00708f13    	ADDI   x30, x1, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x3, input2=0x7, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x7 (7)

--------------------------------------
01000030:  	00a00e93    	ADDI   x29, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 29, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
01000034:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000038:  	25df1863    	BNE    x30, x29, 1000288
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000038, input2=0x250, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xa (10), data_rs2 = 0xa (10)

--------------------------------------
0100003c:  	00000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000040:  	80008f13    	ADDI   x30, x1, 4294965248
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffff800, res=0xfffff800) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = fffff800 (4294965248), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000044:  	80000e93    	ADDI   x29, x0, 4294965248
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffff800, res=0xfffff800) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = fffff800 (4294965248), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000048:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
0100004c:  	23df1e63    	BNE    x30, x29, 1000289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100004c, input2=0x23c, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffff800 (4294965248), data_rs2 = 0xfffff800 (4294965248)

--------------------------------------
01000050:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000054:  	00008f13    	ADDI   x30, x1, 32768
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x0, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
01000058:  	80000eb7    	LUI    x29, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100005c:  	00600193    	ADDI   x3, x0, 6291456
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000060:  	23df1463    	BNE    x30, x29, 1000288
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000060, input2=0x228, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000064:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000068:  	80008f13    	ADDI   x30, x1, 4294965248
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xfffff800, res=0x7ffff800) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 7ffff800 (2147481600), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
0100006c:  	80000eb7    	LUI    x29, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000070:  	800e8e93    	ADDI   x29, x29, 4294965248
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xfffff800, res=0x7ffff800) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = 7ffff800 (2147481600), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
01000074:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000078:  	21df1863    	BNE    x30, x29, 1000288
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000078, input2=0x210, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x7ffff800 (2147481600), data_rs2 = 0x7ffff800 (2147481600)

--------------------------------------
0100007c:  	00000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000080:  	7ff08f13    	ADDI   x30, x1, 2047
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7ff, res=0x7ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 7ff (2047), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000084:  	7ff00e93    	ADDI   x29, x0, 2047
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7ff, res=0x7ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = 7ff (2047), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000088:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
0100008c:  	1fdf1e63    	BNE    x30, x29, 1000289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100008c, input2=0x1fc, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x7ff (2047), data_rs2 = 0x7ff (2047)

--------------------------------------
01000090:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000094:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000098:  	00008f13    	ADDI   x30, x1, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x7fffffff, input2=0x0, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x0 (0)

--------------------------------------
0100009c:  	80000eb7    	LUI    x29, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000a0:  	fffe8e93    	ADDI   x29, x29, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000a4:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
010000a8:  	1fdf1063    	BNE    x30, x29, 1000288
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000a8, input2=0x1e0, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x7fffffff (2147483647)

--------------------------------------
010000ac:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000b0:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000b4:  	7ff08f13    	ADDI   x30, x1, 2047
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x7fffffff, input2=0x7ff, res=0x800007fe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 800007fe (2147485694), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x1f (31)

--------------------------------------
010000b8:  	80000eb7    	LUI    x29, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000bc:  	7fee8e93    	ADDI   x29, x29, 2146336768
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x7fe, res=0x800007fe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 30, addr_rd = 29, data_rd = 800007fe (2147485694), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x800007fe (2147485694)

--------------------------------------
010000c0:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010000c4:  	1ddf1263    	BNE    x30, x29, 10002a1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000c4, input2=0x1c4, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x800007fe (2147485694), data_rs2 = 0x800007fe (2147485694)

--------------------------------------
010000c8:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000cc:  	7ff08f13    	ADDI   x30, x1, 2146467840
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x7ff, res=0x800007ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 800007ff (2147485695), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000d0:  	80000eb7    	LUI    x29, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000d4:  	7ffe8e93    	ADDI   x29, x29, 2147385344
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x7ff, res=0x800007ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 800007ff (2147485695), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000d8:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010000dc:  	1bdf1663    	BNE    x30, x29, 1000299
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000dc, input2=0x1ac, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x800007ff (2147485695), data_rs2 = 0x800007ff (2147485695)

--------------------------------------
010000e0:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e4:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000e8:  	80008f13    	ADDI   x30, x1, 4294965248
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x7fffffff, input2=0xfffff800, res=0x7ffff7ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 7ffff7ff (2147481599), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x0 (0)

--------------------------------------
010000ec:  	7ffffeb7    	LUI    x29, 0x7ff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0x7ffff000, res=0x7ffff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 29, data_rd = 7ffff000 (2147479552), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
010000f0:  	7ffe8e93    	ADDI   x29, x29, 2047
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x7ffff000, input2=0x7ff, res=0x7ffff7ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 7ffff7ff (2147481599), write_enable = 1 
	Output: data_rs1 = 0x7ffff000 (2147479552), data_rs2 = 0x1f (31)

--------------------------------------
010000f4:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
010000f8:  	19df1863    	BNE    x30, x29, 1000288
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000f8, input2=0x190, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x7ffff7ff (2147481599), data_rs2 = 0x7ffff7ff (2147481599)

--------------------------------------
010000fc:  	00000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000100:  	fff08f13    	ADDI   x30, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000104:  	fff00e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000108:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100010c:  	17df1e63    	BNE    x30, x29, 1000289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100010c, input2=0x17c, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000110:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000114:  	00108f13    	ADDI   x30, x1, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xffffffff, input2=0x1, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000118:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100011c:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000120:  	17df1463    	BNE    x30, x29, 1000288
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000120, input2=0x168, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000124:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000128:  	fff08f13    	ADDI   x30, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xffffffff, input2=0xffffffff, res=0xfffffffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = fffffffe (4294967294), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1f (31)

--------------------------------------
0100012c:  	ffe00e93    	ADDI   x29, x0, 4294967294
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffffffe, res=0xfffffffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 29, data_rd = fffffffe (4294967294), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
01000130:  	00f00193    	ADDI   x3, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000134:  	15df1a63    	BNE    x30, x29, 1000291
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000134, input2=0x154, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffffffe (4294967294), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
01000138:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100013c:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000140:  	00108f13    	ADDI   x30, x1, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x7fffffff, input2=0x1, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x7fffffff (2147483647)

--------------------------------------
01000144:  	80000eb7    	LUI    x29, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000148:  	01000193    	ADDI   x3, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
0100014c:  	13df1e63    	BNE    x30, x29, 1000289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100014c, input2=0x13c, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000150:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000154:  	00b08093    	ADDI   x1, x1, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xb, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 11, addr_rd = 1, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
01000158:  	01800e93    	ADDI   x29, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 29, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
0100015c:  	01100193    	ADDI   x3, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000160:  	13d09463    	BNE    x1, x29, 1000288
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000160, input2=0x128, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x18 (24), data_rs2 = 0x18 (24)

--------------------------------------
01000164:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000168:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100016c:  	00b08f13    	ADDI   x30, x1, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xb, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 11, addr_rd = 30, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
01000170:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x18, input2=0x0, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x18 (24), data_rs2 = 0x0 (0)

--------------------------------------
01000174:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000178:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100017c:  	fe5216e3    	BNE    x4, x5, 1000161
Execute Stage Signals
	PCSel=ALU(branch_addr=1000168), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100017c, input2=0xffffffec, res=0x1000168) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000168:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100016c:  	00b08f13    	ADDI   x30, x1, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xb, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 11, addr_rd = 30, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
01000170:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x18, input2=0x0, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x18 (24), data_rs2 = 0x0 (0)

--------------------------------------
01000174:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xd (13)

--------------------------------------
01000178:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100017c:  	fe5216e3    	BNE    x4, x5, 1000161
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100017c, input2=0xffffffec, res=0x1000168) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000180:  	01800e93    	ADDI   x29, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 29, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
01000184:  	01200193    	ADDI   x3, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
01000188:  	11d31063    	BNE    x6, x29, 1000288
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000188, input2=0x100, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x18 (24), data_rs2 = 0x18 (24)

--------------------------------------
0100018c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000190:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000194:  	00a08f13    	ADDI   x30, x1, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xa, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 10, addr_rd = 30, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xa (10)

--------------------------------------
01000198:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100019c:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x17, input2=0x0, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x17 (23), data_rs2 = 0x0 (0)

--------------------------------------
010001a0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001a4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001a8:  	fe5214e3    	BNE    x4, x5, 1000190
Execute Stage Signals
	PCSel=ALU(branch_addr=1000190), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a8, input2=0xffffffe8, res=0x1000190) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000190:  	00d00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000194:  	00a08f13    	ADDI   x30, x1, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xa, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 10, addr_rd = 30, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xa (10)

--------------------------------------
01000198:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100019c:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x17, input2=0x0, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x17 (23), data_rs2 = 0x0 (0)

--------------------------------------
010001a0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xd (13)

--------------------------------------
010001a4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001a8:  	fe5214e3    	BNE    x4, x5, 100018d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a8, input2=0xffffffe8, res=0x1000190) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001ac:  	01700e93    	ADDI   x29, x0, 23
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 29, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
010001b0:  	01300193    	ADDI   x3, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
010001b4:  	0dd31a63    	BNE    x6, x29, 1000288
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001b4, input2=0xd4, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x17 (23), data_rs2 = 0x17 (23)

--------------------------------------
010001b8:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001bc:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001c0:  	00908f13    	ADDI   x30, x1, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xd, input2=0x9, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 9, addr_rd = 30, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0x9 (9)

--------------------------------------
010001c4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001cc:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x16, input2=0x0, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x16 (22), data_rs2 = 0x0 (0)

--------------------------------------
010001d0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001d4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001d8:  	fe5212e3    	BNE    x4, x5, 10001bd
Execute Stage Signals
	PCSel=ALU(branch_addr=10001bc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d8, input2=0xffffffe4, res=0x10001bc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001bc:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001c0:  	00908f13    	ADDI   x30, x1, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xd, input2=0x9, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 9, addr_rd = 30, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0x9 (9)

--------------------------------------
010001c4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001cc:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x16, input2=0x0, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x16 (22), data_rs2 = 0x0 (0)

--------------------------------------
010001d0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xd (13)

--------------------------------------
010001d4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001d8:  	fe5212e3    	BNE    x4, x5, 10001bd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d8, input2=0xffffffe4, res=0x10001bc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001dc:  	01600e93    	ADDI   x29, x0, 22
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 29, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
010001e0:  	01400193    	ADDI   x3, x0, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
010001e4:  	0bd31263    	BNE    x6, x29, 1000288
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e4, input2=0xa4, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x16 (22), data_rs2 = 0x16 (22)

--------------------------------------
010001e8:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001ec:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001f0:  	00b08f13    	ADDI   x30, x1, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xb, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 11, addr_rd = 30, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
010001f4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001f8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001fc:  	fe5218e3    	BNE    x4, x5, 10001ec
Execute Stage Signals
	PCSel=ALU(branch_addr=10001ec), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001fc, input2=0xfffffff0, res=0x10001ec) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 17, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001ec:  	00d00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001f0:  	00b08f13    	ADDI   x30, x1, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xb, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 11, addr_rd = 30, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
010001f4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xd (13)

--------------------------------------
010001f8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001fc:  	fe5218e3    	BNE    x4, x5, 10001e1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001fc, input2=0xfffffff0, res=0x10001ec) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 17, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000200:  	01800e93    	ADDI   x29, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 29, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
01000204:  	01500193    	ADDI   x3, x0, 21
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
01000208:  	09df1063    	BNE    x30, x29, 1000288
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000208, input2=0x80, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x18 (24), data_rs2 = 0x18 (24)

--------------------------------------
0100020c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000210:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000214:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000218:  	00a08f13    	ADDI   x30, x1, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xa, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 10, addr_rd = 30, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xa (10)

--------------------------------------
0100021c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000220:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000224:  	fe5216e3    	BNE    x4, x5, 1000209
Execute Stage Signals
	PCSel=ALU(branch_addr=1000210), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000224, input2=0xffffffec, res=0x1000210) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000210:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000214:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000218:  	00a08f13    	ADDI   x30, x1, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xd, input2=0xa, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 10, addr_rd = 30, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xa (10)

--------------------------------------
0100021c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xd (13)

--------------------------------------
01000220:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000224:  	fe5216e3    	BNE    x4, x5, 1000209
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000224, input2=0xffffffec, res=0x1000210) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000228:  	01700e93    	ADDI   x29, x0, 23
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 29, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
0100022c:  	01600193    	ADDI   x3, x0, 22
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 3, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
01000230:  	05df1c63    	BNE    x30, x29, 1000288
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000230, input2=0x58, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x17 (23), data_rs2 = 0x17 (23)

--------------------------------------
01000234:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000238:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100023c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000244:  	00908f13    	ADDI   x30, x1, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xd, input2=0x9, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 9, addr_rd = 30, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0x9 (9)

--------------------------------------
01000248:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100024c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000250:  	fe5214e3    	BNE    x4, x5, 1000238
Execute Stage Signals
	PCSel=ALU(branch_addr=1000238), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000250, input2=0xffffffe8, res=0x1000238) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000238:  	00d00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100023c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000244:  	00908f13    	ADDI   x30, x1, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xd, input2=0x9, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 9, addr_rd = 30, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0x9 (9)

--------------------------------------
01000248:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xd (13)

--------------------------------------
0100024c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000250:  	fe5214e3    	BNE    x4, x5, 1000235
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000250, input2=0xffffffe8, res=0x1000238) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000254:  	01600e93    	ADDI   x29, x0, 22
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 29, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
01000258:  	01700193    	ADDI   x3, x0, 23
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 3, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
0100025c:  	03df1663    	BNE    x30, x29, 1000288
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100025c, input2=0x2c, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x16 (22), data_rs2 = 0x16 (22)

--------------------------------------
01000260:  	02000093    	ADDI   x1, x0, 2080
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x20, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000264:  	02000e93    	ADDI   x29, x0, 32
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x20, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000268:  	01800193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 3, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
0100026c:  	01d09e63    	BNE    x1, x29, 1000288
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100026c, input2=0x1c, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x20 (32), data_rs2 = 0x20 (32)

--------------------------------------
01000270:  	02100093    	ADDI   x1, x0, 2080
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x21, res=0x21) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 21 (33), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x20 (32)

--------------------------------------
01000274:  	03208013    	ADDI   x0, x1, 50
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21, input2=0x32, res=0x53) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 18, addr_rd = 0, data_rd = 53 (83), write_enable = 1 
	Output: data_rs1 = 0x21 (33), data_rs2 = 0x12 (18)

--------------------------------------
01000278:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100027c:  	01900193    	ADDI   x3, x0, 25
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 3, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
01000280:  	01d01463    	BNE    x0, x29, 100029d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000280, input2=0x8, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000284:  	00301c63    	BNE    x0, x3, 100029c
Execute Stage Signals
	PCSel=ALU(branch_addr=100029c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000284, input2=0x18, res=0x100029c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
0100029c:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010002a0:  	00100193    	ADDI   x3, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x21 (33)

--------------------------------------
010002a4:  	00000073    	ECALL  
rv32ui-p-and.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x10 (16)

--------------------------------------
01000004:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1e, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0x1e (30), data_rs2 = 0x10 (16)

--------------------------------------
0100000c:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000010:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000014:  	0f001eb7    	LUI    x29, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf001000, res=0xf001000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = f001000 (251662336), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000018:  	f00e8e93    	ADDI   x29, x29, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf001000, input2=0xffffff00, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xf001000 (251662336), data_rs2 = 0x0 (0)

--------------------------------------
0100001c:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000020:  	49df1c63    	BNE    x30, x29, 10004b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000020, input2=0x498, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f00 (251662080), data_rs2 = 0xf000f00 (251662080)

--------------------------------------
01000024:  	0ff010b7    	LUI    x1, 0x8e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000028:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
0100002c:  	f0f0f137    	LUI    x2, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000030:  	0f010113    	ADDI   x2, x2, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
01000034:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000038:  	00f00eb7    	LUI    x29, 0xf00000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf00000, res=0xf00000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 29, data_rd = f00000 (15728640), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
0100003c:  	0f0e8e93    	ADDI   x29, x29, 252608512
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00000, input2=0xf0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xf00000 (15728640), data_rs2 = 0x10 (16)

--------------------------------------
01000040:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000044:  	47df1a63    	BNE    x30, x29, 10004c1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000044, input2=0x474, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0xf000f0 (15728880)

--------------------------------------
01000048:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0xf (15)

--------------------------------------
0100004c:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000050:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0x10 (16)

--------------------------------------
01000054:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000058:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff, input2=0xf0f0f0f, res=0xf000f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f (983055), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100005c:  	000f0eb7    	LUI    x29, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xf0000, res=0xf0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 29, data_rd = f0000 (983040), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0x0 (0)

--------------------------------------
01000060:  	00fe8e93    	ADDI   x29, x29, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000, input2=0xf, res=0xf000f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = f000f (983055), write_enable = 1 
	Output: data_rs1 = 0xf0000 (983040), data_rs2 = 0xf (15)

--------------------------------------
01000064:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000068:  	45df1863    	BNE    x30, x29, 10004b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000068, input2=0x450, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0xf000f (983055)

--------------------------------------
0100006c:  	f00ff0b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 1, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
01000070:  	00f08093    	ADDI   x1, x1, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 1, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
01000074:  	f0f0f137    	LUI    x2, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf00ff00f, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0xf (15)

--------------------------------------
01000078:  	0f010113    	ADDI   x2, x2, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
0100007c:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xf00ff00f, input2=0xf0f0f0f0, res=0xf000f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f000 (4026593280), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000080:  	f000feb7    	LUI    x29, 0xf000f000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf00ff00f, input2=0xf000f000, res=0xf000f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 29, data_rd = f000f000 (4026593280), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x0 (0)

--------------------------------------
01000084:  	00500193    	ADDI   x3, x0, 5242880
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
01000088:  	43df1863    	BNE    x30, x29, 10004b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000088, input2=0x430, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f000 (4026593280), data_rs2 = 0xf000f000 (4026593280)

--------------------------------------
0100008c:  	ff0100b7    	LUI    x1, 0xffffffe0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f0, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f0 (4042322160), data_rs2 = 0x10 (16)

--------------------------------------
01000090:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000094:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f000, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f000 (4026593280), data_rs2 = 0x10 (16)

--------------------------------------
01000098:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
0100009c:  	0020f0b3    	AND    x1, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 1, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010000a0:  	0f001eb7    	LUI    x29, 0xf001000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf001000, res=0xf001000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = f001000 (251662336), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010000a4:  	f00e8e93    	ADDI   x29, x29, 4027482112
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf001000, input2=0xffffff00, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xf001000 (251662336), data_rs2 = 0x0 (0)

--------------------------------------
010000a8:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
010000ac:  	41d09663    	BNE    x1, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000ac, input2=0x40c, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f00 (251662080), data_rs2 = 0xf000f00 (251662080)

--------------------------------------
010000b0:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000b4:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
010000b8:  	f0f0f137    	LUI    x2, 0xf0f0f000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
010000bc:  	0f010113    	ADDI   x2, x2, 251723776
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
010000c0:  	0020f133    	AND    x2, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 2, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010000c4:  	00f00eb7    	LUI    x29, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf00000, res=0xf00000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 29, data_rd = f00000 (15728640), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010000c8:  	0f0e8e93    	ADDI   x29, x29, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00000, input2=0xf0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xf00000 (15728640), data_rs2 = 0x10 (16)

--------------------------------------
010000cc:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000d0:  	3fd11463    	BNE    x2, x29, 10004b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000d0, input2=0x3e8, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0xf000f0 (15728880)

--------------------------------------
010000d4:  	ff0100b7    	LUI    x1, 0xffffffe0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f0, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0x10 (16)

--------------------------------------
010000d8:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010000dc:  	0010f0b3    	AND    x1, x1, x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff00, input2=0xff00ff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
010000e0:  	ff010eb7    	LUI    x29, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f0, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 29, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0x10 (16)

--------------------------------------
010000e4:  	f00e8e93    	ADDI   x29, x29, 4027482112
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010000e8:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000ec:  	3dd09663    	BNE    x1, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000ec, input2=0x3cc, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
010000f0:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000f4:  	ff0100b7    	LUI    x1, 0xfffffff0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f0, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0x10 (16)

--------------------------------------
010000f8:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010000fc:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f000, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f000 (4026593280), data_rs2 = 0x10 (16)

--------------------------------------
01000100:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000104:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000108:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf000f00, input2=0x0, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xf000f00 (251662080), data_rs2 = 0x0 (0)

--------------------------------------
0100010c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000110:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000114:  	fe5210e3    	BNE    x4, x5, 10000f9
Execute Stage Signals
	PCSel=ALU(branch_addr=10000f4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000114, input2=0xffffffe0, res=0x10000f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010000f4:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
010000f8:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010000fc:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f00, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f00 (251662080), data_rs2 = 0x10 (16)

--------------------------------------
01000100:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000104:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000108:  	000f0313    	ADDI   x6, x30, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf000f00, input2=0x0, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xf000f00 (251662080), data_rs2 = 0x0 (0)

--------------------------------------
0100010c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000110:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000114:  	fe5210e3    	BNE    x4, x5, 10000f4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000114, input2=0xffffffe0, res=0x10000f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000118:  	0f001eb7    	LUI    x29, 0x8fc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf001000, res=0xf001000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = f001000 (251662336), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
0100011c:  	f00e8e93    	ADDI   x29, x29, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf001000, input2=0xffffff00, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xf001000 (251662336), data_rs2 = 0x0 (0)

--------------------------------------
01000120:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
01000124:  	39d31a63    	BNE    x6, x29, 10004b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000124, input2=0x394, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f00 (251662080), data_rs2 = 0xf000f00 (251662080)

--------------------------------------
01000128:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100012c:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000130:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000134:  	f0f0f137    	LUI    x2, 0xf0f0f000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000138:  	0f010113    	ADDI   x2, x2, 251723776
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
0100013c:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000140:  	00000013    	ADDI   x0, x0, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000144:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf000f0, input2=0x0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0x0 (0)

--------------------------------------
01000148:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
0100014c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000150:  	fc521ee3    	BNE    x4, x5, 1000115
Execute Stage Signals
	PCSel=ALU(branch_addr=100012c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000150, input2=0xffffffdc, res=0x100012c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100012c:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000130:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000134:  	f0f0f137    	LUI    x2, 0xf0f0f000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000138:  	0f010113    	ADDI   x2, x2, 251723776
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
0100013c:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000140:  	00000013    	ADDI   x0, x0, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000144:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf000f0, input2=0x0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0x0 (0)

--------------------------------------
01000148:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
0100014c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000150:  	fc521ee3    	BNE    x4, x5, 1000115
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000150, input2=0xffffffdc, res=0x100012c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000154:  	00f00eb7    	LUI    x29, 0xf00000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf00000, res=0xf00000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 29, data_rd = f00000 (15728640), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000158:  	0f0e8e93    	ADDI   x29, x29, 252608512
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00000, input2=0xf0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xf00000 (15728640), data_rs2 = 0x10 (16)

--------------------------------------
0100015c:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
01000160:  	35d31c63    	BNE    x6, x29, 10004bd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000160, input2=0x358, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0xf000f0 (15728880)

--------------------------------------
01000164:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000168:  	00ff00b7    	LUI    x1, 0xf
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0xf (15)

--------------------------------------
0100016c:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000170:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0x10 (16)

--------------------------------------
01000174:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000178:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff, input2=0xf0f0f0f, res=0xf000f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f (983055), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100017c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000184:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf000f, input2=0x0, res=0xf000f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = f000f (983055), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0x0 (0)

--------------------------------------
01000188:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
0100018c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000190:  	fc521ce3    	BNE    x4, x5, 1000155
Execute Stage Signals
	PCSel=ALU(branch_addr=1000168), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000190, input2=0xffffffd8, res=0x1000168) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 25, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000168:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0xf (15)

--------------------------------------
0100016c:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000170:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0x10 (16)

--------------------------------------
01000174:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000178:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff, input2=0xf0f0f0f, res=0xf000f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f (983055), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100017c:  	00000013    	ADDI   x0, x0, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000184:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf000f, input2=0x0, res=0xf000f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = f000f (983055), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0x0 (0)

--------------------------------------
01000188:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff (16711935)

--------------------------------------
0100018c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000190:  	fc521ce3    	BNE    x4, x5, 1000168
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000190, input2=0xffffffd8, res=0x1000168) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 25, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000194:  	000f0eb7    	LUI    x29, 0x81c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xf0000, res=0xf0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 29, data_rd = f0000 (983040), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0x0 (0)

--------------------------------------
01000198:  	00fe8e93    	ADDI   x29, x29, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000, input2=0xf, res=0xf000f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = f000f (983055), write_enable = 1 
	Output: data_rs1 = 0xf0000 (983040), data_rs2 = 0xf (15)

--------------------------------------
0100019c:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001a0:  	31d31c63    	BNE    x6, x29, 10004b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a0, input2=0x318, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0xf000f (983055)

--------------------------------------
010001a4:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001a8:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
010001ac:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010001b0:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0x10 (16)

--------------------------------------
010001b4:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010001b8:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010001bc:  	00120213    	ADDI   x4, x4, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
010001c0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010001c4:  	fe5212e3    	BNE    x4, x5, 10001a9
Execute Stage Signals
	PCSel=ALU(branch_addr=10001a8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c4, input2=0xffffffe4, res=0x10001a8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001a8:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
010001ac:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010001b0:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f00, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f00 (251662080), data_rs2 = 0x10 (16)

--------------------------------------
010001b4:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010001b8:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010001bc:  	00120213    	ADDI   x4, x4, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
010001c0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010001c4:  	fe5212e3    	BNE    x4, x5, 10001a9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c4, input2=0xffffffe4, res=0x10001a8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001c8:  	0f001eb7    	LUI    x29, 0xf001000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf001000, res=0xf001000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = f001000 (251662336), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010001cc:  	f00e8e93    	ADDI   x29, x29, 4027482112
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf001000, input2=0xffffff00, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xf001000 (251662336), data_rs2 = 0x0 (0)

--------------------------------------
010001d0:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
010001d4:  	2fdf1263    	BNE    x30, x29, 10004d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d4, input2=0x2e4, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f00 (251662080), data_rs2 = 0xf000f00 (251662080)

--------------------------------------
010001d8:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001dc:  	0ff010b7    	LUI    x1, 0xff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001e0:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
010001e4:  	f0f0f137    	LUI    x2, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
010001e8:  	0f010113    	ADDI   x2, x2, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
010001ec:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f0:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010001f4:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
010001f8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010001fc:  	fe5210e3    	BNE    x4, x5, 10001e1
Execute Stage Signals
	PCSel=ALU(branch_addr=10001dc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001fc, input2=0xffffffe0, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001dc:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001e0:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
010001e4:  	f0f0f137    	LUI    x2, 0xf0f0f000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
010001e8:  	0f010113    	ADDI   x2, x2, 251723776
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
010001ec:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f0:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010001f4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
010001f8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010001fc:  	fe5210e3    	BNE    x4, x5, 10001dc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001fc, input2=0xffffffe0, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000200:  	00f00eb7    	LUI    x29, 0x81c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf00000, res=0xf00000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 29, data_rd = f00000 (15728640), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000204:  	0f0e8e93    	ADDI   x29, x29, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00000, input2=0xf0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xf00000 (15728640), data_rs2 = 0x10 (16)

--------------------------------------
01000208:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100020c:  	2bdf1663    	BNE    x30, x29, 10004b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100020c, input2=0x2ac, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0xf000f0 (15728880)

--------------------------------------
01000210:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000214:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0xf (15)

--------------------------------------
01000218:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
0100021c:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0x10 (16)

--------------------------------------
01000220:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000224:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff, input2=0xf0f0f0f, res=0xf000f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f (983055), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000230:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000234:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000238:  	fc521ee3    	BNE    x4, x5, 10001fd
Execute Stage Signals
	PCSel=ALU(branch_addr=1000214), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000238, input2=0xffffffdc, res=0x1000214) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000214:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0xf (15)

--------------------------------------
01000218:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
0100021c:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0x10 (16)

--------------------------------------
01000220:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000224:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff, input2=0xf0f0f0f, res=0xf000f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f (983055), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000230:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000234:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000238:  	fc521ee3    	BNE    x4, x5, 10001fd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000238, input2=0xffffffdc, res=0x1000214) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100023c:  	000f0eb7    	LUI    x29, 0xf0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xf0000, res=0xf0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 29, data_rd = f0000 (983040), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0x0 (0)

--------------------------------------
01000240:  	00fe8e93    	ADDI   x29, x29, 16678912
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000, input2=0xf, res=0xf000f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = f000f (983055), write_enable = 1 
	Output: data_rs1 = 0xf0000 (983040), data_rs2 = 0xf (15)

--------------------------------------
01000244:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000248:  	27df1863    	BNE    x30, x29, 10004c5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000248, input2=0x270, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0xf000f (983055)

--------------------------------------
0100024c:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000250:  	ff0100b7    	LUI    x1, 0xfffffff0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
01000254:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000258:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100025c:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0x10 (16)

--------------------------------------
01000260:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000264:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000268:  	00120213    	ADDI   x4, x4, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
0100026c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000270:  	fe5210e3    	BNE    x4, x5, 1000255
Execute Stage Signals
	PCSel=ALU(branch_addr=1000250), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000270, input2=0xffffffe0, res=0x1000250) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000250:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
01000254:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000258:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100025c:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f00, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f00 (251662080), data_rs2 = 0x10 (16)

--------------------------------------
01000260:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000264:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000268:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
0100026c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000270:  	fe5210e3    	BNE    x4, x5, 1000250
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000270, input2=0xffffffe0, res=0x1000250) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000274:  	0f001eb7    	LUI    x29, 0x8fc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf001000, res=0xf001000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = f001000 (251662336), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000278:  	f00e8e93    	ADDI   x29, x29, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf001000, input2=0xffffff00, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xf001000 (251662336), data_rs2 = 0x0 (0)

--------------------------------------
0100027c:  	00f00193    	ADDI   x3, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000280:  	23df1c63    	BNE    x30, x29, 10004b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000280, input2=0x238, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f00 (251662080), data_rs2 = 0xf000f00 (251662080)

--------------------------------------
01000284:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000288:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100028c:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000290:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000294:  	f0f0f137    	LUI    x2, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000298:  	0f010113    	ADDI   x2, x2, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
0100029c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a0:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010002a4:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
010002a8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010002ac:  	fc521ee3    	BNE    x4, x5, 1000271
Execute Stage Signals
	PCSel=ALU(branch_addr=1000288), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002ac, input2=0xffffffdc, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000288:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100028c:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000290:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000294:  	f0f0f137    	LUI    x2, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000298:  	0f010113    	ADDI   x2, x2, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
0100029c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a0:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010002a4:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
010002a8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010002ac:  	fc521ee3    	BNE    x4, x5, 1000271
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002ac, input2=0xffffffdc, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002b0:  	00f00eb7    	LUI    x29, 0xf00000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf00000, res=0xf00000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 29, data_rd = f00000 (15728640), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010002b4:  	0f0e8e93    	ADDI   x29, x29, 252608512
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00000, input2=0xf0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xf00000 (15728640), data_rs2 = 0x10 (16)

--------------------------------------
010002b8:  	01000193    	ADDI   x3, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010002bc:  	1fdf1e63    	BNE    x30, x29, 10004b9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002bc, input2=0x1fc, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0xf000f0 (15728880)

--------------------------------------
010002c0:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002c4:  	00ff00b7    	LUI    x1, 0xf
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0xf (15)

--------------------------------------
010002c8:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
010002cc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d4:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0x10 (16)

--------------------------------------
010002d8:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010002dc:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff, input2=0xf0f0f0f, res=0xf000f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f (983055), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010002e0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
010002e4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010002e8:  	fc521ee3    	BNE    x4, x5, 10002c4
Execute Stage Signals
	PCSel=ALU(branch_addr=10002c4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002e8, input2=0xffffffdc, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002c4:  	00ff00b7    	LUI    x1, 0x800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0xf (15)

--------------------------------------
010002c8:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
010002cc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d4:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0x10 (16)

--------------------------------------
010002d8:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010002dc:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff, input2=0xf0f0f0f, res=0xf000f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f (983055), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010002e0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff (16711935)

--------------------------------------
010002e4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010002e8:  	fc521ee3    	BNE    x4, x5, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002e8, input2=0xffffffdc, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002ec:  	000f0eb7    	LUI    x29, 0x81c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xf0000, res=0xf0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 29, data_rd = f0000 (983040), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0x0 (0)

--------------------------------------
010002f0:  	00fe8e93    	ADDI   x29, x29, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000, input2=0xf, res=0xf000f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = f000f (983055), write_enable = 1 
	Output: data_rs1 = 0xf0000 (983040), data_rs2 = 0xf (15)

--------------------------------------
010002f4:  	01100193    	ADDI   x3, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010002f8:  	1ddf1063    	BNE    x30, x29, 10004b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002f8, input2=0x1c0, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0xf000f (983055)

--------------------------------------
010002fc:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000300:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0x10 (16)

--------------------------------------
01000304:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000308:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
0100030c:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000310:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000314:  	00120213    	ADDI   x4, x4, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000318:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100031c:  	fe5212e3    	BNE    x4, x5, 1000301
Execute Stage Signals
	PCSel=ALU(branch_addr=1000300), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100031c, input2=0xffffffe4, res=0x1000300) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000300:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f00, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f00 (251662080), data_rs2 = 0x10 (16)

--------------------------------------
01000304:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000308:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
0100030c:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000310:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000314:  	00120213    	ADDI   x4, x4, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000318:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100031c:  	fe5212e3    	BNE    x4, x5, 1000301
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100031c, input2=0xffffffe4, res=0x1000300) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000320:  	0f001eb7    	LUI    x29, 0xf001000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf001000, res=0xf001000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = f001000 (251662336), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000324:  	f00e8e93    	ADDI   x29, x29, 4027482112
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf001000, input2=0xffffff00, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xf001000 (251662336), data_rs2 = 0x0 (0)

--------------------------------------
01000328:  	01200193    	ADDI   x3, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
0100032c:  	19df1663    	BNE    x30, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100032c, input2=0x18c, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f00 (251662080), data_rs2 = 0xf000f00 (251662080)

--------------------------------------
01000330:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000334:  	f0f0f137    	LUI    x2, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff00, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf (15)

--------------------------------------
01000338:  	0f010113    	ADDI   x2, x2, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
0100033c:  	0ff010b7    	LUI    x1, 0xff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000340:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000344:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000348:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
0100034c:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000350:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000354:  	fe5210e3    	BNE    x4, x5, 1000339
Execute Stage Signals
	PCSel=ALU(branch_addr=1000334), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000354, input2=0xffffffe0, res=0x1000334) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000334:  	f0f0f137    	LUI    x2, 0xf0f0f000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000338:  	0f010113    	ADDI   x2, x2, 251723776
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
0100033c:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000340:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000344:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000348:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
0100034c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000350:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000354:  	fe5210e3    	BNE    x4, x5, 1000334
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000354, input2=0xffffffe0, res=0x1000334) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000358:  	00f00eb7    	LUI    x29, 0x81c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf00000, res=0xf00000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 29, data_rd = f00000 (15728640), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
0100035c:  	0f0e8e93    	ADDI   x29, x29, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00000, input2=0xf0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xf00000 (15728640), data_rs2 = 0x10 (16)

--------------------------------------
01000360:  	01300193    	ADDI   x3, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
01000364:  	15df1a63    	BNE    x30, x29, 10004b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000364, input2=0x154, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0xf000f0 (15728880)

--------------------------------------
01000368:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100036c:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0x10 (16)

--------------------------------------
01000370:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000374:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0xf (15)

--------------------------------------
01000378:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
0100037c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000384:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff, input2=0xf0f0f0f, res=0xf000f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f (983055), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000388:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
0100038c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000390:  	fc521ee3    	BNE    x4, x5, 1000355
Execute Stage Signals
	PCSel=ALU(branch_addr=100036c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000390, input2=0xffffffdc, res=0x100036c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100036c:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0x10 (16)

--------------------------------------
01000370:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000374:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0xf (15)

--------------------------------------
01000378:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
0100037c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000384:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff, input2=0xf0f0f0f, res=0xf000f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f (983055), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000388:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff (16711935)

--------------------------------------
0100038c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000390:  	fc521ee3    	BNE    x4, x5, 1000355
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000390, input2=0xffffffdc, res=0x100036c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000394:  	000f0eb7    	LUI    x29, 0xf0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xf0000, res=0xf0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 29, data_rd = f0000 (983040), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0x0 (0)

--------------------------------------
01000398:  	00fe8e93    	ADDI   x29, x29, 16678912
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000, input2=0xf, res=0xf000f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = f000f (983055), write_enable = 1 
	Output: data_rs1 = 0xf0000 (983040), data_rs2 = 0xf (15)

--------------------------------------
0100039c:  	01400193    	ADDI   x3, x0, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
010003a0:  	11df1c63    	BNE    x30, x29, 10004bd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003a0, input2=0x118, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0xf000f (983055)

--------------------------------------
010003a4:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003a8:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0x10 (16)

--------------------------------------
010003ac:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010003b0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003b4:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
010003b8:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010003bc:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010003c0:  	00120213    	ADDI   x4, x4, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
010003c4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010003c8:  	fe5210e3    	BNE    x4, x5, 10003ad
Execute Stage Signals
	PCSel=ALU(branch_addr=10003a8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003c8, input2=0xffffffe0, res=0x10003a8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003a8:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f00, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f00 (251662080), data_rs2 = 0x10 (16)

--------------------------------------
010003ac:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010003b0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003b4:  	ff0100b7    	LUI    x1, 0xfffffff0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
010003b8:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010003bc:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010003c0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
010003c4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010003c8:  	fe5210e3    	BNE    x4, x5, 10003a8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003c8, input2=0xffffffe0, res=0x10003a8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010003cc:  	0f001eb7    	LUI    x29, 0x8fc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf001000, res=0xf001000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = f001000 (251662336), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010003d0:  	f00e8e93    	ADDI   x29, x29, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf001000, input2=0xffffff00, res=0xf000f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = f000f00 (251662080), write_enable = 1 
	Output: data_rs1 = 0xf001000 (251662336), data_rs2 = 0x0 (0)

--------------------------------------
010003d4:  	01500193    	ADDI   x3, x0, 21
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
010003d8:  	0fdf1063    	BNE    x30, x29, 10004b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003d8, input2=0xe0, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f00 (251662080), data_rs2 = 0xf000f00 (251662080)

--------------------------------------
010003dc:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003e0:  	f0f0f137    	LUI    x2, 0xf0f0f000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff00, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf (15)

--------------------------------------
010003e4:  	0f010113    	ADDI   x2, x2, 251723776
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
010003e8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003ec:  	0ff010b7    	LUI    x1, 0xff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010003f0:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
010003f4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003f8:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010003fc:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000400:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000404:  	fc521ee3    	BNE    x4, x5, 10003c9
Execute Stage Signals
	PCSel=ALU(branch_addr=10003e0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000404, input2=0xffffffdc, res=0x10003e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003e0:  	f0f0f137    	LUI    x2, 0xf0f0f000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
010003e4:  	0f010113    	ADDI   x2, x2, 251723776
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
010003e8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003ec:  	0ff010b7    	LUI    x1, 0xff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010003f0:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
010003f4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003f8:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010003fc:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000400:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000404:  	fc521ee3    	BNE    x4, x5, 10003c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000404, input2=0xffffffdc, res=0x10003e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000408:  	00f00eb7    	LUI    x29, 0xf00000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf00000, res=0xf00000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 29, data_rd = f00000 (15728640), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
0100040c:  	0f0e8e93    	ADDI   x29, x29, 252608512
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00000, input2=0xf0, res=0xf000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = f000f0 (15728880), write_enable = 1 
	Output: data_rs1 = 0xf00000 (15728640), data_rs2 = 0x10 (16)

--------------------------------------
01000410:  	01600193    	ADDI   x3, x0, 22
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 3, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
01000414:  	0bdf1263    	BNE    x30, x29, 10004d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000414, input2=0xa4, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0xf000f0 (15728880)

--------------------------------------
01000418:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100041c:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0x10 (16)

--------------------------------------
01000420:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000424:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100042c:  	00ff00b7    	LUI    x1, 0xf
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xf000f0 (15728880), data_rs2 = 0xf (15)

--------------------------------------
01000430:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000434:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff, input2=0xf0f0f0f, res=0xf000f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f (983055), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000438:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
0100043c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000440:  	fc521ee3    	BNE    x4, x5, 100041c
Execute Stage Signals
	PCSel=ALU(branch_addr=100041c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000440, input2=0xffffffdc, res=0x100041c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100041c:  	0f0f1137    	LUI    x2, 0xe2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0x10 (16)

--------------------------------------
01000420:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000424:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100042c:  	00ff00b7    	LUI    x1, 0xf
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0xf (15)

--------------------------------------
01000430:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000434:  	0020ff33    	AND    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff, input2=0xf0f0f0f, res=0xf000f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f000f (983055), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000438:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff (16711935)

--------------------------------------
0100043c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000440:  	fc521ee3    	BNE    x4, x5, 100041c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000440, input2=0xffffffdc, res=0x100041c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000444:  	000f0eb7    	LUI    x29, 0x81c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xf0000, res=0xf0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 29, data_rd = f0000 (983040), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0x0 (0)

--------------------------------------
01000448:  	00fe8e93    	ADDI   x29, x29, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000, input2=0xf, res=0xf000f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = f000f (983055), write_enable = 1 
	Output: data_rs1 = 0xf0000 (983040), data_rs2 = 0xf (15)

--------------------------------------
0100044c:  	01700193    	ADDI   x3, x0, 23
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 3, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
01000450:  	07df1463    	BNE    x30, x29, 10004b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000450, input2=0x68, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0xf000f (983055)

--------------------------------------
01000454:  	ff0100b7    	LUI    x1, 0xffffffe0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
01000458:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
0100045c:  	00107133    	AND    x2, x0, x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=AND(input1=0x0, input2=0xff00ff00, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000460:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000464:  	01800193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 3, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
01000468:  	05d11863    	BNE    x2, x29, 10004b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000468, input2=0x50, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100046c:  	00ff00b7    	LUI    x1, 0x800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf000f, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xf000f (983055), data_rs2 = 0xf (15)

--------------------------------------
01000470:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000474:  	0000f133    	AND    x2, x1, x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=AND(input1=0xff00ff, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0x0 (0)

--------------------------------------
01000478:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100047c:  	01900193    	ADDI   x3, x0, 25
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 3, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
01000480:  	03d11c63    	BNE    x2, x29, 10004b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000480, input2=0x38, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000484:  	000070b3    	AND    x1, x0, x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=AND(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000488:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100048c:  	01a00193    	ADDI   x3, x0, 26
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1a, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 26, addr_rd = 3, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1a (26)

--------------------------------------
01000490:  	03d09463    	BNE    x1, x29, 10004b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000490, input2=0x28, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000494:  	111110b7    	LUI    x1, 0x900
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x11111000, res=0x11111000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 17, addr_rd = 1, data_rd = 11111000 (286330880), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000498:  	11108093    	ADDI   x1, x1, 273
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x11111000, input2=0x111, res=0x11111111) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 17, addr_rd = 1, data_rd = 11111111 (286331153), write_enable = 1 
	Output: data_rs1 = 0x11111000 (286330880), data_rs2 = 0x11 (17)

--------------------------------------
0100049c:  	22222137    	LUI    x2, 0x222
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x22222000, res=0x22222000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 2, addr_rd = 2, data_rd = 22222000 (572661760), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x0 (0)

--------------------------------------
010004a0:  	22210113    	ADDI   x2, x2, 546
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x22222000, input2=0x222, res=0x22222222) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 2, addr_rd = 2, data_rd = 22222222 (572662306), write_enable = 1 
	Output: data_rs1 = 0x22222000 (572661760), data_rs2 = 0x22222000 (572661760)

--------------------------------------
010004a4:  	0020f033    	AND    x0, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=AND(input1=0x11111111, input2=0x22222222, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x11111111 (286331153), data_rs2 = 0x22222222 (572662306)

--------------------------------------
010004a8:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004ac:  	01b00193    	ADDI   x3, x0, 27
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1b, res=0x1b) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 27, addr_rd = 3, data_rd = 1b (27), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1b (27)

--------------------------------------
010004b0:  	01d01463    	BNE    x0, x29, 10004b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004b0, input2=0x8, res=0x10004b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004b4:  	00301c63    	BNE    x0, x3, 10004cc
Execute Stage Signals
	PCSel=ALU(branch_addr=10004cc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004b4, input2=0x18, res=0x10004cc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1b (27)

--------------------------------------
010004cc:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010004d0:  	00100193    	ADDI   rv32ui-p-andi.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x10 (16)

--------------------------------------
01000004:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	f0f0ff13    	ANDI   x30, x1, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=AND(input1=0xff00ff00, input2=0xffffff0f, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf (15)

--------------------------------------
0100000c:  	ff010eb7    	LUI    x29, 0xfffffff0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 29, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x10 (16)

--------------------------------------
01000010:  	f00e8e93    	ADDI   x29, x29, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000014:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000018:  	1bdf1463    	BNE    x30, x29, 10001c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000018, input2=0x1a8, res=0x10001c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
0100001c:  	0ff010b7    	LUI    x1, 0x8e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000020:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000024:  	0f00ff13    	ANDI   x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=AND(input1=0xff00ff0, input2=0xf0, res=0xf0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = f0 (240), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x10 (16)

--------------------------------------
01000028:  	0f000e93    	ADDI   x29, x0, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf0, res=0xf0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = f0 (240), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
0100002c:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000030:  	19df1863    	BNE    x30, x29, 10001c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000030, input2=0x190, res=0x10001c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0 (240), data_rs2 = 0xf0 (240)

--------------------------------------
01000034:  	00ff00b7    	LUI    x1, 0x800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xf0 (240), data_rs2 = 0xf (15)

--------------------------------------
01000038:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
0100003c:  	70f0ff13    	ANDI   x30, x1, 1807
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=AND(input1=0xff00ff, input2=0x70f, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf (15)

--------------------------------------
01000040:  	00f00e93    	ADDI   x29, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 29, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000044:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000048:  	17df1c63    	BNE    x30, x29, 10001c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000048, input2=0x178, res=0x10001c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xf (15)

--------------------------------------
0100004c:  	f00ff0b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 1, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
01000050:  	00f08093    	ADDI   x1, x1, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 1, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
01000054:  	0f00ff13    	ANDI   x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=AND(input1=0xf00ff00f, input2=0xf0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x10 (16)

--------------------------------------
01000058:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100005c:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
01000060:  	17df1063    	BNE    x30, x29, 10001c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000060, input2=0x160, res=0x10001c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000064:  	ff0100b7    	LUI    x1, 0xffffffe0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x10 (16)

--------------------------------------
01000068:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
0100006c:  	0f00f093    	ANDI   x1, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=AND(input1=0xff00ff00, input2=0xf0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0x10 (16)

--------------------------------------
01000070:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000074:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000078:  	15d09463    	BNE    x1, x29, 10001c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000078, input2=0x148, res=0x10001c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100007c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000080:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000084:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000088:  	70f0ff13    	ANDI   x30, x1, 1807
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=AND(input1=0xff00ff0, input2=0x70f, res=0x700) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = 700 (1792), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
0100008c:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x700, input2=0x0, res=0x700) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 700 (1792), write_enable = 1 
	Output: data_rs1 = 0x700 (1792), data_rs2 = 0x0 (0)

--------------------------------------
01000090:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000094:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000098:  	fe5214e3    	BNE    x4, x5, 1000080
Execute Stage Signals
	PCSel=ALU(branch_addr=1000080), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000098, input2=0xffffffe8, res=0x1000080) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000080:  	0ff010b7    	LUI    x1, 0x8e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000084:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000088:  	70f0ff13    	ANDI   x30, x1, 1807
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=AND(input1=0xff00ff0, input2=0x70f, res=0x700) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = 700 (1792), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
0100008c:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x700, input2=0x0, res=0x700) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 700 (1792), write_enable = 1 
	Output: data_rs1 = 0x700 (1792), data_rs2 = 0x0 (0)

--------------------------------------
01000090:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000094:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000098:  	fe5214e3    	BNE    x4, x5, 100007d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000098, input2=0xffffffe8, res=0x1000080) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100009c:  	70000e93    	ADDI   x29, x0, 1792
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x700, res=0x700) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 700 (1792), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000a0:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000a4:  	11d31e63    	BNE    x6, x29, 10001c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000a4, input2=0x11c, res=0x10001c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x700 (1792), data_rs2 = 0x700 (1792)

--------------------------------------
010000a8:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000ac:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x700, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0x700 (1792), data_rs2 = 0xf (15)

--------------------------------------
010000b0:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
010000b4:  	0f00ff13    	ANDI   x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=AND(input1=0xff00ff, input2=0xf0, res=0xf0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = f0 (240), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0x10 (16)

--------------------------------------
010000b8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000bc:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0, input2=0x0, res=0xf0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = f0 (240), write_enable = 1 
	Output: data_rs1 = 0xf0 (240), data_rs2 = 0x0 (0)

--------------------------------------
010000c0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
010000c4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010000c8:  	fe5212e3    	BNE    x4, x5, 10000ad
Execute Stage Signals
	PCSel=ALU(branch_addr=10000ac), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000c8, input2=0xffffffe4, res=0x10000ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010000ac:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xf0 (240), data_rs2 = 0xf (15)

--------------------------------------
010000b0:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
010000b4:  	0f00ff13    	ANDI   x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=AND(input1=0xff00ff, input2=0xf0, res=0xf0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = f0 (240), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0x10 (16)

--------------------------------------
010000b8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000bc:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0, input2=0x0, res=0xf0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = f0 (240), write_enable = 1 
	Output: data_rs1 = 0xf0 (240), data_rs2 = 0x0 (0)

--------------------------------------
010000c0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff (16711935)

--------------------------------------
010000c4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010000c8:  	fe5212e3    	BNE    x4, x5, 10000ad
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000c8, input2=0xffffffe4, res=0x10000ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010000cc:  	0f000e93    	ADDI   x29, x0, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf0, res=0xf0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = f0 (240), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010000d0:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000d4:  	0fd31663    	BNE    x6, x29, 10001c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000d4, input2=0xec, res=0x10001c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0 (240), data_rs2 = 0xf0 (240)

--------------------------------------
010000d8:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000dc:  	f00ff0b7    	LUI    x1, 0xf00ff000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 1, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
010000e0:  	00f08093    	ADDI   x1, x1, 15761408
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 1, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
010000e4:  	f0f0ff13    	ANDI   x30, x1, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=AND(input1=0xf00ff00f, input2=0xffffff0f, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0xf (15)

--------------------------------------
010000e8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000f0:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff00f, input2=0x0, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x0 (0)

--------------------------------------
010000f4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
010000f8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010000fc:  	fe5210e3    	BNE    x4, x5, 10000dc
Execute Stage Signals
	PCSel=ALU(branch_addr=10000dc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000fc, input2=0xffffffe0, res=0x10000dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010000dc:  	f00ff0b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 1, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
010000e0:  	00f08093    	ADDI   x1, x1, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 1, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
010000e4:  	f0f0ff13    	ANDI   x30, x1, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=AND(input1=0xf00ff00f, input2=0xffffff0f, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0xf (15)

--------------------------------------
010000e8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000f0:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff00f, input2=0x0, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x0 (0)

--------------------------------------
010000f4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
010000f8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010000fc:  	fe5210e3    	BNE    x4, x5, 10000e1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000fc, input2=0xffffffe0, res=0x10000dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000100:  	f00ffeb7    	LUI    x29, 0xf00ff000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 29, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
01000104:  	00fe8e93    	ADDI   x29, x29, 16678912
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
01000108:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
0100010c:  	0bd31a63    	BNE    x6, x29, 10001c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100010c, input2=0xb4, res=0x10001c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
01000110:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000114:  	0ff010b7    	LUI    x1, 0xff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000118:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
0100011c:  	70f0ff13    	ANDI   x30, x1, 1807
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=AND(input1=0xff00ff0, input2=0x70f, res=0x700) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = 700 (1792), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000120:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000124:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000128:  	fe5216e3    	BNE    x4, x5, 1000114
Execute Stage Signals
	PCSel=ALU(branch_addr=1000114), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000128, input2=0xffffffec, res=0x1000114) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000114:  	0ff010b7    	LUI    x1, 0x8e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000118:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
0100011c:  	70f0ff13    	ANDI   x30, x1, 1807
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=AND(input1=0xff00ff0, input2=0x70f, res=0x700) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = 700 (1792), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000120:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000124:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000128:  	fe5216e3    	BNE    x4, x5, 1000114
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000128, input2=0xffffffec, res=0x1000114) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100012c:  	70000e93    	ADDI   x29, x0, 3868
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x700, res=0x700) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 700 (1792), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000130:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
01000134:  	09df1663    	BNE    x30, x29, 10001d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000134, input2=0x8c, res=0x10001c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x700 (1792), data_rs2 = 0x700 (1792)

--------------------------------------
01000138:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100013c:  	00ff00b7    	LUI    x1, 0xf
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x700, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0x700 (1792), data_rs2 = 0xf (15)

--------------------------------------
01000140:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000144:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000148:  	0f00ff13    	ANDI   x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=AND(input1=0xff00ff, input2=0xf0, res=0xf0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = f0 (240), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0x10 (16)

--------------------------------------
0100014c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000150:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000154:  	fe5214e3    	BNE    x4, x5, 1000139
Execute Stage Signals
	PCSel=ALU(branch_addr=100013c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000154, input2=0xffffffe8, res=0x100013c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100013c:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xf0 (240), data_rs2 = 0xf (15)

--------------------------------------
01000140:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000144:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000148:  	0f00ff13    	ANDI   x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=AND(input1=0xff00ff, input2=0xf0, res=0xf0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = f0 (240), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0x10 (16)

--------------------------------------
0100014c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000150:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000154:  	fe5214e3    	BNE    x4, x5, 100013c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000154, input2=0xffffffe8, res=0x100013c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000158:  	0f000e93    	ADDI   x29, x0, 2300
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf0, res=0xf0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = f0 (240), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
0100015c:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000160:  	07df1063    	BNE    x30, x29, 10001dd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000160, input2=0x60, res=0x10001c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0 (240), data_rs2 = 0xf0 (240)

--------------------------------------
01000164:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000168:  	f00ff0b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 1, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
0100016c:  	00f08093    	ADDI   x1, x1, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 1, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
01000170:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000178:  	70f0ff13    	ANDI   x30, x1, 1807
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=AND(input1=0xf00ff00f, input2=0x70f, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0xf (15)

--------------------------------------
0100017c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
01000180:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000184:  	fe5212e3    	BNE    x4, x5, 1000168
Execute Stage Signals
	PCSel=ALU(branch_addr=1000168), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000184, input2=0xffffffe4, res=0x1000168) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000168:  	f00ff0b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 1, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
0100016c:  	00f08093    	ADDI   x1, x1, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 1, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
01000170:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000178:  	70f0ff13    	ANDI   x30, x1, 1807
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=AND(input1=0xf00ff00f, input2=0x70f, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0xf (15)

--------------------------------------
0100017c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
01000180:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000184:  	fe5212e3    	BNE    x4, x5, 1000168
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000184, input2=0xffffffe4, res=0x1000168) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000188:  	00f00e93    	ADDI   x29, x0, 2076
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 29, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
0100018c:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000190:  	03df1863    	BNE    x30, x29, 10001cd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000190, input2=0x30, res=0x10001c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xf (15)

--------------------------------------
01000194:  	0f007093    	ANDI   x1, x0, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=AND(input1=0x0, input2=0xf0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000198:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100019c:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001a0:  	03d09063    	BNE    x1, x29, 10001dd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a0, input2=0x20, res=0x10001c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001a4:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xf (15)

--------------------------------------
010001a8:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
010001ac:  	70f0f013    	ANDI   x0, x1, 1807
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=AND(input1=0xff00ff, input2=0x70f, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 0, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf (15)

--------------------------------------
010001b0:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b4:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010001b8:  	01d01463    	BNE    x0, x29, 10001d5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001b8, input2=0x8, res=0x10001c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001bc:  	00301c63    	BNE    x0, x3, 10001d4
Execute Stage Signals
	PCSel=ALU(branch_addr=10001d4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001bc, input2=0x18, res=0x10001d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010001d4:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 =rv32ui-p-auipc.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00002517    	AUIPC  x10, 0x2000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000000, input2=0x2000, res=0x1002000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 10, data_rd = 1002000 (16785408), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	71c50513    	ADDI   x10, x10, 1908736000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1002000, input2=0x71c, res=0x100271c) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 10, addr_rs2 = 28, addr_rd = 10, data_rd = 100271c (16787228), write_enable = 1 
	Output: data_rs1 = 0x1002000 (16785408), data_rs2 = 0x1c (28)

--------------------------------------
01000008:  	004005ef    	JAL    x11, 100000c
Execute Stage Signals
	PCSel=ALU(branch_addr=100000c), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=JumpADD(input1=0x1000008, input2=0x4, res=0x100000c) ,MemRW=Write, WBSel=PC+4, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 11, data_rd = 100000c (16777228), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
0100000c:  	40b50533    	SUB    x10, x10, x11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0x100271c, input2=0x100000c, res=0x2710) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 10, addr_rs2 = 11, addr_rd = 10, data_rd = 2710 (10000), write_enable = 1 
	Output: data_rs1 = 0x100271c (16787228), data_rs2 = 0x100000c (16777228)

--------------------------------------
01000010:  	00002eb7    	LUI    x29, 0x2000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x2000, res=0x2000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 2000 (8192), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000014:  	710e8e93    	ADDI   x29, x29, 1896775680
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x2000, input2=0x710, res=0x2710) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = 2710 (10000), write_enable = 1 
	Output: data_rs1 = 0x2000 (8192), data_rs2 = 0x10 (16)

--------------------------------------
01000018:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100001c:  	03d51463    	BNE    x10, x29, 1000059
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100001c, input2=0x28, res=0x1000044) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 10, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2710 (10000), data_rs2 = 0x2710 (10000)

--------------------------------------
01000020:  	ffffe517    	AUIPC  x10, 0xffffe000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000020, input2=0xffffe000, res=0xffe020) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 10, data_rd = ffe020 (16769056), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
01000024:  	8fc50513    	ADDI   x10, x10, 2412052480
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xffe020, input2=0xfffff8fc, res=0xffd91c) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 10, addr_rs2 = 28, addr_rd = 10, data_rd = ffd91c (16767260), write_enable = 1 
	Output: data_rs1 = 0xffe020 (16769056), data_rs2 = 0x1c (28)

--------------------------------------
01000028:  	004005ef    	JAL    x11, 100002c
Execute Stage Signals
	PCSel=ALU(branch_addr=100002c), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=JumpADD(input1=0x1000028, input2=0x4, res=0x100002c) ,MemRW=Write, WBSel=PC+4, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 11, data_rd = 100002c (16777260), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
0100002c:  	40b50533    	SUB    x10, x10, x11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SUB(input1=0xffd91c, input2=0x100002c, res=0xffffd8f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 10, addr_rs2 = 11, addr_rd = 10, data_rd = ffffd8f0 (4294957296), write_enable = 1 
	Output: data_rs1 = 0xffd91c (16767260), data_rs2 = 0x100002c (16777260)

--------------------------------------
01000030:  	ffffeeb7    	LUI    x29, 0xffffe000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xffffe000, res=0xffffe000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 29, data_rd = ffffe000 (4294959104), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
01000034:  	8f0e8e93    	ADDI   x29, x29, 2400092160
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xffffe000, input2=0xfffff8f0, res=0xffffd8f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = ffffd8f0 (4294957296), write_enable = 1 
	Output: data_rs1 = 0xffffe000 (4294959104), data_rs2 = 0x10 (16)

--------------------------------------
01000038:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100003c:  	01d51463    	BNE    x10, x29, 1000059
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100003c, input2=0x8, res=0x1000044) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 10, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffd8f0 (4294957296), data_rs2 = 0xffffd8f0 (4294957296)

--------------------------------------
01000040:  	00301c63    	BNE    x0, x3, 1000058
Execute Stage Signals
	PCSel=ALU(branch_addr=1000058), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000040, input2=0x18, res=0x1000058) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
01000058:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100005c:  	00100193    	ADDI   x3, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000060:  	00000073    	ECALL  
rv32ui-p-beq.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000004:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	00208663    	BEQ    x1, x2, 100000e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000018), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100000c, input2=0xc, res=0x1000018) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000018:  	fe208ee3    	BEQ    x1, x2, 1000014
Execute Stage Signals
	PCSel=ALU(branch_addr=1000014), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000018, input2=0xfffffffc, res=0x1000014) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000014:  	00301663    	BNE    x0, x3, 1000020
Execute Stage Signals
	PCSel=ALU(branch_addr=1000020), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000014, input2=0xc, res=0x1000020) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000020:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000024:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000028:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
0100002c:  	00208663    	BEQ    x1, x2, 100002e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000038), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100002c, input2=0xc, res=0x1000038) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000038:  	fe208ee3    	BEQ    x1, x2, 1000034
Execute Stage Signals
	PCSel=ALU(branch_addr=1000034), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000038, input2=0xfffffffc, res=0x1000034) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000034:  	00301663    	BNE    x0, x3, 1000040
Execute Stage Signals
	PCSel=ALU(branch_addr=1000040), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000034, input2=0xc, res=0x1000040) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
01000040:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000044:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000048:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100004c:  	00208663    	BEQ    x1, x2, 100004e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000058), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100004c, input2=0xc, res=0x1000058) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000058:  	fe208ee3    	BEQ    x1, x2, 1000054
Execute Stage Signals
	PCSel=ALU(branch_addr=1000054), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000058, input2=0xfffffffc, res=0x1000054) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000054:  	00301663    	BNE    x0, x3, 1000060
Execute Stage Signals
	PCSel=ALU(branch_addr=1000060), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000054, input2=0xc, res=0x1000060) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000060:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
01000064:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000068:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100006c:  	00208463    	BEQ    x1, x2, 100006e
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100006c, input2=0x8, res=0x1000074) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000070:  	00301463    	BNE    x0, x3, 1000078
Execute Stage Signals
	PCSel=ALU(branch_addr=1000078), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000070, input2=0x8, res=0x1000078) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
01000078:  	fe208ee3    	BEQ    x1, x2, 1000074
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000078, input2=0xfffffffc, res=0x1000074) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
0100007c:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000080:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000084:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000088:  	00208463    	BEQ    x1, x2, 100008a
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000088, input2=0x8, res=0x1000090) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
0100008c:  	00301463    	BNE    x0, x3, 1000094
Execute Stage Signals
	PCSel=ALU(branch_addr=1000094), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100008c, input2=0x8, res=0x1000094) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000094:  	fe208ee3    	BEQ    x1, x2, 1000090
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000094, input2=0xfffffffc, res=0x1000090) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000098:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100009c:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000a0:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010000a4:  	00208463    	BEQ    x1, x2, 10000a6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000a4, input2=0x8, res=0x10000ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1 (1)

--------------------------------------
010000a8:  	00301463    	BNE    x0, x3, 10000b0
Execute Stage Signals
	PCSel=ALU(branch_addr=10000b0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000a8, input2=0x8, res=0x10000b0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000b0:  	fe208ee3    	BEQ    x1, x2, 10000ac
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000b0, input2=0xfffffffc, res=0x10000ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1 (1)

--------------------------------------
010000b4:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000b8:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010000bc:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000c0:  	00208463    	BEQ    x1, x2, 10000c2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000c0, input2=0x8, res=0x10000c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010000c4:  	00301463    	BNE    x0, x3, 10000cc
Execute Stage Signals
	PCSel=ALU(branch_addr=10000cc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000c4, input2=0x8, res=0x10000cc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000cc:  	fe208ee3    	BEQ    x1, x2, 10000c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000cc, input2=0xfffffffc, res=0x10000c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010000d0:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
010000d4:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000d8:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000dc:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000e0:  	1e208063    	BEQ    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000e0, input2=0x1e0, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010000e4:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010000ec:  	fe5216e3    	BNE    x4, x5, 10000d1
Execute Stage Signals
	PCSel=ALU(branch_addr=10000d8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000ec, input2=0xffffffec, res=0x10000d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010000d8:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000dc:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000e0:  	1e208063    	BEQ    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000e0, input2=0x1e0, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010000e4:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010000e8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010000ec:  	fe5216e3    	BNE    x4, x5, 10000d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000ec, input2=0xffffffec, res=0x10000d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010000f0:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010000f4:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000f8:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000fc:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000100:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000104:  	1a208e63    	BEQ    x1, x2, 10002a6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000104, input2=0x1bc, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000108:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100010c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000110:  	fe5214e3    	BNE    x4, x5, 10000f8
Execute Stage Signals
	PCSel=ALU(branch_addr=10000f8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000110, input2=0xffffffe8, res=0x10000f8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010000f8:  	00000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000fc:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000100:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000104:  	1a208e63    	BEQ    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000104, input2=0x1bc, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000108:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
0100010c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000110:  	fe5214e3    	BNE    x4, x5, 10000f5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000110, input2=0xffffffe8, res=0x10000f8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000114:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000118:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100011c:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000120:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000124:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100012c:  	18208a63    	BEQ    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100012c, input2=0x194, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000130:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000134:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000138:  	fe5212e3    	BNE    x4, x5, 100011d
Execute Stage Signals
	PCSel=ALU(branch_addr=100011c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000138, input2=0xffffffe4, res=0x100011c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100011c:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000120:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000124:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100012c:  	18208a63    	BEQ    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100012c, input2=0x194, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000130:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000134:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000138:  	fe5212e3    	BNE    x4, x5, 100011d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000138, input2=0xffffffe4, res=0x100011c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100013c:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000140:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000144:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000148:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100014c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000150:  	16208863    	BEQ    x1, x2, 10002b2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000150, input2=0x170, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000154:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000158:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100015c:  	fe5214e3    	BNE    x4, x5, 1000144
Execute Stage Signals
	PCSel=ALU(branch_addr=1000144), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100015c, input2=0xffffffe8, res=0x1000144) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000144:  	00000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000148:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100014c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000150:  	16208863    	BEQ    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000150, input2=0x170, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000154:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000158:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100015c:  	fe5214e3    	BNE    x4, x5, 1000141
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100015c, input2=0xffffffe8, res=0x1000144) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000160:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000164:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000168:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100016c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000170:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000174:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000178:  	14208463    	BEQ    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000178, input2=0x148, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100017c:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000180:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000184:  	fe5212e3    	BNE    x4, x5, 1000169
Execute Stage Signals
	PCSel=ALU(branch_addr=1000168), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000184, input2=0xffffffe4, res=0x1000168) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000168:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100016c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000170:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000174:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000178:  	14208463    	BEQ    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000178, input2=0x148, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100017c:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000180:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000184:  	fe5212e3    	BNE    x4, x5, 1000169
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000184, input2=0xffffffe4, res=0x1000168) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000188:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100018c:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000190:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000194:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100019c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001a0:  	12208063    	BEQ    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a0, input2=0x120, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001a4:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001a8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001ac:  	fe5212e3    	BNE    x4, x5, 1000191
Execute Stage Signals
	PCSel=ALU(branch_addr=1000190), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001ac, input2=0xffffffe4, res=0x1000190) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000190:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000194:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100019c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001a0:  	12208063    	BEQ    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a0, input2=0x120, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001a4:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010001a8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001ac:  	fe5212e3    	BNE    x4, x5, 1000191
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001ac, input2=0xffffffe4, res=0x1000190) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001b0:  	00f00193    	ADDI   x3, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010001b4:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b8:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001bc:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001c0:  	10208063    	BEQ    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c0, input2=0x100, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001c4:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001cc:  	fe5216e3    	BNE    x4, x5, 10001b1
Execute Stage Signals
	PCSel=ALU(branch_addr=10001b8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001cc, input2=0xffffffec, res=0x10001b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001b8:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001bc:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001c0:  	10208063    	BEQ    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c0, input2=0x100, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001c4:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010001c8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001cc:  	fe5216e3    	BNE    x4, x5, 10001b1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001cc, input2=0xffffffec, res=0x10001b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001d0:  	01000193    	ADDI   x3, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010001d4:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d8:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001dc:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001e0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e4:  	0c208e63    	BEQ    x1, x2, 10002a6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e4, input2=0xdc, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001e8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001ec:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001f0:  	fe5214e3    	BNE    x4, x5, 10001d8
Execute Stage Signals
	PCSel=ALU(branch_addr=10001d8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001f0, input2=0xffffffe8, res=0x10001d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001d8:  	00000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001dc:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001e0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e4:  	0c208e63    	BEQ    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e4, input2=0xdc, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001e8:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010001ec:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001f0:  	fe5214e3    	BNE    x4, x5, 10001d5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001f0, input2=0xffffffe8, res=0x10001d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001f4:  	01100193    	ADDI   x3, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010001f8:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001fc:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000200:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000204:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100020c:  	0a208a63    	BEQ    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100020c, input2=0xb4, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000210:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000214:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000218:  	fe5212e3    	BNE    x4, x5, 10001fd
Execute Stage Signals
	PCSel=ALU(branch_addr=10001fc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000218, input2=0xffffffe4, res=0x10001fc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001fc:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000200:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000204:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100020c:  	0a208a63    	BEQ    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100020c, input2=0xb4, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000210:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000214:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000218:  	fe5212e3    	BNE    x4, x5, 10001fd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000218, input2=0xffffffe4, res=0x10001fc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100021c:  	01200193    	ADDI   x3, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
01000220:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000224:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000228:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000230:  	08208863    	BEQ    x1, x2, 10002b2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000230, input2=0x90, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000234:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000238:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100023c:  	fe5214e3    	BNE    x4, x5, 1000224
Execute Stage Signals
	PCSel=ALU(branch_addr=1000224), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100023c, input2=0xffffffe8, res=0x1000224) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000224:  	00000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000228:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000230:  	08208863    	BEQ    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000230, input2=0x90, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000234:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000238:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100023c:  	fe5214e3    	BNE    x4, x5, 1000221
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100023c, input2=0xffffffe8, res=0x1000224) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000240:  	01300193    	ADDI   x3, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
01000244:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000248:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100024c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000250:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000254:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000258:  	06208463    	BEQ    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000258, input2=0x68, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100025c:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000260:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000264:  	fe5212e3    	BNE    x4, x5, 1000249
Execute Stage Signals
	PCSel=ALU(branch_addr=1000248), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000264, input2=0xffffffe4, res=0x1000248) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000248:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100024c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000250:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000254:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000258:  	06208463    	BEQ    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000258, input2=0x68, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100025c:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000260:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000264:  	fe5212e3    	BNE    x4, x5, 1000249
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000264, input2=0xffffffe4, res=0x1000248) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000268:  	01400193    	ADDI   x3, x0, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
0100026c:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000270:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000274:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100027c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000280:  	04208063    	BEQ    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000280, input2=0x40, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000284:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000288:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100028c:  	fe5212e3    	BNE    x4, x5, 1000271
Execute Stage Signals
	PCSel=ALU(branch_addr=1000270), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100028c, input2=0xffffffe4, res=0x1000270) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000270:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000274:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100027c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000280:  	04208063    	BEQ    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000280, input2=0x40, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000284:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000288:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100028c:  	fe5212e3    	BNE    x4, x5, 1000271
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100028c, input2=0xffffffe4, res=0x1000270) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000290:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000294:  	00000a63    	BEQ    x0, x0, 1000294
Execute Stage Signals
	PCSel=ALU(branch_addr=10002a8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000294, input2=0x14, res=0x10002a8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a8:  	00108093    	ADDI   x1, x1, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x2, input2=0x1, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002b0:  	00300e93    	ADDI   x29, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 29, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
010002b4:  	01500193    	ADDI   x3, x0, 21
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
010002b8:  	01d09463    	BNE    x1, x29, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002b8, input2=0x8, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x3 (3)

--------------------------------------
010002bc:  	00301c63    	BNE    x0, x3, 10002d4
Execute Stage Signals
	PCSel=ALU(branch_addr=10002d4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002bc, input2=0x18, res=0x10002d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
010002d4:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010002d8:  	00100193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
010002dc:  	00000073    	ECALL  
rv32ui-p-bge.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000004:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	0020d663    	BGE    x1, x2, 100000e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000018), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100000c, input2=0xc, res=0x1000018) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000018:  	fe20dee3    	BGE    x1, x2, 1000014
Execute Stage Signals
	PCSel=ALU(branch_addr=1000014), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000018, input2=0xfffffffc, res=0x1000014) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000014:  	00301663    	BNE    x0, x3, 1000020
Execute Stage Signals
	PCSel=ALU(branch_addr=1000020), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000014, input2=0xc, res=0x1000020) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000020:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000024:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000028:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
0100002c:  	0020d663    	BGE    x1, x2, 100002e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000038), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100002c, input2=0xc, res=0x1000038) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000038:  	fe20dee3    	BGE    x1, x2, 1000034
Execute Stage Signals
	PCSel=ALU(branch_addr=1000034), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000038, input2=0xfffffffc, res=0x1000034) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000034:  	00301663    	BNE    x0, x3, 1000040
Execute Stage Signals
	PCSel=ALU(branch_addr=1000040), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000034, input2=0xc, res=0x1000040) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
01000040:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000044:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000048:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100004c:  	0020d663    	BGE    x1, x2, 100004e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000058), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100004c, input2=0xc, res=0x1000058) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000058:  	fe20dee3    	BGE    x1, x2, 1000054
Execute Stage Signals
	PCSel=ALU(branch_addr=1000054), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000058, input2=0xfffffffc, res=0x1000054) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000054:  	00301663    	BNE    x0, x3, 1000060
Execute Stage Signals
	PCSel=ALU(branch_addr=1000060), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000054, input2=0xc, res=0x1000060) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000060:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
01000064:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000068:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100006c:  	0020d663    	BGE    x1, x2, 100006e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000078), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100006c, input2=0xc, res=0x1000078) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000078:  	fe20dee3    	BGE    x1, x2, 1000074
Execute Stage Signals
	PCSel=ALU(branch_addr=1000074), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000078, input2=0xfffffffc, res=0x1000074) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000074:  	00301663    	BNE    x0, x3, 1000080
Execute Stage Signals
	PCSel=ALU(branch_addr=1000080), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000074, input2=0xc, res=0x1000080) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
01000080:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000084:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000088:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100008c:  	0020d663    	BGE    x1, x2, 100008e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000098), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100008c, input2=0xc, res=0x1000098) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000098:  	fe20dee3    	BGE    x1, x2, 1000094
Execute Stage Signals
	PCSel=ALU(branch_addr=1000094), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000098, input2=0xfffffffc, res=0x1000094) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000094:  	00301663    	BNE    x0, x3, 10000a0
Execute Stage Signals
	PCSel=ALU(branch_addr=10000a0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000094, input2=0xc, res=0x10000a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
010000a0:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000a4:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000a8:  	ffe00113    	ADDI   x2, x0, 4294967294
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffffffe, res=0xfffffffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 2, data_rd = fffffffe (4294967294), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1e (30)

--------------------------------------
010000ac:  	0020d663    	BGE    x1, x2, 10000ae
Execute Stage Signals
	PCSel=ALU(branch_addr=10000b8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000ac, input2=0xc, res=0x10000b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
010000b8:  	fe20dee3    	BGE    x1, x2, 10000b4
Execute Stage Signals
	PCSel=ALU(branch_addr=10000b4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000b8, input2=0xfffffffc, res=0x10000b4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
010000b4:  	00301663    	BNE    x0, x3, 10000c0
Execute Stage Signals
	PCSel=ALU(branch_addr=10000c0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000b4, input2=0xc, res=0x10000c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000c0:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000c4:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000c8:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000cc:  	0020d463    	BGE    x1, x2, 10000ce
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000cc, input2=0x8, res=0x10000d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010000d0:  	00301463    	BNE    x0, x3, 10000d8
Execute Stage Signals
	PCSel=ALU(branch_addr=10000d8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000d0, input2=0x8, res=0x10000d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000d8:  	fe20dee3    	BGE    x1, x2, 10000d4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000d8, input2=0xfffffffc, res=0x10000d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010000dc:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
010000e0:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000e4:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010000e8:  	0020d463    	BGE    x1, x2, 10000ea
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000e8, input2=0x8, res=0x10000f0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1 (1)

--------------------------------------
010000ec:  	00301463    	BNE    x0, x3, 10000f4
Execute Stage Signals
	PCSel=ALU(branch_addr=10000f4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000ec, input2=0x8, res=0x10000f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
010000f4:  	fe20dee3    	BGE    x1, x2, 10000f0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000f4, input2=0xfffffffc, res=0x10000f0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1 (1)

--------------------------------------
010000f8:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010000fc:  	ffe00093    	ADDI   x1, x0, 4294967294
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffffffe, res=0xfffffffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 1, data_rd = fffffffe (4294967294), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1e (30)

--------------------------------------
01000100:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000104:  	0020d463    	BGE    x1, x2, 1000106
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000104, input2=0x8, res=0x100010c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffffffe (4294967294), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000108:  	00301463    	BNE    x0, x3, 1000110
Execute Stage Signals
	PCSel=ALU(branch_addr=1000110), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000108, input2=0x8, res=0x1000110) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
01000110:  	fe20dee3    	BGE    x1, x2, 100010c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000110, input2=0xfffffffc, res=0x100010c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffffffe (4294967294), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000114:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000118:  	ffe00093    	ADDI   x1, x0, 4294967294
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffffffe, res=0xfffffffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 1, data_rd = fffffffe (4294967294), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1e (30)

--------------------------------------
0100011c:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
01000120:  	0020d463    	BGE    x1, x2, 1000122
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000120, input2=0x8, res=0x1000128) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffffffe (4294967294), data_rs2 = 0x1 (1)

--------------------------------------
01000124:  	00301463    	BNE    x0, x3, 100012c
Execute Stage Signals
	PCSel=ALU(branch_addr=100012c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000124, input2=0x8, res=0x100012c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100012c:  	fe20dee3    	BGE    x1, x2, 1000128
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100012c, input2=0xfffffffc, res=0x1000128) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffffffe (4294967294), data_rs2 = 0x1 (1)

--------------------------------------
01000130:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000134:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000138:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100013c:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000140:  	1e20d063    	BGE    x1, x2, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000140, input2=0x1e0, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000144:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000148:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100014c:  	fe5216e3    	BNE    x4, x5, 1000131
Execute Stage Signals
	PCSel=ALU(branch_addr=1000138), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100014c, input2=0xffffffec, res=0x1000138) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000138:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100013c:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000140:  	1e20d063    	BGE    x1, x2, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000140, input2=0x1e0, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000144:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000148:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100014c:  	fe5216e3    	BNE    x4, x5, 1000131
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100014c, input2=0xffffffec, res=0x1000138) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000150:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000154:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000158:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100015c:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000160:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000164:  	1a20de63    	BGE    x1, x2, 1000306
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000164, input2=0x1bc, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000168:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100016c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000170:  	fe5214e3    	BNE    x4, x5, 1000158
Execute Stage Signals
	PCSel=ALU(branch_addr=1000158), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000170, input2=0xffffffe8, res=0x1000158) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000158:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100015c:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000160:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000164:  	1a20de63    	BGE    x1, x2, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000164, input2=0x1bc, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000168:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100016c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000170:  	fe5214e3    	BNE    x4, x5, 1000155
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000170, input2=0xffffffe8, res=0x1000158) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000174:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000178:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100017c:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000180:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000184:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100018c:  	1820da63    	BGE    x1, x2, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100018c, input2=0x194, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000190:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000194:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000198:  	fe5212e3    	BNE    x4, x5, 100017d
Execute Stage Signals
	PCSel=ALU(branch_addr=100017c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000198, input2=0xffffffe4, res=0x100017c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100017c:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000180:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000184:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100018c:  	1820da63    	BGE    x1, x2, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100018c, input2=0x194, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000190:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000194:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000198:  	fe5212e3    	BNE    x4, x5, 100017d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000198, input2=0xffffffe4, res=0x100017c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100019c:  	00f00193    	ADDI   x3, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010001a0:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001a4:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001a8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001ac:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b0:  	1620d863    	BGE    x1, x2, 1000312
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001b0, input2=0x170, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
010001b4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001b8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001bc:  	fe5214e3    	BNE    x4, x5, 10001a4
Execute Stage Signals
	PCSel=ALU(branch_addr=10001a4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001bc, input2=0xffffffe8, res=0x10001a4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001a4:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001a8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001ac:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b0:  	1620d863    	BGE    x1, x2, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001b0, input2=0x170, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
010001b4:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001b8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001bc:  	fe5214e3    	BNE    x4, x5, 10001a1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001bc, input2=0xffffffe8, res=0x10001a4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001c0:  	01000193    	ADDI   x3, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010001c4:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c8:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001cc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d0:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d8:  	1420d463    	BGE    x1, x2, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d8, input2=0x148, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
010001dc:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001e0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e4:  	fe5212e3    	BNE    x4, x5, 10001c9
Execute Stage Signals
	PCSel=ALU(branch_addr=10001c8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e4, input2=0xffffffe4, res=0x10001c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001c8:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001cc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d0:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d8:  	1420d463    	BGE    x1, x2, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d8, input2=0x148, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
010001dc:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001e0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e4:  	fe5212e3    	BNE    x4, x5, 10001c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e4, input2=0xffffffe4, res=0x10001c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001e8:  	01100193    	ADDI   x3, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010001ec:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f0:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001f4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001fc:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000200:  	1220d063    	BGE    x1, x2, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000200, input2=0x120, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000204:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000208:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100020c:  	fe5212e3    	BNE    x4, x5, 10001f1
Execute Stage Signals
	PCSel=ALU(branch_addr=10001f0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100020c, input2=0xffffffe4, res=0x10001f0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001f0:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001f4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001fc:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000200:  	1220d063    	BGE    x1, x2, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000200, input2=0x120, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000204:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000208:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100020c:  	fe5212e3    	BNE    x4, x5, 10001f1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100020c, input2=0xffffffe4, res=0x10001f0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000210:  	01200193    	ADDI   x3, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
01000214:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000218:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100021c:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000220:  	1020d063    	BGE    x1, x2, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000220, input2=0x100, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000224:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000228:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	fe5216e3    	BNE    x4, x5, 1000211
Execute Stage Signals
	PCSel=ALU(branch_addr=1000218), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100022c, input2=0xffffffec, res=0x1000218) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000218:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100021c:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000220:  	1020d063    	BGE    x1, x2, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000220, input2=0x100, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000224:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000228:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	fe5216e3    	BNE    x4, x5, 1000211
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100022c, input2=0xffffffec, res=0x1000218) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000230:  	01300193    	ADDI   x3, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
01000234:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000238:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100023c:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000240:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000244:  	0c20de63    	BGE    x1, x2, 1000306
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000244, input2=0xdc, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000248:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100024c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000250:  	fe5214e3    	BNE    x4, x5, 1000238
Execute Stage Signals
	PCSel=ALU(branch_addr=1000238), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000250, input2=0xffffffe8, res=0x1000238) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000238:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100023c:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000240:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000244:  	0c20de63    	BGE    x1, x2, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000244, input2=0xdc, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000248:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100024c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000250:  	fe5214e3    	BNE    x4, x5, 1000235
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000250, input2=0xffffffe8, res=0x1000238) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000254:  	01400193    	ADDI   x3, x0, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
01000258:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100025c:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000260:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000264:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100026c:  	0a20da63    	BGE    x1, x2, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100026c, input2=0xb4, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000270:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000274:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000278:  	fe5212e3    	BNE    x4, x5, 100025d
Execute Stage Signals
	PCSel=ALU(branch_addr=100025c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000278, input2=0xffffffe4, res=0x100025c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100025c:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000260:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000264:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100026c:  	0a20da63    	BGE    x1, x2, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100026c, input2=0xb4, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000270:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000274:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000278:  	fe5212e3    	BNE    x4, x5, 100025d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000278, input2=0xffffffe4, res=0x100025c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100027c:  	01500193    	ADDI   x3, x0, 21
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
01000280:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000284:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000288:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100028c:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000290:  	0820d863    	BGE    x1, x2, 1000312
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000290, input2=0x90, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000294:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000298:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100029c:  	fe5214e3    	BNE    x4, x5, 1000284
Execute Stage Signals
	PCSel=ALU(branch_addr=1000284), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100029c, input2=0xffffffe8, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000284:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000288:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100028c:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000290:  	0820d863    	BGE    x1, x2, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000290, input2=0x90, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000294:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000298:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100029c:  	fe5214e3    	BNE    x4, x5, 1000281
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100029c, input2=0xffffffe8, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002a0:  	01600193    	ADDI   x3, x0, 22
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 3, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
010002a4:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a8:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010002ac:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002b0:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002b4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002b8:  	0620d463    	BGE    x1, x2, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002b8, input2=0x68, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
010002bc:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010002c0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002c4:  	fe5212e3    	BNE    x4, x5, 10002a9
Execute Stage Signals
	PCSel=ALU(branch_addr=10002a8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c4, input2=0xffffffe4, res=0x10002a8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002a8:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010002ac:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002b0:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002b4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002b8:  	0620d463    	BGE    x1, x2, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002b8, input2=0x68, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
010002bc:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010002c0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002c4:  	fe5212e3    	BNE    x4, x5, 10002a9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c4, input2=0xffffffe4, res=0x10002a8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002c8:  	01700193    	ADDI   x3, x0, 23
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 3, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
010002cc:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d0:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010002d4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002dc:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002e0:  	0420d063    	BGE    x1, x2, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002e0, input2=0x40, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
010002e4:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010002e8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002ec:  	fe5212e3    	BNE    x4, x5, 10002d1
Execute Stage Signals
	PCSel=ALU(branch_addr=10002d0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002ec, input2=0xffffffe4, res=0x10002d0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002d0:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010002d4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002dc:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002e0:  	0420d063    	BGE    x1, x2, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002e0, input2=0x40, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
010002e4:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010002e8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002ec:  	fe5212e3    	BNE    x4, x5, 10002d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002ec, input2=0xffffffe4, res=0x10002d0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002f0:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010002f4:  	0000da63    	BGE    x1, x0, 10002f4
Execute Stage Signals
	PCSel=ALU(branch_addr=1000308), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002f4, input2=0x14, res=0x1000308) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000308:  	00108093    	ADDI   x1, x1, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x2, input2=0x1, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000310:  	00300e93    	ADDI   x29, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 29, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
01000314:  	01800193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 3, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
01000318:  	01d09463    	BNE    x1, x29, 1000320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000318, input2=0x8, res=0x1000320) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x3 (3)

--------------------------------------
0100031c:  	00301c63    	BNE    x0, x3, 1000334
Execute Stage Signals
	PCSel=ALU(branch_addr=1000334), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100031c, input2=0x18, res=0x1000334) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
01000334:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000338:  	00100193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
0100033c:  	00000073    	ECALL  
rv32ui-p-bgeu.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000004:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	0020f663    	BGEU    x1, x2, 100000e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000018), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100000c, input2=0xc, res=0x1000018) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000018:  	fe20fee3    	BGEU    x1, x2, 1000014
Execute Stage Signals
	PCSel=ALU(branch_addr=1000014), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000018, input2=0xfffffffc, res=0x1000014) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000014:  	00301663    	BNE    x0, x3, 1000020
Execute Stage Signals
	PCSel=ALU(branch_addr=1000020), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000014, input2=0xc, res=0x1000020) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000020:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000024:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000028:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
0100002c:  	0020f663    	BGEU    x1, x2, 100002e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000038), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100002c, input2=0xc, res=0x1000038) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000038:  	fe20fee3    	BGEU    x1, x2, 1000034
Execute Stage Signals
	PCSel=ALU(branch_addr=1000034), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000038, input2=0xfffffffc, res=0x1000034) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000034:  	00301663    	BNE    x0, x3, 1000040
Execute Stage Signals
	PCSel=ALU(branch_addr=1000040), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000034, input2=0xc, res=0x1000040) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
01000040:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000044:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000048:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100004c:  	0020f663    	BGEU    x1, x2, 100004e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000058), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100004c, input2=0xc, res=0x1000058) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000058:  	fe20fee3    	BGEU    x1, x2, 1000054
Execute Stage Signals
	PCSel=ALU(branch_addr=1000054), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000058, input2=0xfffffffc, res=0x1000054) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000054:  	00301663    	BNE    x0, x3, 1000060
Execute Stage Signals
	PCSel=ALU(branch_addr=1000060), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000054, input2=0xc, res=0x1000060) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000060:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
01000064:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000068:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100006c:  	0020f663    	BGEU    x1, x2, 100006e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000078), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100006c, input2=0xc, res=0x1000078) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000078:  	fe20fee3    	BGEU    x1, x2, 1000074
Execute Stage Signals
	PCSel=ALU(branch_addr=1000074), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000078, input2=0xfffffffc, res=0x1000074) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000074:  	00301663    	BNE    x0, x3, 1000080
Execute Stage Signals
	PCSel=ALU(branch_addr=1000080), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000074, input2=0xc, res=0x1000080) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
01000080:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000084:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000088:  	ffe00113    	ADDI   x2, x0, 4294967294
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffffffe, res=0xfffffffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 2, data_rd = fffffffe (4294967294), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1e (30)

--------------------------------------
0100008c:  	0020f663    	BGEU    x1, x2, 100008e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000098), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100008c, input2=0xc, res=0x1000098) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
01000098:  	fe20fee3    	BGEU    x1, x2, 1000094
Execute Stage Signals
	PCSel=ALU(branch_addr=1000094), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000098, input2=0xfffffffc, res=0x1000094) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
01000094:  	00301663    	BNE    x0, x3, 10000a0
Execute Stage Signals
	PCSel=ALU(branch_addr=10000a0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000094, input2=0xc, res=0x10000a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
010000a0:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000a4:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000a8:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000ac:  	0020f663    	BGEU    x1, x2, 10000ae
Execute Stage Signals
	PCSel=ALU(branch_addr=10000b8), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000ac, input2=0xc, res=0x10000b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
010000b8:  	fe20fee3    	BGEU    x1, x2, 10000b4
Execute Stage Signals
	PCSel=ALU(branch_addr=10000b4), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000b8, input2=0xfffffffc, res=0x10000b4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
010000b4:  	00301663    	BNE    x0, x3, 10000c0
Execute Stage Signals
	PCSel=ALU(branch_addr=10000c0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000b4, input2=0xc, res=0x10000c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000c0:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000c4:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000c8:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000cc:  	0020f463    	BGEU    x1, x2, 10000ce
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000cc, input2=0x8, res=0x10000d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010000d0:  	00301463    	BNE    x0, x3, 10000d8
Execute Stage Signals
	PCSel=ALU(branch_addr=10000d8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000d0, input2=0x8, res=0x10000d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000d8:  	fe20fee3    	BGEU    x1, x2, 10000d4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000d8, input2=0xfffffffc, res=0x10000d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010000dc:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
010000e0:  	ffe00093    	ADDI   x1, x0, 4294967294
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffffffe, res=0xfffffffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 1, data_rd = fffffffe (4294967294), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1e (30)

--------------------------------------
010000e4:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000e8:  	0020f463    	BGEU    x1, x2, 10000ea
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000e8, input2=0x8, res=0x10000f0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffffffe (4294967294), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010000ec:  	00301463    	BNE    x0, x3, 10000f4
Execute Stage Signals
	PCSel=ALU(branch_addr=10000f4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000ec, input2=0x8, res=0x10000f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
010000f4:  	fe20fee3    	BGEU    x1, x2, 10000f0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000f4, input2=0xfffffffc, res=0x10000f0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffffffe (4294967294), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010000f8:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010000fc:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000100:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000104:  	0020f463    	BGEU    x1, x2, 1000106
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000104, input2=0x8, res=0x100010c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000108:  	00301463    	BNE    x0, x3, 1000110
Execute Stage Signals
	PCSel=ALU(branch_addr=1000110), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000108, input2=0x8, res=0x1000110) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
01000110:  	fe20fee3    	BGEU    x1, x2, 100010c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000110, input2=0xfffffffc, res=0x100010c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000114:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000118:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100011c:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000120:  	80000137    	LUI    x2, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000124:  	0020f463    	BGEU    x1, x2, 100012c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000124, input2=0x8, res=0x100012c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000128:  	00301463    	BNE    x0, x3, 1000130
Execute Stage Signals
	PCSel=ALU(branch_addr=1000130), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000128, input2=0x8, res=0x1000130) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000130:  	fe20fee3    	BGEU    x1, x2, 100012c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000130, input2=0xfffffffc, res=0x100012c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000134:  	00c00193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000138:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100013c:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000140:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000144:  	f0000137    	LUI    x2, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000148:  	2020f663    	BGEU    x1, x2, 1000354
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000148, input2=0x20c, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
0100014c:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000150:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000154:  	fe5214e3    	BNE    x4, x5, 1000139
Execute Stage Signals
	PCSel=ALU(branch_addr=100013c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000154, input2=0xffffffe8, res=0x100013c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100013c:  	f00000b7    	LUI    x1, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000140:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000144:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000148:  	2020f663    	BGEU    x1, x2, 2120f148
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000148, input2=0x20c, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
0100014c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000150:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000154:  	fe5214e3    	BNE    x4, x5, 100013c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000154, input2=0xffffffe8, res=0x100013c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000158:  	00d00193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100015c:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000160:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000164:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000168:  	f0000137    	LUI    x2, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100016c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000170:  	1e20f263    	BGEU    x1, x2, 1000352
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000170, input2=0x1e4, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000174:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000178:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
0100017c:  	fe5212e3    	BNE    x4, x5, 1000160
Execute Stage Signals
	PCSel=ALU(branch_addr=1000160), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100017c, input2=0xffffffe4, res=0x1000160) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000160:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000164:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000168:  	f0000137    	LUI    x2, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100016c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000170:  	1e20f263    	BGEU    x1, x2, 1000352
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000170, input2=0x1e4, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000174:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000178:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
0100017c:  	fe5212e3    	BNE    x4, x5, 1000160
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100017c, input2=0xffffffe4, res=0x1000160) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000180:  	00e00193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000184:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000188:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100018c:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000190:  	f0000137    	LUI    x2, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000194:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100019c:  	1a20fc63    	BGEU    x1, x2, 1000354
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100019c, input2=0x1b8, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010001a0:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010001a4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010001a8:  	fe5210e3    	BNE    x4, x5, 100018d
Execute Stage Signals
	PCSel=ALU(branch_addr=1000188), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a8, input2=0xffffffe0, res=0x1000188) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000188:  	f00000b7    	LUI    x1, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100018c:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000190:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000194:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100019c:  	1a20fc63    	BGEU    x1, x2, 100033e
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100019c, input2=0x1b8, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010001a0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010001a4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010001a8:  	fe5210e3    	BNE    x4, x5, 1000188
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a8, input2=0xffffffe0, res=0x1000188) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001ac:  	00f00193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010001b0:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b4:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b8:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
010001bc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c0:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c4:  	1820f863    	BGEU    x1, x2, 1920f1c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c4, input2=0x190, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010001c8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010001cc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010001d0:  	fe5212e3    	BNE    x4, x5, 10001b4
Execute Stage Signals
	PCSel=ALU(branch_addr=10001b4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d0, input2=0xffffffe4, res=0x10001b4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001b4:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b8:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
010001bc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c0:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c4:  	1820f863    	BGEU    x1, x2, 1920f1c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c4, input2=0x190, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010001c8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010001cc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010001d0:  	fe5212e3    	BNE    x4, x5, 10001b4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d0, input2=0xffffffe4, res=0x10001b4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001d4:  	01000193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010001d8:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001dc:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e0:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
010001e4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e8:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001ec:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f0:  	1620f263    	BGEU    x1, x2, 1000354
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001f0, input2=0x164, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010001f4:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010001f8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010001fc:  	fe5210e3    	BNE    x4, x5, 10001e1
Execute Stage Signals
	PCSel=ALU(branch_addr=10001dc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001fc, input2=0xffffffe0, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001dc:  	f00000b7    	LUI    x1, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e0:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
010001e4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e8:  	f0000137    	LUI    x2, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001ec:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f0:  	1620f263    	BGEU    x1, x2, 1000352
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001f0, input2=0x164, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010001f4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010001f8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010001fc:  	fe5210e3    	BNE    x4, x5, 10001dc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001fc, input2=0xffffffe0, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000200:  	01100193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000204:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000208:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100020c:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000210:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000218:  	f0000137    	LUI    x2, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100021c:  	1220fc63    	BGEU    x1, x2, 1000354
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100021c, input2=0x138, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000220:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000224:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000228:  	fe5210e3    	BNE    x4, x5, 100020d
Execute Stage Signals
	PCSel=ALU(branch_addr=1000208), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000228, input2=0xffffffe0, res=0x1000208) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000208:  	f00000b7    	LUI    x1, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100020c:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000210:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000218:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100021c:  	1220fc63    	BGEU    x1, x2, 1320f21c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100021c, input2=0x138, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000220:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000224:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000228:  	fe5210e3    	BNE    x4, x5, 1000208
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000228, input2=0xffffffe0, res=0x1000208) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100022c:  	01200193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
01000230:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000234:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000238:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
0100023c:  	f0000137    	LUI    x2, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000240:  	1020fa63    	BGEU    x1, x2, 1000354
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000240, input2=0x114, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000244:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000248:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
0100024c:  	fe5214e3    	BNE    x4, x5, 1000231
Execute Stage Signals
	PCSel=ALU(branch_addr=1000234), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100024c, input2=0xffffffe8, res=0x1000234) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000234:  	f00000b7    	LUI    x1, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000238:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
0100023c:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000240:  	1020fa63    	BGEU    x1, x2, 1120f240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000240, input2=0x114, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000244:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000248:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
0100024c:  	fe5214e3    	BNE    x4, x5, 1000234
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100024c, input2=0xffffffe8, res=0x1000234) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000250:  	01300193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
01000254:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000258:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100025c:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000260:  	f0000137    	LUI    x2, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000264:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000268:  	0e20f663    	BGEU    x1, x2, 100034a
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000268, input2=0xec, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
0100026c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000270:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000274:  	fe5212e3    	BNE    x4, x5, 1000258
Execute Stage Signals
	PCSel=ALU(branch_addr=1000258), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000274, input2=0xffffffe4, res=0x1000258) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000258:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100025c:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000260:  	f0000137    	LUI    x2, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000264:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000268:  	0e20f663    	BGEU    x1, x2, 100034a
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000268, input2=0xec, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
0100026c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000270:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000274:  	fe5212e3    	BNE    x4, x5, 1000258
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000274, input2=0xffffffe4, res=0x1000258) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000278:  	01400193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
0100027c:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000280:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000284:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000288:  	f0000137    	LUI    x2, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100028c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000294:  	0c20f063    	BGEU    x1, x2, 1000354
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000294, input2=0xc0, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000298:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
0100029c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010002a0:  	fe5210e3    	BNE    x4, x5, 1000285
Execute Stage Signals
	PCSel=ALU(branch_addr=1000280), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002a0, input2=0xffffffe0, res=0x1000280) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000280:  	f00000b7    	LUI    x1, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000284:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000288:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100028c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000294:  	0c20f063    	BGEU    x1, x2, 1000356
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000294, input2=0xc0, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000298:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
0100029c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010002a0:  	fe5210e3    	BNE    x4, x5, 1000280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002a0, input2=0xffffffe0, res=0x1000280) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002a4:  	01500193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
010002a8:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002ac:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002b0:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
010002b4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002b8:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002bc:  	0820fc63    	BGEU    x1, x2, 920f2bc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002bc, input2=0x98, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010002c0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010002c4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010002c8:  	fe5212e3    	BNE    x4, x5, 10002ac
Execute Stage Signals
	PCSel=ALU(branch_addr=10002ac), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c8, input2=0xffffffe4, res=0x10002ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002ac:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002b0:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
010002b4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002b8:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002bc:  	0820fc63    	BGEU    x1, x2, 920f2bc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002bc, input2=0x98, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010002c0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010002c4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010002c8:  	fe5212e3    	BNE    x4, x5, 10002ac
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c8, input2=0xffffffe4, res=0x10002ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002cc:  	01600193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 3, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
010002d0:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d4:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d8:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
010002dc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002e0:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002e4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002e8:  	0620f663    	BGEU    x1, x2, 1000354
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002e8, input2=0x6c, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010002ec:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010002f0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010002f4:  	fe5210e3    	BNE    x4, x5, 10002d9
Execute Stage Signals
	PCSel=ALU(branch_addr=10002d4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002f4, input2=0xffffffe0, res=0x10002d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002d4:  	f00000b7    	LUI    x1, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d8:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
010002dc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002e0:  	f0000137    	LUI    x2, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002e4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002e8:  	0620f663    	BGEU    x1, x2, 100034a
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002e8, input2=0x6c, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010002ec:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010002f0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010002f4:  	fe5210e3    	BNE    x4, x5, 10002d4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002f4, input2=0xffffffe0, res=0x10002d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002f8:  	01700193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 3, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
010002fc:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000300:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000304:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000308:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000310:  	f0000137    	LUI    x2, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000314:  	0420f063    	BGEU    x1, x2, 1000354
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000314, input2=0x40, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000318:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
0100031c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000320:  	fe5210e3    	BNE    x4, x5, 1000305
Execute Stage Signals
	PCSel=ALU(branch_addr=1000300), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000320, input2=0xffffffe0, res=0x1000300) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000300:  	f00000b7    	LUI    x1, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000304:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000308:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000310:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000314:  	0420f063    	BGEU    x1, x2, 520f314
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000314, input2=0x40, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xefffffff (4026531839), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000318:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
0100031c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000320:  	fe5210e3    	BNE    x4, x5, 1000300
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000320, input2=0xffffffe0, res=0x1000300) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000324:  	00100093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000328:  	0000fa63    	BGEU    x1, x0, 100033c
Execute Stage Signals
	PCSel=ALU(branch_addr=100033c), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000328, input2=0x14, res=0x100033c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
0100033c:  	00108093    	ADDI   x1, x1, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x2, input2=0x1, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000344:  	00300e93    	ADDI   x29, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 29, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
01000348:  	01800193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 3, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
0100034c:  	01d09463    	BNE    x1, x29, 1000369
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100034c, input2=0x8, res=0x1000354) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x3 (3)

--------------------------------------
01000350:  	00301c63    	BNE    x0, x3, 1000368
Execute Stage Signals
	PCSel=ALU(branch_addr=1000368), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000350, input2=0x18, res=0x1000368) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
01000368:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100036c:  	00100193    	ADDI   x3, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
01000370:  	00000073    	ECALL  
rv32ui-p-blt.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000004:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	0020c663    	BLT    x1, x2, 100000e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000018), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100000c, input2=0xc, res=0x1000018) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000018:  	fe20cee3    	BLT    x1, x2, 1000014
Execute Stage Signals
	PCSel=ALU(branch_addr=1000014), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000018, input2=0xfffffffc, res=0x1000014) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000014:  	00301663    	BNE    x0, x3, 1000020
Execute Stage Signals
	PCSel=ALU(branch_addr=1000020), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000014, input2=0xc, res=0x1000020) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000020:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000024:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000028:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100002c:  	0020c663    	BLT    x1, x2, 100002e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000038), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100002c, input2=0xc, res=0x1000038) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1 (1)

--------------------------------------
01000038:  	fe20cee3    	BLT    x1, x2, 1000034
Execute Stage Signals
	PCSel=ALU(branch_addr=1000034), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000038, input2=0xfffffffc, res=0x1000034) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1 (1)

--------------------------------------
01000034:  	00301663    	BNE    x0, x3, 1000040
Execute Stage Signals
	PCSel=ALU(branch_addr=1000040), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000034, input2=0xc, res=0x1000040) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
01000040:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000044:  	ffe00093    	ADDI   x1, x0, 4294967294
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffffffe, res=0xfffffffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 1, data_rd = fffffffe (4294967294), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1e (30)

--------------------------------------
01000048:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100004c:  	0020c663    	BLT    x1, x2, 100004e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000058), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100004c, input2=0xc, res=0x1000058) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffffffe (4294967294), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000058:  	fe20cee3    	BLT    x1, x2, 1000054
Execute Stage Signals
	PCSel=ALU(branch_addr=1000054), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000058, input2=0xfffffffc, res=0x1000054) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffffffe (4294967294), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000054:  	00301663    	BNE    x0, x3, 1000060
Execute Stage Signals
	PCSel=ALU(branch_addr=1000060), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000054, input2=0xc, res=0x1000060) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000060:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
01000064:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
01000068:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100006c:  	0020c463    	BLT    x1, x2, 100006e
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100006c, input2=0x8, res=0x1000074) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000070:  	00301463    	BNE    x0, x3, 1000078
Execute Stage Signals
	PCSel=ALU(branch_addr=1000078), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000070, input2=0x8, res=0x1000078) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
01000078:  	fe20cee3    	BLT    x1, x2, 1000074
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000078, input2=0xfffffffc, res=0x1000074) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
0100007c:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000080:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000084:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000088:  	0020c463    	BLT    x1, x2, 100008a
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000088, input2=0x8, res=0x1000090) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100008c:  	00301463    	BNE    x0, x3, 1000094
Execute Stage Signals
	PCSel=ALU(branch_addr=1000094), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100008c, input2=0x8, res=0x1000094) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000094:  	fe20cee3    	BLT    x1, x2, 1000090
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000094, input2=0xfffffffc, res=0x1000090) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000098:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100009c:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000a0:  	ffe00113    	ADDI   x2, x0, 4294967294
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffffffe, res=0xfffffffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 2, data_rd = fffffffe (4294967294), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1e (30)

--------------------------------------
010000a4:  	0020c463    	BLT    x1, x2, 10000a6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000a4, input2=0x8, res=0x10000ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
010000a8:  	00301463    	BNE    x0, x3, 10000b0
Execute Stage Signals
	PCSel=ALU(branch_addr=10000b0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000a8, input2=0x8, res=0x10000b0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000b0:  	fe20cee3    	BLT    x1, x2, 10000ac
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000b0, input2=0xfffffffc, res=0x10000ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
010000b4:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000b8:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010000bc:  	ffe00113    	ADDI   x2, x0, 4294967294
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffffffe, res=0xfffffffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 2, data_rd = fffffffe (4294967294), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1e (30)

--------------------------------------
010000c0:  	0020c463    	BLT    x1, x2, 10000c2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000c0, input2=0x8, res=0x10000c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
010000c4:  	00301463    	BNE    x0, x3, 10000cc
Execute Stage Signals
	PCSel=ALU(branch_addr=10000cc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000c4, input2=0x8, res=0x10000cc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000cc:  	fe20cee3    	BLT    x1, x2, 10000c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000cc, input2=0xfffffffc, res=0x10000c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
010000d0:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
010000d4:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000d8:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000dc:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000e0:  	1e20c063    	BLT    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000e0, input2=0x1e0, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010000e4:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010000ec:  	fe5216e3    	BNE    x4, x5, 10000d1
Execute Stage Signals
	PCSel=ALU(branch_addr=10000d8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000ec, input2=0xffffffec, res=0x10000d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010000d8:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000dc:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000e0:  	1e20c063    	BLT    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000e0, input2=0x1e0, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010000e4:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010000e8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010000ec:  	fe5216e3    	BNE    x4, x5, 10000d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000ec, input2=0xffffffec, res=0x10000d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010000f0:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010000f4:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000f8:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000fc:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000100:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000104:  	1a20ce63    	BLT    x1, x2, 10002a6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000104, input2=0x1bc, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000108:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100010c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000110:  	fe5214e3    	BNE    x4, x5, 10000f8
Execute Stage Signals
	PCSel=ALU(branch_addr=10000f8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000110, input2=0xffffffe8, res=0x10000f8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010000f8:  	00000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000fc:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000100:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000104:  	1a20ce63    	BLT    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000104, input2=0x1bc, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000108:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
0100010c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000110:  	fe5214e3    	BNE    x4, x5, 10000f5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000110, input2=0xffffffe8, res=0x10000f8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000114:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000118:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100011c:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000120:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000124:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100012c:  	1820ca63    	BLT    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100012c, input2=0x194, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000130:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000134:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000138:  	fe5212e3    	BNE    x4, x5, 100011d
Execute Stage Signals
	PCSel=ALU(branch_addr=100011c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000138, input2=0xffffffe4, res=0x100011c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100011c:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000120:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000124:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100012c:  	1820ca63    	BLT    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100012c, input2=0x194, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000130:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000134:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000138:  	fe5212e3    	BNE    x4, x5, 100011d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000138, input2=0xffffffe4, res=0x100011c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100013c:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000140:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000144:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000148:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100014c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000150:  	1620c863    	BLT    x1, x2, 10002b2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000150, input2=0x170, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000154:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000158:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100015c:  	fe5214e3    	BNE    x4, x5, 1000144
Execute Stage Signals
	PCSel=ALU(branch_addr=1000144), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100015c, input2=0xffffffe8, res=0x1000144) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000144:  	00000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000148:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100014c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000150:  	1620c863    	BLT    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000150, input2=0x170, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000154:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000158:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100015c:  	fe5214e3    	BNE    x4, x5, 1000141
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100015c, input2=0xffffffe8, res=0x1000144) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000160:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000164:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000168:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100016c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000170:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000174:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000178:  	1420c463    	BLT    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000178, input2=0x148, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100017c:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000180:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000184:  	fe5212e3    	BNE    x4, x5, 1000169
Execute Stage Signals
	PCSel=ALU(branch_addr=1000168), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000184, input2=0xffffffe4, res=0x1000168) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000168:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100016c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000170:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000174:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000178:  	1420c463    	BLT    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000178, input2=0x148, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100017c:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000180:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000184:  	fe5212e3    	BNE    x4, x5, 1000169
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000184, input2=0xffffffe4, res=0x1000168) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000188:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100018c:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000190:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000194:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100019c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001a0:  	1220c063    	BLT    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a0, input2=0x120, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001a4:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001a8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001ac:  	fe5212e3    	BNE    x4, x5, 1000191
Execute Stage Signals
	PCSel=ALU(branch_addr=1000190), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001ac, input2=0xffffffe4, res=0x1000190) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000190:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000194:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100019c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001a0:  	1220c063    	BLT    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a0, input2=0x120, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001a4:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010001a8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001ac:  	fe5212e3    	BNE    x4, x5, 1000191
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001ac, input2=0xffffffe4, res=0x1000190) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001b0:  	00f00193    	ADDI   x3, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010001b4:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b8:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001bc:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001c0:  	1020c063    	BLT    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c0, input2=0x100, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001c4:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001cc:  	fe5216e3    	BNE    x4, x5, 10001b1
Execute Stage Signals
	PCSel=ALU(branch_addr=10001b8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001cc, input2=0xffffffec, res=0x10001b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001b8:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001bc:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001c0:  	1020c063    	BLT    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c0, input2=0x100, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001c4:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010001c8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001cc:  	fe5216e3    	BNE    x4, x5, 10001b1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001cc, input2=0xffffffec, res=0x10001b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001d0:  	01000193    	ADDI   x3, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010001d4:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d8:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001dc:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001e0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e4:  	0c20ce63    	BLT    x1, x2, 10002a6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e4, input2=0xdc, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001e8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001ec:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001f0:  	fe5214e3    	BNE    x4, x5, 10001d8
Execute Stage Signals
	PCSel=ALU(branch_addr=10001d8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001f0, input2=0xffffffe8, res=0x10001d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001d8:  	00000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001dc:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001e0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e4:  	0c20ce63    	BLT    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e4, input2=0xdc, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001e8:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010001ec:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001f0:  	fe5214e3    	BNE    x4, x5, 10001d5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001f0, input2=0xffffffe8, res=0x10001d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001f4:  	01100193    	ADDI   x3, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010001f8:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001fc:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000200:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000204:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100020c:  	0a20ca63    	BLT    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100020c, input2=0xb4, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000210:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000214:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000218:  	fe5212e3    	BNE    x4, x5, 10001fd
Execute Stage Signals
	PCSel=ALU(branch_addr=10001fc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000218, input2=0xffffffe4, res=0x10001fc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001fc:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000200:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000204:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100020c:  	0a20ca63    	BLT    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100020c, input2=0xb4, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000210:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000214:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000218:  	fe5212e3    	BNE    x4, x5, 10001fd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000218, input2=0xffffffe4, res=0x10001fc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100021c:  	01200193    	ADDI   x3, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
01000220:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000224:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000228:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000230:  	0820c863    	BLT    x1, x2, 10002b2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000230, input2=0x90, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000234:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000238:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100023c:  	fe5214e3    	BNE    x4, x5, 1000224
Execute Stage Signals
	PCSel=ALU(branch_addr=1000224), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100023c, input2=0xffffffe8, res=0x1000224) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000224:  	00000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000228:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000230:  	0820c863    	BLT    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000230, input2=0x90, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000234:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000238:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100023c:  	fe5214e3    	BNE    x4, x5, 1000221
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100023c, input2=0xffffffe8, res=0x1000224) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000240:  	01300193    	ADDI   x3, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
01000244:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000248:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100024c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000250:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000254:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000258:  	0620c463    	BLT    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000258, input2=0x68, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100025c:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000260:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000264:  	fe5212e3    	BNE    x4, x5, 1000249
Execute Stage Signals
	PCSel=ALU(branch_addr=1000248), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000264, input2=0xffffffe4, res=0x1000248) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000248:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100024c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000250:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000254:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000258:  	0620c463    	BLT    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000258, input2=0x68, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100025c:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000260:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000264:  	fe5212e3    	BNE    x4, x5, 1000249
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000264, input2=0xffffffe4, res=0x1000248) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000268:  	01400193    	ADDI   x3, x0, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
0100026c:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000270:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000274:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100027c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000280:  	0420c063    	BLT    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000280, input2=0x40, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000284:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000288:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100028c:  	fe5212e3    	BNE    x4, x5, 1000271
Execute Stage Signals
	PCSel=ALU(branch_addr=1000270), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100028c, input2=0xffffffe4, res=0x1000270) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000270:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000274:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100027c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000280:  	0420c063    	BLT    x1, x2, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000280, input2=0x40, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000284:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000288:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100028c:  	fe5212e3    	BNE    x4, x5, 1000271
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100028c, input2=0xffffffe4, res=0x1000270) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000290:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000294:  	00104a63    	BLT    x0, x1, 1000295
Execute Stage Signals
	PCSel=ALU(branch_addr=10002a8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000294, input2=0x14, res=0x10002a8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010002a8:  	00108093    	ADDI   x1, x1, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x2, input2=0x1, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002b0:  	00300e93    	ADDI   x29, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 29, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
010002b4:  	01500193    	ADDI   x3, x0, 21
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
010002b8:  	01d09463    	BNE    x1, x29, 10002c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002b8, input2=0x8, res=0x10002c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x3 (3)

--------------------------------------
010002bc:  	00301c63    	BNE    x0, x3, 10002d4
Execute Stage Signals
	PCSel=ALU(branch_addr=10002d4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002bc, input2=0x18, res=0x10002d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
010002d4:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010002d8:  	00100193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
010002dc:  	00000073    	ECALL  
rv32ui-p-bltu.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000004:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	0020e663    	BLTU   x1, x2, 100000e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000018), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100000c, input2=0xc, res=0x1000018) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000018:  	fe20eee3    	BLTU   x1, x2, 1000014
Execute Stage Signals
	PCSel=ALU(branch_addr=1000014), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000018, input2=0xfffffffc, res=0x1000014) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000014:  	00301663    	BNE    x0, x3, 1000020
Execute Stage Signals
	PCSel=ALU(branch_addr=1000020), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000014, input2=0xc, res=0x1000020) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000020:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000024:  	ffe00093    	ADDI   x1, x0, 4294967294
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffffffe, res=0xfffffffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 1, data_rd = fffffffe (4294967294), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1e (30)

--------------------------------------
01000028:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100002c:  	0020e663    	BLTU   x1, x2, 100002e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000038), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100002c, input2=0xc, res=0x1000038) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffffffe (4294967294), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000038:  	fe20eee3    	BLTU   x1, x2, 1000034
Execute Stage Signals
	PCSel=ALU(branch_addr=1000034), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000038, input2=0xfffffffc, res=0x1000034) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffffffe (4294967294), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000034:  	00301663    	BNE    x0, x3, 1000040
Execute Stage Signals
	PCSel=ALU(branch_addr=1000040), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000034, input2=0xc, res=0x1000040) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
01000040:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000044:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000048:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100004c:  	0020e663    	BLTU   x1, x2, 100004e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000058), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100004c, input2=0xc, res=0x1000058) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000058:  	fe20eee3    	BLTU   x1, x2, 1000054
Execute Stage Signals
	PCSel=ALU(branch_addr=1000054), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000058, input2=0xfffffffc, res=0x1000054) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000054:  	00301663    	BNE    x0, x3, 1000060
Execute Stage Signals
	PCSel=ALU(branch_addr=1000060), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000054, input2=0xc, res=0x1000060) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000060:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
01000064:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000068:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100006c:  	0020e463    	BLTU   x1, x2, 100006e
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100006c, input2=0x8, res=0x1000074) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000070:  	00301463    	BNE    x0, x3, 1000078
Execute Stage Signals
	PCSel=ALU(branch_addr=1000078), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000070, input2=0x8, res=0x1000078) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
01000078:  	fe20eee3    	BLTU   x1, x2, 1000074
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000078, input2=0xfffffffc, res=0x1000074) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
0100007c:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000080:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000084:  	ffe00113    	ADDI   x2, x0, 4294967294
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffffffe, res=0xfffffffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 2, data_rd = fffffffe (4294967294), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1e (30)

--------------------------------------
01000088:  	0020e463    	BLTU   x1, x2, 100008a
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000088, input2=0x8, res=0x1000090) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
0100008c:  	00301463    	BNE    x0, x3, 1000094
Execute Stage Signals
	PCSel=ALU(branch_addr=1000094), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100008c, input2=0x8, res=0x1000094) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000094:  	fe20eee3    	BLTU   x1, x2, 1000090
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000094, input2=0xfffffffc, res=0x1000090) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
01000098:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100009c:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000a0:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000a4:  	0020e463    	BLTU   x1, x2, 10000a6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000a4, input2=0x8, res=0x10000ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
010000a8:  	00301463    	BNE    x0, x3, 10000b0
Execute Stage Signals
	PCSel=ALU(branch_addr=10000b0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000a8, input2=0x8, res=0x10000b0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000b0:  	fe20eee3    	BLTU   x1, x2, 10000ac
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000b0, input2=0xfffffffc, res=0x10000ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
010000b4:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000b8:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000bc:  	80000137    	LUI    x2, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000c0:  	fff10113    	ADDI   x2, x2, 4293984256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000c4:  	0020e463    	BLTU   x1, x2, 10000cc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000c4, input2=0x8, res=0x10000cc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7fffffff (2147483647)

--------------------------------------
010000c8:  	00301463    	BNE    x0, x3, 10000d0
Execute Stage Signals
	PCSel=ALU(branch_addr=10000d0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000c8, input2=0x8, res=0x10000d0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000d0:  	fe20eee3    	BLTU   x1, x2, 10000cc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000d0, input2=0xfffffffc, res=0x10000cc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7fffffff (2147483647)

--------------------------------------
010000d4:  	00900193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
010000d8:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000dc:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e0:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e4:  	fff10113    	ADDI   x2, x2, 4293984256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
010000e8:  	2020e663    	BLTU   x1, x2, 10002f4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000e8, input2=0x20c, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010000ec:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010000f0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010000f4:  	fe5214e3    	BNE    x4, x5, 10000d9
Execute Stage Signals
	PCSel=ALU(branch_addr=10000dc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000f4, input2=0xffffffe8, res=0x10000dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010000dc:  	f00000b7    	LUI    x1, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e0:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e4:  	fff10113    	ADDI   x2, x2, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
010000e8:  	2020e663    	BLTU   x1, x2, 10002ea
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000e8, input2=0x20c, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010000ec:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010000f0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010000f4:  	fe5214e3    	BNE    x4, x5, 10000dc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000f4, input2=0xffffffe8, res=0x10000dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010000f8:  	00a00193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010000fc:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000100:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000104:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000108:  	fff10113    	ADDI   x2, x2, 4293984256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
0100010c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000110:  	1e20e263    	BLTU   x1, x2, 10002f2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000110, input2=0x1e4, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000114:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000118:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
0100011c:  	fe5212e3    	BNE    x4, x5, 1000100
Execute Stage Signals
	PCSel=ALU(branch_addr=1000100), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100011c, input2=0xffffffe4, res=0x1000100) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000100:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000104:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000108:  	fff10113    	ADDI   x2, x2, 4293984256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
0100010c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000110:  	1e20e263    	BLTU   x1, x2, 10002f2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000110, input2=0x1e4, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000114:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000118:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
0100011c:  	fe5212e3    	BNE    x4, x5, 1000100
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100011c, input2=0xffffffe4, res=0x1000100) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000120:  	00b00193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000124:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000128:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100012c:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000130:  	fff10113    	ADDI   x2, x2, 4293984256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000134:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100013c:  	1a20ec63    	BLTU   x1, x2, 10002f4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100013c, input2=0x1b8, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000140:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000144:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000148:  	fe5210e3    	BNE    x4, x5, 100012d
Execute Stage Signals
	PCSel=ALU(branch_addr=1000128), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000148, input2=0xffffffe0, res=0x1000128) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000128:  	f00000b7    	LUI    x1, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100012c:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000130:  	fff10113    	ADDI   x2, x2, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000134:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100013c:  	1a20ec63    	BLTU   x1, x2, 10002de
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100013c, input2=0x1b8, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000140:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000144:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000148:  	fe5210e3    	BNE    x4, x5, 1000128
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000148, input2=0xffffffe0, res=0x1000128) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100014c:  	00c00193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000150:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000154:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000158:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100015c:  	f0000137    	LUI    x2, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000160:  	fff10113    	ADDI   x2, x2, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000164:  	1820e863    	BLTU   x1, x2, 10002e6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000164, input2=0x190, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000168:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
0100016c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000170:  	fe5212e3    	BNE    x4, x5, 1000154
Execute Stage Signals
	PCSel=ALU(branch_addr=1000154), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000170, input2=0xffffffe4, res=0x1000154) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000154:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000158:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100015c:  	f0000137    	LUI    x2, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000160:  	fff10113    	ADDI   x2, x2, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000164:  	1820e863    	BLTU   x1, x2, 10002e6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000164, input2=0x190, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000168:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
0100016c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000170:  	fe5212e3    	BNE    x4, x5, 1000154
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000170, input2=0xffffffe4, res=0x1000154) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000174:  	00d00193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000178:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100017c:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000180:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000184:  	f0000137    	LUI    x2, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000188:  	fff10113    	ADDI   x2, x2, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
0100018c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000190:  	1620e263    	BLTU   x1, x2, 10002f4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000190, input2=0x164, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000194:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000198:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
0100019c:  	fe5210e3    	BNE    x4, x5, 1000181
Execute Stage Signals
	PCSel=ALU(branch_addr=100017c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100019c, input2=0xffffffe0, res=0x100017c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100017c:  	f00000b7    	LUI    x1, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000180:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000184:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000188:  	fff10113    	ADDI   x2, x2, 4293984256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
0100018c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000190:  	1620e263    	BLTU   x1, x2, 10002f2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000190, input2=0x164, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000194:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000198:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
0100019c:  	fe5210e3    	BNE    x4, x5, 100017c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100019c, input2=0xffffffe0, res=0x100017c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001a0:  	00e00193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010001a4:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001a8:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001ac:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b4:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b8:  	fff10113    	ADDI   x2, x2, 4293984256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
010001bc:  	1220ec63    	BLTU   x1, x2, 10002f4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001bc, input2=0x138, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010001c0:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010001c4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010001c8:  	fe5210e3    	BNE    x4, x5, 10001ad
Execute Stage Signals
	PCSel=ALU(branch_addr=10001a8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c8, input2=0xffffffe0, res=0x10001a8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001a8:  	f00000b7    	LUI    x1, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001ac:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b4:  	f0000137    	LUI    x2, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b8:  	fff10113    	ADDI   x2, x2, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
010001bc:  	1220ec63    	BLTU   x1, x2, 10002de
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001bc, input2=0x138, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010001c0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010001c4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010001c8:  	fe5210e3    	BNE    x4, x5, 10001a8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c8, input2=0xffffffe0, res=0x10001a8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001cc:  	00f00193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010001d0:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d4:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d8:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001dc:  	fff10113    	ADDI   x2, x2, 4293984256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
010001e0:  	1020ea63    	BLTU   x1, x2, 10002f4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e0, input2=0x114, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010001e4:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010001e8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010001ec:  	fe5214e3    	BNE    x4, x5, 10001d1
Execute Stage Signals
	PCSel=ALU(branch_addr=10001d4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001ec, input2=0xffffffe8, res=0x10001d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001d4:  	f00000b7    	LUI    x1, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d8:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001dc:  	fff10113    	ADDI   x2, x2, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
010001e0:  	1020ea63    	BLTU   x1, x2, 10002e2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e0, input2=0x114, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010001e4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010001e8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010001ec:  	fe5214e3    	BNE    x4, x5, 10001d4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001ec, input2=0xffffffe8, res=0x10001d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001f0:  	01000193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010001f4:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f8:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001fc:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000200:  	fff10113    	ADDI   x2, x2, 4293984256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000204:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000208:  	0e20e663    	BLTU   x1, x2, 10002ea
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000208, input2=0xec, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
0100020c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000210:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000214:  	fe5212e3    	BNE    x4, x5, 10001f8
Execute Stage Signals
	PCSel=ALU(branch_addr=10001f8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000214, input2=0xffffffe4, res=0x10001f8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001f8:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001fc:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000200:  	fff10113    	ADDI   x2, x2, 4293984256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000204:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000208:  	0e20e663    	BLTU   x1, x2, 10002ea
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000208, input2=0xec, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
0100020c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000210:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000214:  	fe5212e3    	BNE    x4, x5, 10001f8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000214, input2=0xffffffe4, res=0x10001f8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000218:  	01100193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
0100021c:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000220:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000224:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000228:  	fff10113    	ADDI   x2, x2, 4293984256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
0100022c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000234:  	0c20e063    	BLTU   x1, x2, 10002f4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000234, input2=0xc0, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000238:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
0100023c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000240:  	fe5210e3    	BNE    x4, x5, 1000225
Execute Stage Signals
	PCSel=ALU(branch_addr=1000220), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000240, input2=0xffffffe0, res=0x1000220) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000220:  	f00000b7    	LUI    x1, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000224:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000228:  	fff10113    	ADDI   x2, x2, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
0100022c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000234:  	0c20e063    	BLTU   x1, x2, 10002f6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000234, input2=0xc0, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000238:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
0100023c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000240:  	fe5210e3    	BNE    x4, x5, 1000220
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000240, input2=0xffffffe0, res=0x1000220) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000244:  	01200193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
01000248:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100024c:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000250:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000254:  	f0000137    	LUI    x2, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000258:  	fff10113    	ADDI   x2, x2, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
0100025c:  	0820ec63    	BLTU   x1, x2, 10002de
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100025c, input2=0x98, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000260:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000264:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000268:  	fe5212e3    	BNE    x4, x5, 100024c
Execute Stage Signals
	PCSel=ALU(branch_addr=100024c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000268, input2=0xffffffe4, res=0x100024c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100024c:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000250:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000254:  	f0000137    	LUI    x2, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000258:  	fff10113    	ADDI   x2, x2, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
0100025c:  	0820ec63    	BLTU   x1, x2, 10002de
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100025c, input2=0x98, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000260:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000264:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000268:  	fe5212e3    	BNE    x4, x5, 100024c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000268, input2=0xffffffe4, res=0x100024c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100026c:  	01300193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
01000270:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000274:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000278:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100027c:  	f0000137    	LUI    x2, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000280:  	fff10113    	ADDI   x2, x2, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000284:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000288:  	0620e663    	BLTU   x1, x2, 10002f4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000288, input2=0x6c, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
0100028c:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000290:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000294:  	fe5210e3    	BNE    x4, x5, 1000279
Execute Stage Signals
	PCSel=ALU(branch_addr=1000274), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000294, input2=0xffffffe0, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000274:  	f00000b7    	LUI    x1, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000278:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100027c:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000280:  	fff10113    	ADDI   x2, x2, 4293984256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
01000284:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000288:  	0620e663    	BLTU   x1, x2, 10002ea
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000288, input2=0x6c, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
0100028c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
01000290:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
01000294:  	fe5210e3    	BNE    x4, x5, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000294, input2=0xffffffe0, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000298:  	01400193    	ADDI   x3, x0, 2050
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
0100029c:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a0:  	f00000b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002ac:  	f0000137    	LUI    x2, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002b0:  	fff10113    	ADDI   x2, x2, 4293984256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
010002b4:  	0420e063    	BLTU   x1, x2, 10002f4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002b4, input2=0x40, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010002b8:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010002bc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010002c0:  	fe5210e3    	BNE    x4, x5, 10002a5
Execute Stage Signals
	PCSel=ALU(branch_addr=10002a0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c0, input2=0xffffffe0, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002a0:  	f00000b7    	LUI    x1, 0xf0000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002ac:  	f0000137    	LUI    x2, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xf0000000, res=0xf0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = f0000000 (4026531840), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002b0:  	fff10113    	ADDI   x2, x2, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0000000, input2=0xffffffff, res=0xefffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = efffffff (4026531839), write_enable = 1 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0x1f (31)

--------------------------------------
010002b4:  	0420e063    	BLTU   x1, x2, 10002f6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002b4, input2=0x40, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0000000 (4026531840), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010002b8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010002bc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xefffffff (4026531839)

--------------------------------------
010002c0:  	fe5210e3    	BNE    x4, x5, 10002a0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c0, input2=0xffffffe0, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002c4:  	00100093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0000000 (4026531840)

--------------------------------------
010002c8:  	00106a63    	BLTU   x0, x1, 10002dc
Execute Stage Signals
	PCSel=ALU(branch_addr=10002dc), RegWE=read, BrUn=unsignedBrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c8, input2=0x14, res=0x10002dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010002dc:  	00108093    	ADDI   x1, x1, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x2, input2=0x1, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002e4:  	00300e93    	ADDI   x29, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 29, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
010002e8:  	01500193    	ADDI   x3, x0, 21
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
010002ec:  	01d09463    	BNE    x1, x29, 1000309
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002ec, input2=0x8, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x3 (3)

--------------------------------------
010002f0:  	00301c63    	BNE    x0, x3, 1000308
Execute Stage Signals
	PCSel=ALU(branch_addr=1000308), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002f0, input2=0x18, res=0x1000308) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
01000308:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100030c:  	00100193    	ADDI   x3, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
01000310:  	00000073    	ECALL  
rv32ui-p-bne.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000004:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	00209663    	BNE    x1, x2, 100000e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000018), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100000c, input2=0xc, res=0x1000018) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000018:  	fe209ee3    	BNE    x1, x2, 1000014
Execute Stage Signals
	PCSel=ALU(branch_addr=1000014), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000018, input2=0xfffffffc, res=0x1000014) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000014:  	00301663    	BNE    x0, x3, 1000020
Execute Stage Signals
	PCSel=ALU(branch_addr=1000020), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000014, input2=0xc, res=0x1000020) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000020:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000024:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000028:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100002c:  	00209663    	BNE    x1, x2, 100002e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000038), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100002c, input2=0xc, res=0x1000038) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000038:  	fe209ee3    	BNE    x1, x2, 1000034
Execute Stage Signals
	PCSel=ALU(branch_addr=1000034), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000038, input2=0xfffffffc, res=0x1000034) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000034:  	00301663    	BNE    x0, x3, 1000040
Execute Stage Signals
	PCSel=ALU(branch_addr=1000040), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000034, input2=0xc, res=0x1000040) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
01000040:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000044:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000048:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100004c:  	00209663    	BNE    x1, x2, 100004e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000058), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100004c, input2=0xc, res=0x1000058) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1 (1)

--------------------------------------
01000058:  	fe209ee3    	BNE    x1, x2, 1000054
Execute Stage Signals
	PCSel=ALU(branch_addr=1000054), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000058, input2=0xfffffffc, res=0x1000054) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1 (1)

--------------------------------------
01000054:  	00301663    	BNE    x0, x3, 1000060
Execute Stage Signals
	PCSel=ALU(branch_addr=1000060), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000054, input2=0xc, res=0x1000060) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000060:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
01000064:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000068:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100006c:  	00209663    	BNE    x1, x2, 100006e
Execute Stage Signals
	PCSel=ALU(branch_addr=1000078), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100006c, input2=0xc, res=0x1000078) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000078:  	fe209ee3    	BNE    x1, x2, 1000074
Execute Stage Signals
	PCSel=ALU(branch_addr=1000074), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000078, input2=0xfffffffc, res=0x1000074) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000074:  	00301663    	BNE    x0, x3, 1000080
Execute Stage Signals
	PCSel=ALU(branch_addr=1000080), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000074, input2=0xc, res=0x1000080) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
01000080:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000084:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000088:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100008c:  	00209463    	BNE    x1, x2, 100008e
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100008c, input2=0x8, res=0x1000094) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000090:  	00301463    	BNE    x0, x3, 1000098
Execute Stage Signals
	PCSel=ALU(branch_addr=1000098), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000090, input2=0x8, res=0x1000098) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000098:  	fe209ee3    	BNE    x1, x2, 1000094
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000098, input2=0xfffffffc, res=0x1000094) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100009c:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000a0:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000a4:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010000a8:  	00209463    	BNE    x1, x2, 10000aa
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000a8, input2=0x8, res=0x10000b0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010000ac:  	00301463    	BNE    x0, x3, 10000b4
Execute Stage Signals
	PCSel=ALU(branch_addr=10000b4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000ac, input2=0x8, res=0x10000b4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000b4:  	fe209ee3    	BNE    x1, x2, 10000b0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000b4, input2=0xfffffffc, res=0x10000b0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010000b8:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000bc:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000c0:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000c4:  	00209463    	BNE    x1, x2, 10000c6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000c4, input2=0x8, res=0x10000cc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010000c8:  	00301463    	BNE    x0, x3, 10000d0
Execute Stage Signals
	PCSel=ALU(branch_addr=10000d0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000c8, input2=0x8, res=0x10000d0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000d0:  	fe209ee3    	BNE    x1, x2, 10000cc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000d0, input2=0xfffffffc, res=0x10000cc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010000d4:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
010000d8:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000dc:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e0:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e4:  	1e209063    	BNE    x1, x2, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000e4, input2=0x1e0, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e8:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000ec:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000f0:  	fe5216e3    	BNE    x4, x5, 10000d5
Execute Stage Signals
	PCSel=ALU(branch_addr=10000dc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000f0, input2=0xffffffec, res=0x10000dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010000dc:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e0:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e4:  	1e209063    	BNE    x1, x2, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000e4, input2=0x1e0, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e8:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010000ec:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000f0:  	fe5216e3    	BNE    x4, x5, 10000d5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000f0, input2=0xffffffec, res=0x10000dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010000f4:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010000f8:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000fc:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000100:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000104:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000108:  	1a209e63    	BNE    x1, x2, 10002aa
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000108, input2=0x1bc, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100010c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000110:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000114:  	fe5214e3    	BNE    x4, x5, 10000fc
Execute Stage Signals
	PCSel=ALU(branch_addr=10000fc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000114, input2=0xffffffe8, res=0x10000fc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010000fc:  	00000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000100:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000104:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000108:  	1a209e63    	BNE    x1, x2, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000108, input2=0x1bc, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100010c:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000110:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000114:  	fe5214e3    	BNE    x4, x5, 10000f9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000114, input2=0xffffffe8, res=0x10000fc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000118:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100011c:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000120:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000124:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000128:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000130:  	18209a63    	BNE    x1, x2, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000130, input2=0x194, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000134:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000138:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100013c:  	fe5212e3    	BNE    x4, x5, 1000121
Execute Stage Signals
	PCSel=ALU(branch_addr=1000120), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100013c, input2=0xffffffe4, res=0x1000120) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000120:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000124:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000128:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000130:  	18209a63    	BNE    x1, x2, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000130, input2=0x194, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000134:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000138:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100013c:  	fe5212e3    	BNE    x4, x5, 1000121
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100013c, input2=0xffffffe4, res=0x1000120) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000140:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000144:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000148:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100014c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000150:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000154:  	16209863    	BNE    x1, x2, 10002b6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000154, input2=0x170, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000158:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100015c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000160:  	fe5214e3    	BNE    x4, x5, 1000148
Execute Stage Signals
	PCSel=ALU(branch_addr=1000148), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000160, input2=0xffffffe8, res=0x1000148) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000148:  	00000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100014c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000150:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000154:  	16209863    	BNE    x1, x2, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000154, input2=0x170, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000158:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
0100015c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000160:  	fe5214e3    	BNE    x4, x5, 1000145
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000160, input2=0xffffffe8, res=0x1000148) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000164:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000168:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100016c:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000170:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000174:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000178:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100017c:  	14209463    	BNE    x1, x2, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100017c, input2=0x148, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000180:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000184:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000188:  	fe5212e3    	BNE    x4, x5, 100016d
Execute Stage Signals
	PCSel=ALU(branch_addr=100016c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000188, input2=0xffffffe4, res=0x100016c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100016c:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000170:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000174:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000178:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100017c:  	14209463    	BNE    x1, x2, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100017c, input2=0x148, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000180:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000184:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000188:  	fe5212e3    	BNE    x4, x5, 100016d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000188, input2=0xffffffe4, res=0x100016c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100018c:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000190:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000194:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000198:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001a0:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001a4:  	12209063    	BNE    x1, x2, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a4, input2=0x120, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001a8:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001ac:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b0:  	fe5212e3    	BNE    x4, x5, 1000195
Execute Stage Signals
	PCSel=ALU(branch_addr=1000194), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001b0, input2=0xffffffe4, res=0x1000194) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000194:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000198:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001a0:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001a4:  	12209063    	BNE    x1, x2, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a4, input2=0x120, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001a8:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010001ac:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b0:  	fe5212e3    	BNE    x4, x5, 1000195
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001b0, input2=0xffffffe4, res=0x1000194) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001b4:  	00f00193    	ADDI   x3, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010001b8:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001bc:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c0:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c4:  	10209063    	BNE    x1, x2, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c4, input2=0x100, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c8:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001cc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d0:  	fe5216e3    	BNE    x4, x5, 10001b5
Execute Stage Signals
	PCSel=ALU(branch_addr=10001bc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d0, input2=0xffffffec, res=0x10001bc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001bc:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c0:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c4:  	10209063    	BNE    x1, x2, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c4, input2=0x100, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c8:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010001cc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d0:  	fe5216e3    	BNE    x4, x5, 10001b5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d0, input2=0xffffffec, res=0x10001bc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001d4:  	01000193    	ADDI   x3, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010001d8:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001dc:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e0:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e8:  	0c209e63    	BNE    x1, x2, 10002aa
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e8, input2=0xdc, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001ec:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f4:  	fe5214e3    	BNE    x4, x5, 10001dc
Execute Stage Signals
	PCSel=ALU(branch_addr=10001dc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001f4, input2=0xffffffe8, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001dc:  	00000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e0:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e8:  	0c209e63    	BNE    x1, x2, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e8, input2=0xdc, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001ec:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010001f0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f4:  	fe5214e3    	BNE    x4, x5, 10001d9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001f4, input2=0xffffffe8, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001f8:  	01100193    	ADDI   x3, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010001fc:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000200:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000204:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000208:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000210:  	0a209a63    	BNE    x1, x2, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000210, input2=0xb4, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000214:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000218:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100021c:  	fe5212e3    	BNE    x4, x5, 1000201
Execute Stage Signals
	PCSel=ALU(branch_addr=1000200), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100021c, input2=0xffffffe4, res=0x1000200) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000200:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000204:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000208:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000210:  	0a209a63    	BNE    x1, x2, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000210, input2=0xb4, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000214:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000218:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100021c:  	fe5212e3    	BNE    x4, x5, 1000201
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100021c, input2=0xffffffe4, res=0x1000200) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000220:  	01200193    	ADDI   x3, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
01000224:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000228:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000230:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000234:  	08209863    	BNE    x1, x2, 10002b6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000234, input2=0x90, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000238:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100023c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000240:  	fe5214e3    	BNE    x4, x5, 1000228
Execute Stage Signals
	PCSel=ALU(branch_addr=1000228), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000240, input2=0xffffffe8, res=0x1000228) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000228:  	00000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000230:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000234:  	08209863    	BNE    x1, x2, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000234, input2=0x90, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000238:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
0100023c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000240:  	fe5214e3    	BNE    x4, x5, 1000225
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000240, input2=0xffffffe8, res=0x1000228) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000244:  	01300193    	ADDI   x3, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
01000248:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100024c:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000250:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000254:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000258:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100025c:  	06209463    	BNE    x1, x2, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100025c, input2=0x68, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000260:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000264:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000268:  	fe5212e3    	BNE    x4, x5, 100024d
Execute Stage Signals
	PCSel=ALU(branch_addr=100024c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000268, input2=0xffffffe4, res=0x100024c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100024c:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000250:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000254:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000258:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100025c:  	06209463    	BNE    x1, x2, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100025c, input2=0x68, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000260:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000264:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000268:  	fe5212e3    	BNE    x4, x5, 100024d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000268, input2=0xffffffe4, res=0x100024c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100026c:  	01400193    	ADDI   x3, x0, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
01000270:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000274:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000278:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000280:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000284:  	04209063    	BNE    x1, x2, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000284, input2=0x40, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000288:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100028c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000290:  	fe5212e3    	BNE    x4, x5, 1000275
Execute Stage Signals
	PCSel=ALU(branch_addr=1000274), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000290, input2=0xffffffe4, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000274:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000278:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000280:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000284:  	04209063    	BNE    x1, x2, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000284, input2=0x40, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000288:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
0100028c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000290:  	fe5212e3    	BNE    x4, x5, 1000275
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000290, input2=0xffffffe4, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000294:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000298:  	00009a63    	BNE    x1, x0, 1000298
Execute Stage Signals
	PCSel=ALU(branch_addr=10002ac), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000298, input2=0x14, res=0x10002ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010002ac:  	00108093    	ADDI   x1, x1, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x2, input2=0x1, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002b4:  	00300e93    	ADDI   x29, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 29, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
010002b8:  	01500193    	ADDI   x3, x0, 21
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
010002bc:  	01d09463    	BNE    x1, x29, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002bc, input2=0x8, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x3 (3)

--------------------------------------
010002c0:  	00301c63    	BNE    x0, x3, 10002d8
Execute Stage Signals
	PCSel=ALU(branch_addr=10002d8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c0, input2=0x18, res=0x10002d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
010002d8:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, rv32ui-p-jal.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000004:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	0100026f    	JAL    x4, 1000018
Execute Stage Signals
	PCSel=ALU(branch_addr=1000018), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=JumpADD(input1=0x1000008, input2=0x10, res=0x1000018) ,MemRW=Write, WBSel=PC+4, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 4, data_rd = 100000c (16777228), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000018:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000018, input2=0x0, res=0x1000018) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 1000018 (16777240), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100001c:  	ff410113    	ADDI   x2, x2, 4294967284
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000018, input2=0xfffffff4, res=0x100000c) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 20, addr_rd = 2, data_rd = 100000c (16777228), write_enable = 1 
	Output: data_rs1 = 0x1000018 (16777240), data_rs2 = 0x14 (20)

--------------------------------------
01000020:  	02411a63    	BNE    x2, x4, 1000044
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000020, input2=0x34, res=0x1000054) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 4, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x100000c (16777228), data_rs2 = 0x100000c (16777228)

--------------------------------------
01000024:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000028:  	0140006f    	JAL    x0, 100003c
Execute Stage Signals
	PCSel=ALU(branch_addr=100003c), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=JumpADD(input1=0x1000028, input2=0x14, res=0x100003c) ,MemRW=Write, WBSel=PC+4, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 0, data_rd = 100002c (16777260), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
0100003c:  	00108093    	ADDI   x1, x1, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x2, input2=0x1, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000044:  	00300e93    	ADDI   x29, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 29, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000048:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100004c:  	01d09463    	BNE    x1, x29, 1000054
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100004c, input2=0x8, res=0x1000054) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x3 (3)

--------------------------------------
01000050:  	00301c63    	BNE    x0, x3, 1000068
Execute Stage Signals
	PCSel=ALU(branch_addr=1000068), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000050, input2=0x18, res=0x1000068) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
01000068:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100006c:  	00100193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
01000070:  	00000073    	ECALL  
rv32ui-p-jalr.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000004:  	00000293    	ADDI   x5, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 5, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	00000317    	AUIPC  x6, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000008, input2=0x0, res=0x1000008) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 6, data_rd = 1000008 (16777224), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	01030313    	ADDI   x6, x6, 16973824
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000008, input2=0x10, res=0x1000018) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 16, addr_rd = 6, data_rd = 1000018 (16777240), write_enable = 1 
	Output: data_rs1 = 0x1000008 (16777224), data_rs2 = 0x10 (16)

--------------------------------------
01000010:  	000302e7    	JALR   x5, 0(x6)
Execute Stage Signals
	PCSel=ALU(branch_addr=1000018), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=JumpADD(input1=0x1000018, input2=0x0, res=0x1000018) ,MemRW=Write, WBSel=PC+4, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 0, addr_rd = 5, data_rd = 1000014 (16777236), write_enable = 1 
	Output: data_rs1 = 0x1000018 (16777240), data_rs2 = 0x0 (0)

--------------------------------------
01000018:  	00000317    	AUIPC  x6, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000018, input2=0x0, res=0x1000018) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 6, data_rd = 1000018 (16777240), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100001c:  	ffc30313    	ADDI   x6, x6, 4294967292
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000018, input2=0xfffffffc, res=0x1000014) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 28, addr_rd = 6, data_rd = 1000014 (16777236), write_enable = 1 
	Output: data_rs1 = 0x1000018 (16777240), data_rs2 = 0x1c (28)

--------------------------------------
01000020:  	0a629a63    	BNE    x5, x6, 10000c6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000020, input2=0xb4, res=0x10000d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 5, addr_rs2 = 6, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1000014 (16777236), data_rs2 = 0x1000014 (16777236)

--------------------------------------
01000024:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000028:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100002c:  	00000317    	AUIPC  x6, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100002c, input2=0x0, res=0x100002c) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 6, data_rd = 100002c (16777260), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000030:  	01030313    	ADDI   x6, x6, 16973824
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x100002c, input2=0x10, res=0x100003c) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 16, addr_rd = 6, data_rd = 100003c (16777276), write_enable = 1 
	Output: data_rs1 = 0x100002c (16777260), data_rs2 = 0x10 (16)

--------------------------------------
01000034:  	000309e7    	JALR   x19, 0(x6)
Execute Stage Signals
	PCSel=ALU(branch_addr=100003c), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=JumpADD(input1=0x100003c, input2=0x0, res=0x100003c) ,MemRW=Write, WBSel=PC+4, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 0, addr_rd = 19, data_rd = 1000038 (16777272), write_enable = 1 
	Output: data_rs1 = 0x100003c (16777276), data_rs2 = 0x0 (0)

--------------------------------------
0100003c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000040:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000044:  	fe5214e3    	BNE    x4, x5, 1000029
Execute Stage Signals
	PCSel=ALU(branch_addr=100002c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000044, input2=0xffffffe8, res=0x100002c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100002c:  	00000317    	AUIPC  x6, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100002c, input2=0x0, res=0x100002c) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 6, data_rd = 100002c (16777260), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000030:  	01030313    	ADDI   x6, x6, 16973824
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x100002c, input2=0x10, res=0x100003c) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 16, addr_rd = 6, data_rd = 100003c (16777276), write_enable = 1 
	Output: data_rs1 = 0x100002c (16777260), data_rs2 = 0x10 (16)

--------------------------------------
01000034:  	000309e7    	JALR   x19, 0(x6)
Execute Stage Signals
	PCSel=ALU(branch_addr=100003c), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=JumpADD(input1=0x100003c, input2=0x0, res=0x100003c) ,MemRW=Write, WBSel=PC+4, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 0, addr_rd = 19, data_rd = 1000038 (16777272), write_enable = 1 
	Output: data_rs1 = 0x100003c (16777276), data_rs2 = 0x0 (0)

--------------------------------------
0100003c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000040:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000044:  	fe5214e3    	BNE    x4, x5, 1000029
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000044, input2=0xffffffe8, res=0x100002c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000048:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100004c:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000050:  	00000317    	AUIPC  x6, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000050, input2=0x0, res=0x1000050) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 6, data_rd = 1000050 (16777296), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000054:  	01430313    	ADDI   x6, x6, 21168128
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000050, input2=0x14, res=0x1000064) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 20, addr_rd = 6, data_rd = 1000064 (16777316), write_enable = 1 
	Output: data_rs1 = 0x1000050 (16777296), data_rs2 = 0x14 (20)

--------------------------------------
01000058:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100005c:  	000309e7    	JALR   x19, 0(x6)
Execute Stage Signals
	PCSel=ALU(branch_addr=1000064), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=JumpADD(input1=0x1000064, input2=0x0, res=0x1000064) ,MemRW=Write, WBSel=PC+4, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 0, addr_rd = 19, data_rd = 1000060 (16777312), write_enable = 1 
	Output: data_rs1 = 0x1000064 (16777316), data_rs2 = 0x0 (0)

--------------------------------------
01000064:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000068:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100006c:  	fe5212e3    	BNE    x4, x5, 1000050
Execute Stage Signals
	PCSel=ALU(branch_addr=1000050), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100006c, input2=0xffffffe4, res=0x1000050) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000050:  	00000317    	AUIPC  x6, 0x6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000050, input2=0x0, res=0x1000050) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 6, data_rd = 1000050 (16777296), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000054:  	01430313    	ADDI   x6, x6, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000050, input2=0x14, res=0x1000064) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 20, addr_rd = 6, data_rd = 1000064 (16777316), write_enable = 1 
	Output: data_rs1 = 0x1000050 (16777296), data_rs2 = 0x14 (20)

--------------------------------------
01000058:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100005c:  	000309e7    	JALR   x19, 0(x6)
Execute Stage Signals
	PCSel=ALU(branch_addr=1000064), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=JumpADD(input1=0x1000064, input2=0x0, res=0x1000064) ,MemRW=Write, WBSel=PC+4, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 0, addr_rd = 19, data_rd = 1000060 (16777312), write_enable = 1 
	Output: data_rs1 = 0x1000064 (16777316), data_rs2 = 0x0 (0)

--------------------------------------
01000064:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000068:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100006c:  	fe5212e3    	BNE    x4, x5, 1000051
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100006c, input2=0xffffffe4, res=0x1000050) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000070:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1000064 (16777316)

--------------------------------------
01000074:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000078:  	00000317    	AUIPC  x6, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000078, input2=0x0, res=0x1000078) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 6, data_rd = 1000078 (16777336), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100007c:  	01830313    	ADDI   x6, x6, 25362432
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000078, input2=0x18, res=0x1000090) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 24, addr_rd = 6, data_rd = 1000090 (16777360), write_enable = 1 
	Output: data_rs1 = 0x1000078 (16777336), data_rs2 = 0x18 (24)

--------------------------------------
01000080:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000088:  	000309e7    	JALR   x19, 0(x6)
Execute Stage Signals
	PCSel=ALU(branch_addr=1000090), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=JumpADD(input1=0x1000090, input2=0x0, res=0x1000090) ,MemRW=Write, WBSel=PC+4, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 0, addr_rd = 19, data_rd = 100008c (16777356), write_enable = 1 
	Output: data_rs1 = 0x1000090 (16777360), data_rs2 = 0x0 (0)

--------------------------------------
01000090:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000094:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000098:  	fe5210e3    	BNE    x4, x5, 100007d
Execute Stage Signals
	PCSel=ALU(branch_addr=1000078), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000098, input2=0xffffffe0, res=0x1000078) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000078:  	00000317    	AUIPC  x6, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000078, input2=0x0, res=0x1000078) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 6, data_rd = 1000078 (16777336), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100007c:  	01830313    	ADDI   x6, x6, 25362432
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000078, input2=0x18, res=0x1000090) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 24, addr_rd = 6, data_rd = 1000090 (16777360), write_enable = 1 
	Output: data_rs1 = 0x1000078 (16777336), data_rs2 = 0x18 (24)

--------------------------------------
01000080:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000088:  	000309e7    	JALR   x19, 0(x6)
Execute Stage Signals
	PCSel=ALU(branch_addr=1000090), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=JumpADD(input1=0x1000090, input2=0x0, res=0x1000090) ,MemRW=Write, WBSel=PC+4, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 0, addr_rd = 19, data_rd = 100008c (16777356), write_enable = 1 
	Output: data_rs1 = 0x1000090 (16777360), data_rs2 = 0x0 (0)

--------------------------------------
01000090:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000094:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000098:  	fe5210e3    	BNE    x4, x5, 100007d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000098, input2=0xffffffe0, res=0x1000078) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100009c:  	00100293    	ADDI   x5, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 5, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010000a0:  	00000317    	AUIPC  x6, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000a0, input2=0x0, res=0x10000a0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 6, data_rd = 10000a0 (16777376), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000a4:  	01c30313    	ADDI   x6, x6, 28
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10000a0, input2=0x1c, res=0x10000bc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 28, addr_rd = 6, data_rd = 10000bc (16777404), write_enable = 1 
	Output: data_rs1 = 0x10000a0 (16777376), data_rs2 = 0x1c (28)

--------------------------------------
010000a8:  	ffc30067    	JALR   x0, 4294967292(x6)
Execute Stage Signals
	PCSel=ALU(branch_addr=10000b8), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=JumpADD(input1=0x10000bc, input2=0xfffffffc, res=0x10000b8) ,MemRW=Write, WBSel=PC+4, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 28, addr_rd = 0, data_rd = 10000ac (16777388), write_enable = 1 
	Output: data_rs1 = 0x10000bc (16777404), data_rs2 = 0x1c (28)

--------------------------------------
010000b8:  	00128293    	ADDI   x5, x5, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 5, addr_rs2 = 1, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x2, input2=0x1, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 5, addr_rs2 = 1, addr_rd = 5, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x1 (1)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x3, input2=0x1, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 5, addr_rs2 = 1, addr_rd = 5, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x1 (1)

--------------------------------------
010000c4:  	00400e93    	ADDI   x29, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 29, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010000c8:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000cc:  	01d29463    	BNE    x5, x29, 10000e9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000cc, input2=0x8, res=0x10000d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 5, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x4 (4)

--------------------------------------
010000d0:  	00301c63    	BNE    x0, x3, 10000e8
Execute Stage Signals
	PCSel=ALU(branch_addr=10000e8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000d0, input2=0x18, res=0x10000e8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000e8:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000ec:  	00100193    	ADDI   x3, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010000f0:  	00000073    	ECALL  
rv32ui-p-lb.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00000097    	AUIPC  x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000000, input2=0x0, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	28408093    	ADDI   x1, x1, 675315712
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000000, input2=0x284, res=0x1000284) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 4, addr_rd = 1, data_rd = 1000284 (16777860), write_enable = 1 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x4 (4)

--------------------------------------
01000008:  	00008f03    	LB     30(x0) 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000284, input2=0x0, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x1000284 (16777860), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	fff00e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000010:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000014:  	23df1c63    	BNE    x30, x29, 1000251
Execute Stage Signals
	PCSel=ALU(branch_addr=100024c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000014, input2=0x238, res=0x100024c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100024c:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000250:  	00018063    	BEQ    x3, x0, 1000488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000250, input2=0x0, res=0x1000250) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x0 (0)

--------------------------------------
01000254:  	00119193    	SLLI   x3, x3, 0x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x2, input2=0x1, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 1, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x1000284 (16777860)

--------------------------------------
01000258:  	0011e193    	ORI    x3, x3, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=OR(input1=0x4, input2=0x1, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 1, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x1000284 (16777860)

--------------------------------------
0100025c:  	00000073    	ECALL  
rv32ui-p-lbu.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00000097    	AUIPC  x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000000, input2=0x0, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	28408093    	ADDI   x1, x1, 675315712
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000000, input2=0x284, res=0x1000284) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 4, addr_rd = 1, data_rd = 1000284 (16777860), write_enable = 1 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x4 (4)

--------------------------------------
01000008:  	0000cf03    	LBU    x30, 0(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000284, input2=0x0, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x1000284 (16777860), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	0ff00e93    	ADDI   x29, x0, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xff, res=0xff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ff (255), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000010:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000014:  	23df1c63    	BNE    x30, x29, 1000251
Execute Stage Signals
	PCSel=ALU(branch_addr=100024c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000014, input2=0x238, res=0x100024c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff (255)

--------------------------------------
0100024c:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000250:  	00018063    	BEQ    x3, x0, 1000488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000250, input2=0x0, res=0x1000250) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x0 (0)

--------------------------------------
01000254:  	00119193    	SLLI   x3, x3, 0x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x2, input2=0x1, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 1, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x1000284 (16777860)

--------------------------------------
01000258:  	0011e193    	ORI    x3, x3, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=OR(input1=0x4, input2=0x1, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 1, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x1000284 (16777860)

--------------------------------------
0100025c:  	00000073    	ECALL  
rv32ui-p-lh.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00000097    	AUIPC  x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000000, input2=0x0, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	2c408093    	ADDI   x1, x1, 742424576
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000000, input2=0x2c4, res=0x10002c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 4, addr_rd = 1, data_rd = 10002c4 (16777924), write_enable = 1 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x4 (4)

--------------------------------------
01000008:  	00009f03    	LH     x30, 0(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10002c4, input2=0x0, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x10002c4 (16777924), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	0ff00e93    	ADDI   x29, x0, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xff, res=0xff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ff (255), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000010:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000014:  	25df1c63    	BNE    x30, x29, 1000271
Execute Stage Signals
	PCSel=ALU(branch_addr=100026c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000014, input2=0x258, res=0x100026c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff (255)

--------------------------------------
0100026c:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000270:  	00018063    	BEQ    x3, x0, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000270, input2=0x0, res=0x1000270) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x0 (0)

--------------------------------------
01000274:  	00119193    	SLLI   x3, x3, 0x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x2, input2=0x1, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 1, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x10002c4 (16777924)

--------------------------------------
01000278:  	0011e193    	ORI    x3, x3, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=OR(input1=0x4, input2=0x1, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 1, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x10002c4 (16777924)

--------------------------------------
0100027c:  	00000073    	ECALL  
rv32ui-p-lhu.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00000097    	AUIPC  x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000000, input2=0x0, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	2c408093    	ADDI   x1, x1, 742424576
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000000, input2=0x2c4, res=0x10002c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 4, addr_rd = 1, data_rd = 10002c4 (16777924), write_enable = 1 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x4 (4)

--------------------------------------
01000008:  	0000df03    	LHU    x30, 0(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10002c4, input2=0x0, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x10002c4 (16777924), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	0ff00e93    	ADDI   x29, x0, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xff, res=0xff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ff (255), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000010:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000014:  	27df1663    	BNE    x30, x29, 1000291
Execute Stage Signals
	PCSel=ALU(branch_addr=1000280), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000014, input2=0x26c, res=0x1000280) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff (255)

--------------------------------------
01000280:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000284:  	00018063    	BEQ    x3, x0, 10004f0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000284, input2=0x0, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x0 (0)

--------------------------------------
01000288:  	00119193    	SLLI   x3, x3, 0x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x2, input2=0x1, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 1, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x10002c4 (16777924)

--------------------------------------
0100028c:  	0011e193    	ORI    x3, x3, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=OR(input1=0x4, input2=0x1, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 1, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x10002c4 (16777924)

--------------------------------------
01000290:  	00000073    	ECALL  
rv32ui-p-lui.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	000000b7    	LUI    x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100000c:  	05d09a63    	BNE    x1, x29, 1000069
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100000c, input2=0x54, res=0x1000060) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000010:  	fffff0b7    	LUI    x1, 0xfffff000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xfffff000, res=0xfffff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 1, data_rd = fffff000 (4294963200), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
01000014:  	4010d093    	SRAI     x1, 1 ,x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SRA(input1=0xfffff000, input2=0x401, res=0xfffff800) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = fffff800 (4294965248), write_enable = 1 
	Output: data_rs1 = 0xfffff000 (4294963200), data_rs2 = 0xfffff000 (4294963200)

--------------------------------------
01000018:  	80000e93    	ADDI   x29, x0, 4294965248
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffff800, res=0xfffff800) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = fffff800 (4294965248), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100001c:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000020:  	05d09063    	BNE    x1, x29, 1000060
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000020, input2=0x40, res=0x1000060) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffff800 (4294965248), data_rs2 = 0xfffff800 (4294965248)

--------------------------------------
01000024:  	7ffff0b7    	LUI    x1, 0xfe0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0x7ffff000, res=0x7ffff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 1, data_rd = 7ffff000 (2147479552), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
01000028:  	4140d093    	SRAI     x1, 1 ,x20)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SRA(input1=0x7ffff000, input2=0x414, res=0x7ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 20, addr_rd = 1, data_rd = 7ff (2047), write_enable = 1 
	Output: data_rs1 = 0x7ffff000 (2147479552), data_rs2 = 0x14 (20)

--------------------------------------
0100002c:  	7ff00e93    	ADDI   x29, x0, 2047
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7ff, res=0x7ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = 7ff (2047), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000030:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000034:  	03d09663    	BNE    x1, x29, 1000071
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000034, input2=0x2c, res=0x1000060) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x7ff (2047), data_rs2 = 0x7ff (2047)

--------------------------------------
01000038:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100003c:  	4140d093    	SRAI     x1, 1 ,x20)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x414, res=0xfffff800) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 20, addr_rd = 1, data_rd = fffff800 (4294965248), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x14 (20)

--------------------------------------
01000040:  	80000e93    	ADDI   x29, x0, 4294965248
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffff800, res=0xfffff800) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = fffff800 (4294965248), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000044:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
01000048:  	01d09c63    	BNE    x1, x29, 1000060
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000048, input2=0x18, res=0x1000060) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffff800 (4294965248), data_rs2 = 0xfffff800 (4294965248)

--------------------------------------
0100004c:  	80000037    	LUI    x0, 0xfffff000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000050:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000054:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000058:  	01d01463    	BNE    x0, x29, 1000060
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000058, input2=0x8, res=0x1000060) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100005c:  	00301c63    	BNE    x0, x3, 1000074
Execute Stage Signals
	PCSel=ALU(branch_addr=1000074), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100005c, input2=0x18, res=0x1000074) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000074:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000078:  	00100193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xfffff800 (4294965248)

--------------------------------------
0100007c:  	00000073    	ECALL  
rv32ui-p-lw.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00000097    	AUIPC  x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000000, input2=0x0, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	2c408093    	ADDI   x1, x1, 742424576
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000000, input2=0x2c4, res=0x10002c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 4, addr_rd = 1, data_rd = 10002c4 (16777924), write_enable = 1 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x4 (4)

--------------------------------------
01000008:  	0000af03    	LW     x30, 0(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10002c4, input2=0x0, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x10002c4 (16777924), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	00ff0eb7    	LUI    x29, 0xf
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 29, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000010:  	0ffe8e93    	ADDI   x29, x29, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000014:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000018:  	27df1a63    	BNE    x30, x29, 100028c
Execute Stage Signals
	PCSel=ALU(branch_addr=100028c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000018, input2=0x274, res=0x100028c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
0100028c:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000290:  	00018063    	BEQ    x3, x0, 1000290
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000290, input2=0x0, res=0x1000290) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x0 (0)

--------------------------------------
01000294:  	00119193    	SLLI   x3, x3, 0x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x2, input2=0x1, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 1, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x10002c4 (16777924)

--------------------------------------
01000298:  	0011e193    	ORI    x3, x3, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=OR(input1=0x4, input2=0x1, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 1, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x10002c4 (16777924)

--------------------------------------
0100029c:  	00000073    	ECALL  
rv32ui-p-or.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x10 (16)

--------------------------------------
01000004:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1e, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0x1e (30), data_rs2 = 0x10 (16)

--------------------------------------
0100000c:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000010:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000014:  	ff100eb7    	LUI    x29, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff100000, res=0xff100000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 29, data_rd = ff100000 (4279238656), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000018:  	f0fe8e93    	ADDI   x29, x29, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff100000, input2=0xffffff0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff100000 (4279238656), data_rs2 = 0xf (15)

--------------------------------------
0100001c:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000020:  	4bdf1263    	BNE    x30, x29, 10004c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000020, input2=0x4a4, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff0fff0f (4279238415), data_rs2 = 0xff0fff0f (4279238415)

--------------------------------------
01000024:  	0ff010b7    	LUI    x1, 0x8e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000028:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
0100002c:  	f0f0f137    	LUI    x2, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000030:  	0f010113    	ADDI   x2, x2, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
01000034:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xfff0fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff0 (4293984240), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000038:  	fff10eb7    	LUI    x29, 0xfff10000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f0, input2=0xfff10000, res=0xfff10000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 29, data_rd = fff10000 (4293984256), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f0 (4042322160), data_rs2 = 0x1f (31)

--------------------------------------
0100003c:  	ff0e8e93    	ADDI   x29, x29, 4279140352
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfff10000, input2=0xfffffff0, res=0xfff0fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = fff0fff0 (4293984240), write_enable = 1 
	Output: data_rs1 = 0xfff10000 (4293984256), data_rs2 = 0x10 (16)

--------------------------------------
01000040:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000044:  	49df1063    	BNE    x30, x29, 10004e1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000044, input2=0x480, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfff0fff0 (4293984240), data_rs2 = 0xfff0fff0 (4293984240)

--------------------------------------
01000048:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xfff0fff0 (4293984240), data_rs2 = 0xf (15)

--------------------------------------
0100004c:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000050:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xfff0fff0 (4293984240), data_rs2 = 0x10 (16)

--------------------------------------
01000054:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000058:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff, input2=0xf0f0f0f, res=0xfff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff (268374015), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100005c:  	0fff1eb7    	LUI    x29, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xfff1000, res=0xfff1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 31, addr_rd = 29, data_rd = fff1000 (268374016), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0x1f (31)

--------------------------------------
01000060:  	fffe8e93    	ADDI   x29, x29, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfff1000, input2=0xffffffff, res=0xfff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = fff0fff (268374015), write_enable = 1 
	Output: data_rs1 = 0xfff1000 (268374016), data_rs2 = 0x1f (31)

--------------------------------------
01000064:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000068:  	45df1e63    	BNE    x30, x29, 10004c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000068, input2=0x45c, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0xfff0fff (268374015)

--------------------------------------
0100006c:  	f00ff0b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 1, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
01000070:  	00f08093    	ADDI   x1, x1, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 1, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
01000074:  	f0f0f137    	LUI    x2, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf00ff00f, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0xf (15)

--------------------------------------
01000078:  	0f010113    	ADDI   x2, x2, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
0100007c:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xf00ff00f, input2=0xf0f0f0f0, res=0xf0fff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f0fff0ff (4043305215), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000080:  	f0fffeb7    	LUI    x29, 0xf0fff000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf0fff000, res=0xf0fff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 15, addr_rd = 29, data_rd = f0fff000 (4043304960), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0xf (15)

--------------------------------------
01000084:  	0ffe8e93    	ADDI   x29, x29, 268337152
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0fff000, input2=0xff, res=0xf0fff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = f0fff0ff (4043305215), write_enable = 1 
	Output: data_rs1 = 0xf0fff000 (4043304960), data_rs2 = 0x1f (31)

--------------------------------------
01000088:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
0100008c:  	43df1c63    	BNE    x30, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100008c, input2=0x438, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0fff0ff (4043305215), data_rs2 = 0xf0fff0ff (4043305215)

--------------------------------------
01000090:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f0, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f0 (4042322160), data_rs2 = 0x10 (16)

--------------------------------------
01000094:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000098:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0fff0ff, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf0fff0ff (4043305215), data_rs2 = 0x10 (16)

--------------------------------------
0100009c:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010000a0:  	0020e0b3    	OR     x1, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 1, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010000a4:  	ff100eb7    	LUI    x29, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff100000, res=0xff100000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 29, data_rd = ff100000 (4279238656), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010000a8:  	f0fe8e93    	ADDI   x29, x29, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff100000, input2=0xffffff0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff100000 (4279238656), data_rs2 = 0xf (15)

--------------------------------------
010000ac:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
010000b0:  	41d09a63    	BNE    x1, x29, 10004c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000b0, input2=0x414, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff0fff0f (4279238415), data_rs2 = 0xff0fff0f (4279238415)

--------------------------------------
010000b4:  	ff0100b7    	LUI    x1, 0xffffffe0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
010000b8:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010000bc:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0fff0ff, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf0fff0ff (4043305215), data_rs2 = 0x10 (16)

--------------------------------------
010000c0:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010000c4:  	0020e133    	OR     x2, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 2, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010000c8:  	ff100eb7    	LUI    x29, 0xff100000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff100000, res=0xff100000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 29, data_rd = ff100000 (4279238656), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010000cc:  	f0fe8e93    	ADDI   x29, x29, 4043210752
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff100000, input2=0xffffff0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff100000 (4279238656), data_rs2 = 0xf (15)

--------------------------------------
010000d0:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000d4:  	3fd11863    	BNE    x2, x29, 10004d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000d4, input2=0x3f0, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff0fff0f (4279238415), data_rs2 = 0xff0fff0f (4279238415)

--------------------------------------
010000d8:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff0fff0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xff0fff0f (4279238415), data_rs2 = 0x10 (16)

--------------------------------------
010000dc:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010000e0:  	0010e0b3    	OR     x1, x1, x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff00, input2=0xff00ff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
010000e4:  	ff010eb7    	LUI    x29, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff0fff0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 29, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xff0fff0f (4279238415), data_rs2 = 0x10 (16)

--------------------------------------
010000e8:  	f00e8e93    	ADDI   x29, x29, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010000ec:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000f0:  	3dd09a63    	BNE    x1, x29, 10004c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000f0, input2=0x3d4, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
010000f4:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000f8:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff0fff0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xff0fff0f (4279238415), data_rs2 = 0x10 (16)

--------------------------------------
010000fc:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000100:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0fff0ff, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf0fff0ff (4043305215), data_rs2 = 0x10 (16)

--------------------------------------
01000104:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000108:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100010c:  	000f0313    	ADDI   x6, x30, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0fff0f, input2=0x0, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff0fff0f (4279238415), data_rs2 = 0x0 (0)

--------------------------------------
01000110:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000114:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000118:  	fe5210e3    	BNE    x4, x5, 10000f8
Execute Stage Signals
	PCSel=ALU(branch_addr=10000f8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000118, input2=0xffffffe0, res=0x10000f8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010000f8:  	ff0100b7    	LUI    x1, 0xffffffe0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
010000fc:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000100:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff0fff0f, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff0fff0f (4279238415), data_rs2 = 0x10 (16)

--------------------------------------
01000104:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000108:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100010c:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0fff0f, input2=0x0, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff0fff0f (4279238415), data_rs2 = 0x0 (0)

--------------------------------------
01000110:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000114:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000118:  	fe5210e3    	BNE    x4, x5, 10000fd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000118, input2=0xffffffe0, res=0x10000f8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100011c:  	ff100eb7    	LUI    x29, 0xff100000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff100000, res=0xff100000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 29, data_rd = ff100000 (4279238656), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000120:  	f0fe8e93    	ADDI   x29, x29, 4043210752
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff100000, input2=0xffffff0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff100000 (4279238656), data_rs2 = 0xf (15)

--------------------------------------
01000124:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
01000128:  	39d31e63    	BNE    x6, x29, 10004c5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000128, input2=0x39c, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff0fff0f (4279238415), data_rs2 = 0xff0fff0f (4279238415)

--------------------------------------
0100012c:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000130:  	0ff010b7    	LUI    x1, 0xff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000134:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000138:  	f0f0f137    	LUI    x2, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
0100013c:  	0f010113    	ADDI   x2, x2, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
01000140:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xfff0fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff0 (4293984240), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000144:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000148:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfff0fff0, input2=0x0, res=0xfff0fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = fff0fff0 (4293984240), write_enable = 1 
	Output: data_rs1 = 0xfff0fff0 (4293984240), data_rs2 = 0x0 (0)

--------------------------------------
0100014c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000150:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000154:  	fc521ee3    	BNE    x4, x5, 1000130
Execute Stage Signals
	PCSel=ALU(branch_addr=1000130), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000154, input2=0xffffffdc, res=0x1000130) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000130:  	0ff010b7    	LUI    x1, 0x8e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000134:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000138:  	f0f0f137    	LUI    x2, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
0100013c:  	0f010113    	ADDI   x2, x2, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
01000140:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xfff0fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff0 (4293984240), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000144:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000148:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfff0fff0, input2=0x0, res=0xfff0fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = fff0fff0 (4293984240), write_enable = 1 
	Output: data_rs1 = 0xfff0fff0 (4293984240), data_rs2 = 0x0 (0)

--------------------------------------
0100014c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000150:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000154:  	fc521ee3    	BNE    x4, x5, 1000130
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000154, input2=0xffffffdc, res=0x1000130) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000158:  	fff10eb7    	LUI    x29, 0xfffffffc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f0, input2=0xfff10000, res=0xfff10000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 29, data_rd = fff10000 (4293984256), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f0 (4042322160), data_rs2 = 0x1f (31)

--------------------------------------
0100015c:  	ff0e8e93    	ADDI   x29, x29, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfff10000, input2=0xfffffff0, res=0xfff0fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = fff0fff0 (4293984240), write_enable = 1 
	Output: data_rs1 = 0xfff10000 (4293984256), data_rs2 = 0x10 (16)

--------------------------------------
01000160:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
01000164:  	37d31063    	BNE    x6, x29, 10004c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000164, input2=0x360, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfff0fff0 (4293984240), data_rs2 = 0xfff0fff0 (4293984240)

--------------------------------------
01000168:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100016c:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xfff0fff0 (4293984240), data_rs2 = 0xf (15)

--------------------------------------
01000170:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000174:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xfff0fff0 (4293984240), data_rs2 = 0x10 (16)

--------------------------------------
01000178:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
0100017c:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff, input2=0xf0f0f0f, res=0xfff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff (268374015), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000180:  	00000013    	ADDI   x0, x0, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000188:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfff0fff, input2=0x0, res=0xfff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = fff0fff (268374015), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0x0 (0)

--------------------------------------
0100018c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000190:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000194:  	fc521ce3    	BNE    x4, x5, 100016c
Execute Stage Signals
	PCSel=ALU(branch_addr=100016c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000194, input2=0xffffffd8, res=0x100016c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 25, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100016c:  	00ff00b7    	LUI    x1, 0x800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0xf (15)

--------------------------------------
01000170:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000174:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0x10 (16)

--------------------------------------
01000178:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
0100017c:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff, input2=0xf0f0f0f, res=0xfff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff (268374015), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000180:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000188:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfff0fff, input2=0x0, res=0xfff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = fff0fff (268374015), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0x0 (0)

--------------------------------------
0100018c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000190:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000194:  	fc521ce3    	BNE    x4, x5, 1000159
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000194, input2=0xffffffd8, res=0x100016c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 25, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000198:  	0fff1eb7    	LUI    x29, 0xfff1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xfff1000, res=0xfff1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 31, addr_rd = 29, data_rd = fff1000 (268374016), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0x1f (31)

--------------------------------------
0100019c:  	fffe8e93    	ADDI   x29, x29, 4294868992
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfff1000, input2=0xffffffff, res=0xfff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = fff0fff (268374015), write_enable = 1 
	Output: data_rs1 = 0xfff1000 (268374016), data_rs2 = 0x1f (31)

--------------------------------------
010001a0:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001a4:  	33d31063    	BNE    x6, x29, 10004e1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a4, input2=0x320, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0xfff0fff (268374015)

--------------------------------------
010001a8:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001ac:  	ff0100b7    	LUI    x1, 0xfffffff0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
010001b0:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010001b4:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0x10 (16)

--------------------------------------
010001b8:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010001bc:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010001c0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
010001c4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010001c8:  	fe5212e3    	BNE    x4, x5, 10001ac
Execute Stage Signals
	PCSel=ALU(branch_addr=10001ac), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c8, input2=0xffffffe4, res=0x10001ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001ac:  	ff0100b7    	LUI    x1, 0xffffffe0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
010001b0:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010001b4:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff0fff0f, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff0fff0f (4279238415), data_rs2 = 0x10 (16)

--------------------------------------
010001b8:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010001bc:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010001c0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
010001c4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010001c8:  	fe5212e3    	BNE    x4, x5, 10001ac
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c8, input2=0xffffffe4, res=0x10001ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001cc:  	ff100eb7    	LUI    x29, 0xfffffffc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff100000, res=0xff100000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 29, data_rd = ff100000 (4279238656), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010001d0:  	f0fe8e93    	ADDI   x29, x29, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff100000, input2=0xffffff0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff100000 (4279238656), data_rs2 = 0xf (15)

--------------------------------------
010001d4:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
010001d8:  	2fdf1663    	BNE    x30, x29, 10004c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d8, input2=0x2ec, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff0fff0f (4279238415), data_rs2 = 0xff0fff0f (4279238415)

--------------------------------------
010001dc:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e0:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001e4:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
010001e8:  	f0f0f137    	LUI    x2, 0xf0f0f000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
010001ec:  	0f010113    	ADDI   x2, x2, 251723776
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
010001f0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f4:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xfff0fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff0 (4293984240), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010001f8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
010001fc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000200:  	fe5210e3    	BNE    x4, x5, 10001e0
Execute Stage Signals
	PCSel=ALU(branch_addr=10001e0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000200, input2=0xffffffe0, res=0x10001e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001e0:  	0ff010b7    	LUI    x1, 0x8e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001e4:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
010001e8:  	f0f0f137    	LUI    x2, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
010001ec:  	0f010113    	ADDI   x2, x2, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
010001f0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f4:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xfff0fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff0 (4293984240), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010001f8:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
010001fc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000200:  	fe5210e3    	BNE    x4, x5, 10001e5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000200, input2=0xffffffe0, res=0x10001e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000204:  	fff10eb7    	LUI    x29, 0xfff10000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f0, input2=0xfff10000, res=0xfff10000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 29, data_rd = fff10000 (4293984256), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f0 (4042322160), data_rs2 = 0x1f (31)

--------------------------------------
01000208:  	ff0e8e93    	ADDI   x29, x29, 4279140352
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfff10000, input2=0xfffffff0, res=0xfff0fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = fff0fff0 (4293984240), write_enable = 1 
	Output: data_rs1 = 0xfff10000 (4293984256), data_rs2 = 0x10 (16)

--------------------------------------
0100020c:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000210:  	2bdf1a63    	BNE    x30, x29, 10004cd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000210, input2=0x2b4, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfff0fff0 (4293984240), data_rs2 = 0xfff0fff0 (4293984240)

--------------------------------------
01000214:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000218:  	00ff00b7    	LUI    x1, 0xf
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xfff0fff0 (4293984240), data_rs2 = 0xf (15)

--------------------------------------
0100021c:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000220:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xfff0fff0 (4293984240), data_rs2 = 0x10 (16)

--------------------------------------
01000224:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000228:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000230:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff, input2=0xf0f0f0f, res=0xfff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff (268374015), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000234:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000238:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100023c:  	fc521ee3    	BNE    x4, x5, 1000218
Execute Stage Signals
	PCSel=ALU(branch_addr=1000218), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100023c, input2=0xffffffdc, res=0x1000218) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000218:  	00ff00b7    	LUI    x1, 0x800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0xf (15)

--------------------------------------
0100021c:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000220:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0x10 (16)

--------------------------------------
01000224:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000228:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000230:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff, input2=0xf0f0f0f, res=0xfff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff (268374015), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000234:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000238:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100023c:  	fc521ee3    	BNE    x4, x5, 1000218
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100023c, input2=0xffffffdc, res=0x1000218) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000240:  	0fff1eb7    	LUI    x29, 0x8fc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xfff1000, res=0xfff1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 31, addr_rd = 29, data_rd = fff1000 (268374016), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0x1f (31)

--------------------------------------
01000244:  	fffe8e93    	ADDI   x29, x29, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfff1000, input2=0xffffffff, res=0xfff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = fff0fff (268374015), write_enable = 1 
	Output: data_rs1 = 0xfff1000 (268374016), data_rs2 = 0x1f (31)

--------------------------------------
01000248:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100024c:  	27df1c63    	BNE    x30, x29, 10004c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100024c, input2=0x278, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0xfff0fff (268374015)

--------------------------------------
01000250:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000254:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
01000258:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
0100025c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000260:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0x10 (16)

--------------------------------------
01000264:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000268:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100026c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000270:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000274:  	fe5210e3    	BNE    x4, x5, 1000254
Execute Stage Signals
	PCSel=ALU(branch_addr=1000254), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000274, input2=0xffffffe0, res=0x1000254) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000254:  	ff0100b7    	LUI    x1, 0xffffffe0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
01000258:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
0100025c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000260:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff0fff0f, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff0fff0f (4279238415), data_rs2 = 0x10 (16)

--------------------------------------
01000264:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000268:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100026c:  	00120213    	ADDI   x4, x4, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000270:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000274:  	fe5210e3    	BNE    x4, x5, 1000259
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000274, input2=0xffffffe0, res=0x1000254) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000278:  	ff100eb7    	LUI    x29, 0xff100000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff100000, res=0xff100000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 29, data_rd = ff100000 (4279238656), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
0100027c:  	f0fe8e93    	ADDI   x29, x29, 4043210752
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff100000, input2=0xffffff0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff100000 (4279238656), data_rs2 = 0xf (15)

--------------------------------------
01000280:  	00f00193    	ADDI   x3, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000284:  	25df1063    	BNE    x30, x29, 10004e1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000284, input2=0x240, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff0fff0f (4279238415), data_rs2 = 0xff0fff0f (4279238415)

--------------------------------------
01000288:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100028c:  	0ff010b7    	LUI    x1, 0xff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000290:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000294:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000298:  	f0f0f137    	LUI    x2, 0xf0f0f000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
0100029c:  	0f010113    	ADDI   x2, x2, 251723776
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
010002a0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a4:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xfff0fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff0 (4293984240), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010002a8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
010002ac:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010002b0:  	fc521ee3    	BNE    x4, x5, 100028c
Execute Stage Signals
	PCSel=ALU(branch_addr=100028c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002b0, input2=0xffffffdc, res=0x100028c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100028c:  	0ff010b7    	LUI    x1, 0x8e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000290:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000294:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000298:  	f0f0f137    	LUI    x2, 0xf0f0f000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
0100029c:  	0f010113    	ADDI   x2, x2, 251723776
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
010002a0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a4:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xfff0fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff0 (4293984240), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010002a8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
010002ac:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010002b0:  	fc521ee3    	BNE    x4, x5, 100028c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002b0, input2=0xffffffdc, res=0x100028c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002b4:  	fff10eb7    	LUI    x29, 0xfffffffc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f0, input2=0xfff10000, res=0xfff10000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 29, data_rd = fff10000 (4293984256), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f0 (4042322160), data_rs2 = 0x1f (31)

--------------------------------------
010002b8:  	ff0e8e93    	ADDI   x29, x29, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfff10000, input2=0xfffffff0, res=0xfff0fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = fff0fff0 (4293984240), write_enable = 1 
	Output: data_rs1 = 0xfff10000 (4293984256), data_rs2 = 0x10 (16)

--------------------------------------
010002bc:  	01000193    	ADDI   x3, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010002c0:  	21df1263    	BNE    x30, x29, 10004c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c0, input2=0x204, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfff0fff0 (4293984240), data_rs2 = 0xfff0fff0 (4293984240)

--------------------------------------
010002c4:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002c8:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xfff0fff0 (4293984240), data_rs2 = 0xf (15)

--------------------------------------
010002cc:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
010002d0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d8:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xfff0fff0 (4293984240), data_rs2 = 0x10 (16)

--------------------------------------
010002dc:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010002e0:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff, input2=0xf0f0f0f, res=0xfff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff (268374015), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010002e4:  	00120213    	ADDI   x4, x4, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
010002e8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010002ec:  	fc521ee3    	BNE    x4, x5, 10002b1
Execute Stage Signals
	PCSel=ALU(branch_addr=10002c8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002ec, input2=0xffffffdc, res=0x10002c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002c8:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0xf (15)

--------------------------------------
010002cc:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
010002d0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d8:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0x10 (16)

--------------------------------------
010002dc:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010002e0:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff, input2=0xf0f0f0f, res=0xfff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff (268374015), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010002e4:  	00120213    	ADDI   x4, x4, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff (16711935)

--------------------------------------
010002e8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010002ec:  	fc521ee3    	BNE    x4, x5, 10002b1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002ec, input2=0xffffffdc, res=0x10002c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002f0:  	0fff1eb7    	LUI    x29, 0xfff1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xfff1000, res=0xfff1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 31, addr_rd = 29, data_rd = fff1000 (268374016), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0x1f (31)

--------------------------------------
010002f4:  	fffe8e93    	ADDI   x29, x29, 4294868992
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfff1000, input2=0xffffffff, res=0xfff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = fff0fff (268374015), write_enable = 1 
	Output: data_rs1 = 0xfff1000 (268374016), data_rs2 = 0x1f (31)

--------------------------------------
010002f8:  	01100193    	ADDI   x3, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010002fc:  	1ddf1463    	BNE    x30, x29, 10004d9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002fc, input2=0x1c8, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0xfff0fff (268374015)

--------------------------------------
01000300:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000304:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0x10 (16)

--------------------------------------
01000308:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
0100030c:  	ff0100b7    	LUI    x1, 0xfffffff0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
01000310:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000314:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000318:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
0100031c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000320:  	fe5212e3    	BNE    x4, x5, 1000304
Execute Stage Signals
	PCSel=ALU(branch_addr=1000304), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000320, input2=0xffffffe4, res=0x1000304) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000304:  	0f0f1137    	LUI    x2, 0xe2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff0fff0f, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff0fff0f (4279238415), data_rs2 = 0x10 (16)

--------------------------------------
01000308:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
0100030c:  	ff0100b7    	LUI    x1, 0xfffffff0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
01000310:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000314:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000318:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
0100031c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000320:  	fe5212e3    	BNE    x4, x5, 1000304
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000320, input2=0xffffffe4, res=0x1000304) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000324:  	ff100eb7    	LUI    x29, 0xfffffffc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff100000, res=0xff100000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 29, data_rd = ff100000 (4279238656), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000328:  	f0fe8e93    	ADDI   x29, x29, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff100000, input2=0xffffff0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff100000 (4279238656), data_rs2 = 0xf (15)

--------------------------------------
0100032c:  	01200193    	ADDI   x3, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
01000330:  	19df1a63    	BNE    x30, x29, 10004c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000330, input2=0x194, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff0fff0f (4279238415), data_rs2 = 0xff0fff0f (4279238415)

--------------------------------------
01000334:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000338:  	f0f0f137    	LUI    x2, 0xf0f0f000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff00, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf (15)

--------------------------------------
0100033c:  	0f010113    	ADDI   x2, x2, 251723776
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
01000340:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000344:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000348:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100034c:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xfff0fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff0 (4293984240), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000350:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000354:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000358:  	fe5210e3    	BNE    x4, x5, 1000338
Execute Stage Signals
	PCSel=ALU(branch_addr=1000338), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000358, input2=0xffffffe0, res=0x1000338) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000338:  	f0f0f137    	LUI    x2, 0xfffff702
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
0100033c:  	0f010113    	ADDI   x2, x2, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
01000340:  	0ff010b7    	LUI    x1, 0xff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000344:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000348:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100034c:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xfff0fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff0 (4293984240), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000350:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000354:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000358:  	fe5210e3    	BNE    x4, x5, 100033d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000358, input2=0xffffffe0, res=0x1000338) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100035c:  	fff10eb7    	LUI    x29, 0xfff10000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f0, input2=0xfff10000, res=0xfff10000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 29, data_rd = fff10000 (4293984256), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f0 (4042322160), data_rs2 = 0x1f (31)

--------------------------------------
01000360:  	ff0e8e93    	ADDI   x29, x29, 4279140352
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfff10000, input2=0xfffffff0, res=0xfff0fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = fff0fff0 (4293984240), write_enable = 1 
	Output: data_rs1 = 0xfff10000 (4293984256), data_rs2 = 0x10 (16)

--------------------------------------
01000364:  	01300193    	ADDI   x3, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
01000368:  	15df1e63    	BNE    x30, x29, 10004c5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000368, input2=0x15c, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfff0fff0 (4293984240), data_rs2 = 0xfff0fff0 (4293984240)

--------------------------------------
0100036c:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000370:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xfff0fff0 (4293984240), data_rs2 = 0x10 (16)

--------------------------------------
01000374:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000378:  	00ff00b7    	LUI    x1, 0xf
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xfff0fff0 (4293984240), data_rs2 = 0xf (15)

--------------------------------------
0100037c:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000380:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000388:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff, input2=0xf0f0f0f, res=0xfff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff (268374015), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100038c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000390:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000394:  	fc521ee3    	BNE    x4, x5, 1000370
Execute Stage Signals
	PCSel=ALU(branch_addr=1000370), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000394, input2=0xffffffdc, res=0x1000370) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000370:  	0f0f1137    	LUI    x2, 0xe2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0x10 (16)

--------------------------------------
01000374:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000378:  	00ff00b7    	LUI    x1, 0xf
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0xf (15)

--------------------------------------
0100037c:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000380:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000388:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff, input2=0xf0f0f0f, res=0xfff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff (268374015), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100038c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000390:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000394:  	fc521ee3    	BNE    x4, x5, 1000370
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000394, input2=0xffffffdc, res=0x1000370) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000398:  	0fff1eb7    	LUI    x29, 0x8fc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xfff1000, res=0xfff1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 31, addr_rd = 29, data_rd = fff1000 (268374016), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0x1f (31)

--------------------------------------
0100039c:  	fffe8e93    	ADDI   x29, x29, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfff1000, input2=0xffffffff, res=0xfff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = fff0fff (268374015), write_enable = 1 
	Output: data_rs1 = 0xfff1000 (268374016), data_rs2 = 0x1f (31)

--------------------------------------
010003a0:  	01400193    	ADDI   x3, x0, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
010003a4:  	13df1063    	BNE    x30, x29, 10004c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003a4, input2=0x120, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0xfff0fff (268374015)

--------------------------------------
010003a8:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003ac:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0x10 (16)

--------------------------------------
010003b0:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010003b4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003b8:  	ff0100b7    	LUI    x1, 0xfffffff0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
010003bc:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010003c0:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010003c4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
010003c8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010003cc:  	fe5210e3    	BNE    x4, x5, 10003ac
Execute Stage Signals
	PCSel=ALU(branch_addr=10003ac), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003cc, input2=0xffffffe0, res=0x10003ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003ac:  	0f0f1137    	LUI    x2, 0xe2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff0fff0f, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff0fff0f (4279238415), data_rs2 = 0x10 (16)

--------------------------------------
010003b0:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010003b4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003b8:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
010003bc:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010003c0:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010003c4:  	00120213    	ADDI   x4, x4, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
010003c8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010003cc:  	fe5210e3    	BNE    x4, x5, 10003b1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003cc, input2=0xffffffe0, res=0x10003ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010003d0:  	ff100eb7    	LUI    x29, 0xff100000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff100000, res=0xff100000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 29, data_rd = ff100000 (4279238656), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010003d4:  	f0fe8e93    	ADDI   x29, x29, 4043210752
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff100000, input2=0xffffff0f, res=0xff0fff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = ff0fff0f (4279238415), write_enable = 1 
	Output: data_rs1 = 0xff100000 (4279238656), data_rs2 = 0xf (15)

--------------------------------------
010003d8:  	01500193    	ADDI   x3, x0, 21
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
010003dc:  	0fdf1463    	BNE    x30, x29, 10004d9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003dc, input2=0xe8, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff0fff0f (4279238415), data_rs2 = 0xff0fff0f (4279238415)

--------------------------------------
010003e0:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003e4:  	f0f0f137    	LUI    x2, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff00, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf (15)

--------------------------------------
010003e8:  	0f010113    	ADDI   x2, x2, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
010003ec:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003f0:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010003f4:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
010003f8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003fc:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xfff0fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff0 (4293984240), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000400:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000404:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000408:  	fc521ee3    	BNE    x4, x5, 10003e4
Execute Stage Signals
	PCSel=ALU(branch_addr=10003e4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000408, input2=0xffffffdc, res=0x10003e4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003e4:  	f0f0f137    	LUI    x2, 0xfffff702
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
010003e8:  	0f010113    	ADDI   x2, x2, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
010003ec:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003f0:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010003f4:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
010003f8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003fc:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xfff0fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff0 (4293984240), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000400:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000404:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000408:  	fc521ee3    	BNE    x4, x5, 10003e4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000408, input2=0xffffffdc, res=0x10003e4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100040c:  	fff10eb7    	LUI    x29, 0xfffffffc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f0, input2=0xfff10000, res=0xfff10000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 29, data_rd = fff10000 (4293984256), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f0 (4042322160), data_rs2 = 0x1f (31)

--------------------------------------
01000410:  	ff0e8e93    	ADDI   x29, x29, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfff10000, input2=0xfffffff0, res=0xfff0fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = fff0fff0 (4293984240), write_enable = 1 
	Output: data_rs1 = 0xfff10000 (4293984256), data_rs2 = 0x10 (16)

--------------------------------------
01000414:  	01600193    	ADDI   x3, x0, 22
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 3, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
01000418:  	0bdf1663    	BNE    x30, x29, 10004c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000418, input2=0xac, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfff0fff0 (4293984240), data_rs2 = 0xfff0fff0 (4293984240)

--------------------------------------
0100041c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000420:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xfff0fff0 (4293984240), data_rs2 = 0x10 (16)

--------------------------------------
01000424:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000428:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000430:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xfff0fff0 (4293984240), data_rs2 = 0xf (15)

--------------------------------------
01000434:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000438:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff, input2=0xf0f0f0f, res=0xfff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff (268374015), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100043c:  	00120213    	ADDI   x4, x4, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000440:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000444:  	fc521ee3    	BNE    x4, x5, 1000409
Execute Stage Signals
	PCSel=ALU(branch_addr=1000420), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000444, input2=0xffffffdc, res=0x1000420) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000420:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0x10 (16)

--------------------------------------
01000424:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000428:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000430:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0xf (15)

--------------------------------------
01000434:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000438:  	0020ef33    	OR     x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff, input2=0xf0f0f0f, res=0xfff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fff0fff (268374015), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100043c:  	00120213    	ADDI   x4, x4, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000440:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000444:  	fc521ee3    	BNE    x4, x5, 1000409
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000444, input2=0xffffffdc, res=0x1000420) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000448:  	0fff1eb7    	LUI    x29, 0xfff1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xfff1000, res=0xfff1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 31, addr_rd = 29, data_rd = fff1000 (268374016), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0x1f (31)

--------------------------------------
0100044c:  	fffe8e93    	ADDI   x29, x29, 4294868992
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfff1000, input2=0xffffffff, res=0xfff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = fff0fff (268374015), write_enable = 1 
	Output: data_rs1 = 0xfff1000 (268374016), data_rs2 = 0x1f (31)

--------------------------------------
01000450:  	01700193    	ADDI   x3, x0, 23
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 3, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
01000454:  	07df1863    	BNE    x30, x29, 10004d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000454, input2=0x70, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0xfff0fff (268374015)

--------------------------------------
01000458:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
0100045c:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000460:  	00106133    	OR     x2, x0, x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=OR(input1=0x0, input2=0xff00ff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000464:  	ff010eb7    	LUI    x29, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff00, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 29, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0x10 (16)

--------------------------------------
01000468:  	f00e8e93    	ADDI   x29, x29, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
0100046c:  	01800193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 3, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
01000470:  	05d11a63    	BNE    x2, x29, 10004c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000470, input2=0x54, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000474:  	00ff00b7    	LUI    x1, 0x800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0xf (15)

--------------------------------------
01000478:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
0100047c:  	0000e133    	OR     x2, x1, x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=OR(input1=0xff00ff, input2=0x0, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0x0 (0)

--------------------------------------
01000480:  	00ff0eb7    	LUI    x29, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xfff0fff, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 29, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xfff0fff (268374015), data_rs2 = 0xf (15)

--------------------------------------
01000484:  	0ffe8e93    	ADDI   x29, x29, 268337152
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000488:  	01900193    	ADDI   x3, x0, 25
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 3, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
0100048c:  	03d11c63    	BNE    x2, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100048c, input2=0x38, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000490:  	000060b3    	OR     x1, x0, x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=OR(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000494:  	00000e93    	ADDI   x29, x0, 56
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000498:  	01a00193    	ADDI   x3, x0, 26
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1a, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 26, addr_rd = 3, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1a (26)

--------------------------------------
0100049c:  	03d09463    	BNE    x1, x29, 10004d9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100049c, input2=0x28, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004a0:  	111110b7    	LUI    x1, 0x11111000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff, input2=0x11111000, res=0x11111000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 17, addr_rd = 1, data_rd = 11111000 (286330880), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0x11 (17)

--------------------------------------
010004a4:  	11108093    	ADDI   x1, x1, 286294016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x11111000, input2=0x111, res=0x11111111) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 17, addr_rd = 1, data_rd = 11111111 (286331153), write_enable = 1 
	Output: data_rs1 = 0x11111000 (286330880), data_rs2 = 0x11 (17)

--------------------------------------
010004a8:  	22222137    	LUI    x2, 0x22222000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x22222000, res=0x22222000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 2, addr_rd = 2, data_rd = 22222000 (572661760), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0xff00ff (16711935)

--------------------------------------
010004ac:  	22210113    	ADDI   x2, x2, 572588032
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x22222000, input2=0x222, res=0x22222222) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 2, addr_rd = 2, data_rd = 22222222 (572662306), write_enable = 1 
	Output: data_rs1 = 0x22222000 (572661760), data_rs2 = 0x22222000 (572661760)

--------------------------------------
010004b0:  	0020e033    	OR     x0, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=OR(input1=0x11111111, input2=0x22222222, res=0x33333333) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 33333333 (858993459), write_enable = 1 
	Output: data_rs1 = 0x11111111 (286331153), data_rs2 = 0x22222222 (572662306)

--------------------------------------
010004b4:  	00000e93    	ADDI   x29, x0, 546
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004b8:  	01b00193    	ADDI   x3, x0, 27
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1b, res=0x1b) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 27, addr_rd = 3, data_rd = 1b (27), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1b (27)

--------------------------------------
010004bc:  	01d01463    	BNE    x0, x29, 10004d9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004bc, input2=0x8, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004c0:  	00301c63    	BNE    x0, x3, 10004d8
Execute Stage Signals
	PCSel=ALU(branch_addr=10004d8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004c0, input2=0x18, res=0x10004d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1b (27)

--------------------------------------
010004d8:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010004dc:  	00100193    	ADDI   x3, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11111111 (286331153)

--------------------------------------
010004e0:  	00000073    	ECALL  
rv32ui-p-ori.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x10 (16)

--------------------------------------
01000004:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	f0f0ef13    	ORI    x30, x1, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=OR(input1=0xff00ff00, input2=0xffffff0f, res=0xffffff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = ffffff0f (4294967055), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf (15)

--------------------------------------
0100000c:  	f0f00e93    	ADDI   x29, x0, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffff0f, res=0xffffff0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 29, data_rd = ffffff0f (4294967055), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000010:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000014:  	1ddf1463    	BNE    x30, x29, 10001f1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000014, input2=0x1c8, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffff0f (4294967055), data_rs2 = 0xffffff0f (4294967055)

--------------------------------------
01000018:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100001c:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000020:  	0f00ef13    	ORI    x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=OR(input1=0xff00ff0, input2=0xf0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x10 (16)

--------------------------------------
01000024:  	0ff01eb7    	LUI    x29, 0xff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000028:  	ff0e8e93    	ADDI   x29, x29, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
0100002c:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000030:  	1bdf1663    	BNE    x30, x29, 10001dc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000030, input2=0x1ac, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000034:  	00ff00b7    	LUI    x1, 0x800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000038:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
0100003c:  	70f0ef13    	ORI    x30, x1, 1807
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=OR(input1=0xff00ff, input2=0x70f, res=0xff07ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = ff07ff (16713727), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf (15)

--------------------------------------
01000040:  	00ff0eb7    	LUI    x29, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff07ff, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 29, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xff07ff (16713727), data_rs2 = 0xf (15)

--------------------------------------
01000044:  	7ffe8e93    	ADDI   x29, x29, 2147385344
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0x7ff, res=0xff07ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = ff07ff (16713727), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000048:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
0100004c:  	19df1863    	BNE    x30, x29, 10001e9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100004c, input2=0x190, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff07ff (16713727), data_rs2 = 0xff07ff (16713727)

--------------------------------------
01000050:  	f00ff0b7    	LUI    x1, 0xf00ff000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 1, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
01000054:  	00f08093    	ADDI   x1, x1, 15761408
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 1, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
01000058:  	0f00ef13    	ORI    x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=OR(input1=0xf00ff00f, input2=0xf0, res=0xf00ff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = f00ff0ff (4027576575), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x10 (16)

--------------------------------------
0100005c:  	f00ffeb7    	LUI    x29, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 29, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
01000060:  	0ffe8e93    	ADDI   x29, x29, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xff, res=0xf00ff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = f00ff0ff (4027576575), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0x1f (31)

--------------------------------------
01000064:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
01000068:  	17df1a63    	BNE    x30, x29, 10001dc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000068, input2=0x174, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf00ff0ff (4027576575), data_rs2 = 0xf00ff0ff (4027576575)

--------------------------------------
0100006c:  	ff0100b7    	LUI    x1, 0xffffffe0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x10 (16)

--------------------------------------
01000070:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000074:  	0f00e093    	ORI    x1, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=OR(input1=0xff00ff00, input2=0xf0, res=0xff00fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00fff0 (4278255600), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0x10 (16)

--------------------------------------
01000078:  	ff010eb7    	LUI    x29, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 29, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x10 (16)

--------------------------------------
0100007c:  	ff0e8e93    	ADDI   x29, x29, 4279140352
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xfffffff0, res=0xff00fff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = ff00fff0 (4278255600), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x10 (16)

--------------------------------------
01000080:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000084:  	15d09c63    	BNE    x1, x29, 10001e1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000084, input2=0x158, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00fff0 (4278255600), data_rs2 = 0xff00fff0 (4278255600)

--------------------------------------
01000088:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100008c:  	0ff010b7    	LUI    x1, 0xff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000090:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000094:  	0f00ef13    	ORI    x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=OR(input1=0xff00ff0, input2=0xf0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x10 (16)

--------------------------------------
01000098:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff00ff0, input2=0x0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x0 (0)

--------------------------------------
0100009c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
010000a0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010000a4:  	fe5214e3    	BNE    x4, x5, 1000089
Execute Stage Signals
	PCSel=ALU(branch_addr=100008c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000a4, input2=0xffffffe8, res=0x100008c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100008c:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000090:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000094:  	0f00ef13    	ORI    x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=OR(input1=0xff00ff0, input2=0xf0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x10 (16)

--------------------------------------
01000098:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff00ff0, input2=0x0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x0 (0)

--------------------------------------
0100009c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
010000a0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010000a4:  	fe5214e3    	BNE    x4, x5, 100008c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000a4, input2=0xffffffe8, res=0x100008c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010000a8:  	0ff01eb7    	LUI    x29, 0x8fc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000ac:  	ff0e8e93    	ADDI   x29, x29, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
010000b0:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000b4:  	13d31463    	BNE    x6, x29, 10001dc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000b4, input2=0x128, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
010000b8:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000bc:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
010000c0:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
010000c4:  	70f0ef13    	ORI    x30, x1, 1807
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=OR(input1=0xff00ff, input2=0x70f, res=0xff07ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = ff07ff (16713727), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf (15)

--------------------------------------
010000c8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000cc:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff07ff, input2=0x0, res=0xff07ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ff07ff (16713727), write_enable = 1 
	Output: data_rs1 = 0xff07ff (16713727), data_rs2 = 0x0 (0)

--------------------------------------
010000d0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
010000d4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010000d8:  	fe5212e3    	BNE    x4, x5, 10000bd
Execute Stage Signals
	PCSel=ALU(branch_addr=10000bc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000d8, input2=0xffffffe4, res=0x10000bc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010000bc:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff07ff, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xff07ff (16713727), data_rs2 = 0xf (15)

--------------------------------------
010000c0:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
010000c4:  	70f0ef13    	ORI    x30, x1, 1807
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=OR(input1=0xff00ff, input2=0x70f, res=0xff07ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = ff07ff (16713727), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf (15)

--------------------------------------
010000c8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000cc:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff07ff, input2=0x0, res=0xff07ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ff07ff (16713727), write_enable = 1 
	Output: data_rs1 = 0xff07ff (16713727), data_rs2 = 0x0 (0)

--------------------------------------
010000d0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff (16711935)

--------------------------------------
010000d4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010000d8:  	fe5212e3    	BNE    x4, x5, 10000bd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000d8, input2=0xffffffe4, res=0x10000bc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010000dc:  	00ff0eb7    	LUI    x29, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff07ff, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 29, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xff07ff (16713727), data_rs2 = 0xf (15)

--------------------------------------
010000e0:  	7ffe8e93    	ADDI   x29, x29, 2147385344
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0x7ff, res=0xff07ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = ff07ff (16713727), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
010000e4:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000e8:  	0fd31a63    	BNE    x6, x29, 10001e5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000e8, input2=0xf4, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff07ff (16713727), data_rs2 = 0xff07ff (16713727)

--------------------------------------
010000ec:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000f0:  	f00ff0b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 1, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
010000f4:  	00f08093    	ADDI   x1, x1, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 1, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
010000f8:  	0f00ef13    	ORI    x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=OR(input1=0xf00ff00f, input2=0xf0, res=0xf00ff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = f00ff0ff (4027576575), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x10 (16)

--------------------------------------
010000fc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000104:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff0ff, input2=0x0, res=0xf00ff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = f00ff0ff (4027576575), write_enable = 1 
	Output: data_rs1 = 0xf00ff0ff (4027576575), data_rs2 = 0x0 (0)

--------------------------------------
01000108:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
0100010c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000110:  	fe5210e3    	BNE    x4, x5, 10000f5
Execute Stage Signals
	PCSel=ALU(branch_addr=10000f0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000110, input2=0xffffffe0, res=0x10000f0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010000f0:  	f00ff0b7    	LUI    x1, 0xf00ff000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 1, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
010000f4:  	00f08093    	ADDI   x1, x1, 15761408
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 1, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
010000f8:  	0f00ef13    	ORI    x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=OR(input1=0xf00ff00f, input2=0xf0, res=0xf00ff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = f00ff0ff (4027576575), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x10 (16)

--------------------------------------
010000fc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000104:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff0ff, input2=0x0, res=0xf00ff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = f00ff0ff (4027576575), write_enable = 1 
	Output: data_rs1 = 0xf00ff0ff (4027576575), data_rs2 = 0x0 (0)

--------------------------------------
01000108:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
0100010c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000110:  	fe5210e3    	BNE    x4, x5, 10000f0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000110, input2=0xffffffe0, res=0x10000f0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000114:  	f00ffeb7    	LUI    x29, 0xffffff1c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 29, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
01000118:  	0ffe8e93    	ADDI   x29, x29, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xff, res=0xf00ff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = f00ff0ff (4027576575), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0x1f (31)

--------------------------------------
0100011c:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
01000120:  	0bd31e63    	BNE    x6, x29, 10001dc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000120, input2=0xbc, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf00ff0ff (4027576575), data_rs2 = 0xf00ff0ff (4027576575)

--------------------------------------
01000124:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000128:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100012c:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000130:  	0f00ef13    	ORI    x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=OR(input1=0xff00ff0, input2=0xf0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x10 (16)

--------------------------------------
01000134:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000138:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100013c:  	fe5216e3    	BNE    x4, x5, 1000121
Execute Stage Signals
	PCSel=ALU(branch_addr=1000128), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100013c, input2=0xffffffec, res=0x1000128) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000128:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100012c:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000130:  	0f00ef13    	ORI    x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=OR(input1=0xff00ff0, input2=0xf0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x10 (16)

--------------------------------------
01000134:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000138:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100013c:  	fe5216e3    	BNE    x4, x5, 1000121
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100013c, input2=0xffffffec, res=0x1000128) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000140:  	0ff01eb7    	LUI    x29, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000144:  	ff0e8e93    	ADDI   x29, x29, 4279140352
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000148:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
0100014c:  	09df1863    	BNE    x30, x29, 10001e9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100014c, input2=0x90, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000150:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000154:  	00ff00b7    	LUI    x1, 0xf
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000158:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
0100015c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000160:  	f0f0ef13    	ORI    x30, x1, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=OR(input1=0xff00ff, input2=0xffffff0f, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf (15)

--------------------------------------
01000164:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000168:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100016c:  	fe5214e3    	BNE    x4, x5, 1000151
Execute Stage Signals
	PCSel=ALU(branch_addr=1000154), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100016c, input2=0xffffffe8, res=0x1000154) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000154:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xffffffff, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xf (15)

--------------------------------------
01000158:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
0100015c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000160:  	f0f0ef13    	ORI    x30, x1, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=OR(input1=0xff00ff, input2=0xffffff0f, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf (15)

--------------------------------------
01000164:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000168:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100016c:  	fe5214e3    	BNE    x4, x5, 1000154
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100016c, input2=0xffffffe8, res=0x1000154) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000170:  	fff00e93    	ADDI   x29, x0, 4294967292
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000174:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000178:  	07df1263    	BNE    x30, x29, 10001f5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000178, input2=0x64, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100017c:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000180:  	f00ff0b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 1, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
01000184:  	00f08093    	ADDI   x1, x1, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 1, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
01000188:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000190:  	0f00ef13    	ORI    x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=OR(input1=0xf00ff00f, input2=0xf0, res=0xf00ff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = f00ff0ff (4027576575), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x10 (16)

--------------------------------------
01000194:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
01000198:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100019c:  	fe5212e3    	BNE    x4, x5, 1000180
Execute Stage Signals
	PCSel=ALU(branch_addr=1000180), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100019c, input2=0xffffffe4, res=0x1000180) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000180:  	f00ff0b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 1, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
01000184:  	00f08093    	ADDI   x1, x1, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 1, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
01000188:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000190:  	0f00ef13    	ORI    x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=OR(input1=0xf00ff00f, input2=0xf0, res=0xf00ff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = f00ff0ff (4027576575), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x10 (16)

--------------------------------------
01000194:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
01000198:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100019c:  	fe5212e3    	BNE    x4, x5, 1000180
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100019c, input2=0xffffffe4, res=0x1000180) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001a0:  	f00ffeb7    	LUI    x29, 0xffffff1c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 29, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
010001a4:  	0ffe8e93    	ADDI   x29, x29, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xff, res=0xf00ff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = f00ff0ff (4027576575), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0x1f (31)

--------------------------------------
010001a8:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
010001ac:  	03df1863    	BNE    x30, x29, 10001dc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001ac, input2=0x30, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf00ff0ff (4027576575), data_rs2 = 0xf00ff0ff (4027576575)

--------------------------------------
010001b0:  	0f006093    	ORI    x1, x0, 2272
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=OR(input1=0x0, input2=0xf0, res=0xf0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 1, data_rd = f0 (240), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010001b4:  	0f000e93    	ADDI   x29, x0, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf0, res=0xf0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = f0 (240), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010001b8:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001bc:  	03d09063    	BNE    x1, x29, 10001dc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001bc, input2=0x20, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0 (240), data_rs2 = 0xf0 (240)

--------------------------------------
010001c0:  	00ff00b7    	LUI    x1, 0x800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf00ff0ff, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xf00ff0ff (4027576575), data_rs2 = 0xf (15)

--------------------------------------
010001c4:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
010001c8:  	70f0e013    	ORI    x0, x1, 1807
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=OR(input1=0xff00ff, input2=0x70f, res=0xff07ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 0, data_rd = ff07ff (16713727), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf (15)

--------------------------------------
010001cc:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d0:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010001d4:  	01d01463    	BNE    x0, x29, 10001dc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d4, input2=0x8, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d8:  	00301c63    	BNE    x0, x3, 10001f0
Execute Stage Signals
	PCSel=ALU(branch_addr=10001f0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d8, input2=0x18, res=0x10001f0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010001f0:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no brv32ui-p-sb.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00000097    	AUIPC  x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000000, input2=0x0, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	44408093    	ADDI   x1, x1, 1145077760
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000000, input2=0x444, res=0x1000444) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 4, addr_rd = 1, data_rd = 1000444 (16778308), write_enable = 1 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x4 (4)

--------------------------------------
01000008:  	faa00113    	ADDI   x2, x0, 4294967210
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffaa, res=0xffffffaa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 2, data_rd = ffffffaa (4294967210), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
0100000c:  	00208023    	SB     x2, 2(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000444, input2=0x0, res=0x1000444) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1000444 (16778308), data_rs2 = 0xffffffaa (4294967210)

--------------------------------------
01000010:  	00008f03    	LB     30(x0) 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000444, input2=0x0, res=0x1000444) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = ffffffaa (4294967210), write_enable = 1 
	Output: data_rs1 = 0x1000444 (16778308), data_rs2 = 0x0 (0)

--------------------------------------
01000014:  	faa00e93    	ADDI   x29, x0, 4294967210
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffaa, res=0xffffffaa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 29, data_rd = ffffffaa (4294967210), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
01000018:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffaa (4294967210)

--------------------------------------
0100001c:  	3ddf1c63    	BNE    x30, x29, 10003f9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100001c, input2=0x3d8, res=0x10003f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffaa (4294967210), data_rs2 = 0xffffffaa (4294967210)

--------------------------------------
01000020:  	00000097    	AUIPC  x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000020, input2=0x0, res=0x1000020) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 1000020 (16777248), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000024:  	42408093    	ADDI   x1, x1, 1111523328
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000020, input2=0x424, res=0x1000444) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 4, addr_rd = 1, data_rd = 1000444 (16778308), write_enable = 1 
	Output: data_rs1 = 0x1000020 (16777248), data_rs2 = 0x4 (4)

--------------------------------------
01000028:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100002c:  	002080a3    	SB     x2, 2(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000444, input2=0x1, res=0x1000445) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1000444 (16778308), data_rs2 = 0x0 (0)

--------------------------------------
01000030:  	00108f03    	LB     30(x1) 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000444, input2=0x1, res=0x1000445) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x1000444 (16778308), data_rs2 = 0x1000444 (16778308)

--------------------------------------
01000034:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000038:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100003c:  	3bdf1c63    	BNE    x30, x29, 10003f9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100003c, input2=0x3b8, res=0x10003f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000040:  	00000097    	AUIPC  x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000040, input2=0x0, res=0x1000040) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 1000040 (16777280), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000044:  	40408093    	ADDI   x1, x1, 1077968896
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000040, input2=0x404, res=0x1000444) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 4, addr_rd = 1, data_rd = 1000444 (16778308), write_enable = 1 
	Output: data_rs1 = 0x1000040 (16777280), data_rs2 = 0x4 (4)

--------------------------------------
01000048:  	fffff137    	LUI    x2, 0xfffff000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xfffff000, res=0xfffff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 2, data_rd = fffff000 (4294963200), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
0100004c:  	fa010113    	ADDI   x2, x2, 4194369536
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfffff000, input2=0xffffffa0, res=0xffffefa0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 2, data_rd = ffffefa0 (4294963104), write_enable = 1 
	Output: data_rs1 = 0xfffff000 (4294963200), data_rs2 = 0x0 (0)

--------------------------------------
01000050:  	00208123    	SB     x2, 2(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000444, input2=0x2, res=0x1000446) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 2, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1000444 (16778308), data_rs2 = 0xffffefa0 (4294963104)

--------------------------------------
01000054:  	00209f03    	LH     x30, 30(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000444, input2=0x2, res=0x1000446) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = a0 (160), write_enable = 1 
	Output: data_rs1 = 0x1000444 (16778308), data_rs2 = 0xffffefa0 (4294963104)

--------------------------------------
01000058:  	fffffeb7    	LUI    x29, 0xfffff000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xfffff000, res=0xfffff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 29, data_rd = fffff000 (4294963200), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
0100005c:  	fa0e8e93    	ADDI   x29, x29, 4195254272
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfffff000, input2=0xffffffa0, res=0xffffefa0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = ffffefa0 (4294963104), write_enable = 1 
	Output: data_rs1 = 0xfffff000 (4294963200), data_rs2 = 0x0 (0)

--------------------------------------
01000060:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000064:  	39df1863    	BNE    x30, x29, 1000401
Execute Stage Signals
	PCSel=ALU(branch_addr=10003f4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000064, input2=0x390, res=0x10003f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xa0 (160), data_rs2 = 0xffffefa0 (4294963104)

--------------------------------------
010003f4:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010003f8:  	00018063    	BEQ    x3, x0, 1000788
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003f8, input2=0x0, res=0x10003f8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x0 (0)

--------------------------------------
010003fc:  	00119193    	SLLI   x3, x3, 0x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x4, input2=0x1, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 1, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x1000444 (16778308)

--------------------------------------
01000400:  	0011e193    	ORI    x3, x3, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=OR(input1=0x8, input2=0x1, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 1, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x8 (8), data_rs2 = 0x1000444 (16778308)

--------------------------------------
01000404:  	00000073    	ECALL  
rv32ui-p-sh.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00000097    	AUIPC  x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000000, input2=0x0, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	4c408093    	ADDI   x1, x1, 1279295488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000000, input2=0x4c4, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 4, addr_rd = 1, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x4 (4)

--------------------------------------
01000008:  	0aa00113    	ADDI   x2, x0, 170
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xaa, res=0xaa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 2, data_rd = aa (170), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
0100000c:  	00209023    	SH     x2, 2(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x0, res=0x10004c4) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xaa (170)

--------------------------------------
01000010:  	00009f03    	LH     x30, 0(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x0, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = aa (170), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x0 (0)

--------------------------------------
01000014:  	0aa00e93    	ADDI   x29, x0, 170
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xaa, res=0xaa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 29, data_rd = aa (170), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
01000018:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xaa (170)

--------------------------------------
0100001c:  	45df1e63    	BNE    x30, x29, 1000479
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100001c, input2=0x45c, res=0x1000478) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xaa (170), data_rs2 = 0xaa (170)

--------------------------------------
01000020:  	00000097    	AUIPC  x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000020, input2=0x0, res=0x1000020) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 1000020 (16777248), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000024:  	4a408093    	ADDI   x1, x1, 1245741056
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000020, input2=0x4a4, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 4, addr_rd = 1, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x1000020 (16777248), data_rs2 = 0x4 (4)

--------------------------------------
01000028:  	ffffb137    	LUI    x2, 0xffffb000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xffffb000, res=0xffffb000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 2, data_rd = ffffb000 (4294946816), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
0100002c:  	a0010113    	ADDI   x2, x2, 2684420096
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xffffb000, input2=0xfffffa00, res=0xffffaa00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 2, data_rd = ffffaa00 (4294945280), write_enable = 1 
	Output: data_rs1 = 0xffffb000 (4294946816), data_rs2 = 0x0 (0)

--------------------------------------
01000030:  	00209123    	SH     x2, 2(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x2, res=0x10004c6) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 2, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xffffaa00 (4294945280)

--------------------------------------
01000034:  	00209f03    	LH     x30, 30(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x2, res=0x10004c6) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffffaa00 (4294945280), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xffffaa00 (4294945280)

--------------------------------------
01000038:  	ffffbeb7    	LUI    x29, 0xffffb000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xffffb000, res=0xffffb000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 29, data_rd = ffffb000 (4294946816), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
0100003c:  	a00e8e93    	ADDI   x29, x29, 2685304832
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xffffb000, input2=0xfffffa00, res=0xffffaa00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = ffffaa00 (4294945280), write_enable = 1 
	Output: data_rs1 = 0xffffb000 (4294946816), data_rs2 = 0x0 (0)

--------------------------------------
01000040:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000044:  	43df1a63    	BNE    x30, x29, 1000481
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000044, input2=0x434, res=0x1000478) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffaa00 (4294945280), data_rs2 = 0xffffaa00 (4294945280)

--------------------------------------
01000048:  	00000097    	AUIPC  x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000048, input2=0x0, res=0x1000048) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 1000048 (16777288), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100004c:  	47c08093    	ADDI   x1, x1, 1203798016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000048, input2=0x47c, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 28, addr_rd = 1, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x1000048 (16777288), data_rs2 = 0x1c (28)

--------------------------------------
01000050:  	beef1137    	LUI    x2, 0xbeef1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xffffaa00, input2=0xbeef1000, res=0xbeef1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 14, addr_rd = 2, data_rd = beef1000 (3203338240), write_enable = 1 
	Output: data_rs1 = 0xffffaa00 (4294945280), data_rs2 = 0xe (14)

--------------------------------------
01000054:  	aa010113    	ADDI   x2, x2, 2852192256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xbeef1000, input2=0xfffffaa0, res=0xbeef0aa0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 2, data_rd = beef0aa0 (3203336864), write_enable = 1 
	Output: data_rs1 = 0xbeef1000 (3203338240), data_rs2 = 0x0 (0)

--------------------------------------
01000058:  	00209223    	SH     x2, 4(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x4, res=0x10004c8) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xbeef0aa0 (3203336864)

--------------------------------------
0100005c:  	0040af03    	LW     x30, 30(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x4, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 4, addr_rd = 30, data_rd = aa0 (2720), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x4 (4)

--------------------------------------
01000060:  	beef1eb7    	LUI    x29, 0xbeef1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xaa0, input2=0xbeef1000, res=0xbeef1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 14, addr_rd = 29, data_rd = beef1000 (3203338240), write_enable = 1 
	Output: data_rs1 = 0xaa0 (2720), data_rs2 = 0xe (14)

--------------------------------------
01000064:  	aa0e8e93    	ADDI   x29, x29, 2853076992
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xbeef1000, input2=0xfffffaa0, res=0xbeef0aa0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = beef0aa0 (3203336864), write_enable = 1 
	Output: data_rs1 = 0xbeef1000 (3203338240), data_rs2 = 0x0 (0)

--------------------------------------
01000068:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
0100006c:  	41df1663    	BNE    x30, x29, 1000489
Execute Stage Signals
	PCSel=ALU(branch_addr=1000478), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100006c, input2=0x40c, res=0x1000478) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xaa0 (2720), data_rs2 = 0xbeef0aa0 (3203336864)

--------------------------------------
01000478:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100047c:  	00018063    	BEQ    x3, x0, 1000888
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100047c, input2=0x0, res=0x100047c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x0 (0)

--------------------------------------
01000480:  	00119193    	SLLI   x3, x3, 0x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x4, input2=0x1, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 1, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
01000484:  	0011e193    	ORI    x3, x3, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=OR(input1=0x8, input2=0x1, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 1, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x8 (8), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
01000488:  	00000073    	ECALL  
rv32ui-p-sll.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000004:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	00100e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000010:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000014:  	53df1e63    	BNE    x30, x29, 1000551
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000014, input2=0x53c, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000018:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
0100001c:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000020:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000024:  	00200e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 29, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000028:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100002c:  	53df1263    	BNE    x30, x29, 1000569
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100002c, input2=0x524, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000030:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000034:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000038:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x7, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7 (7)

--------------------------------------
0100003c:  	08000e93    	ADDI   x29, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x80, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000040:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000044:  	51df1663    	BNE    x30, x29, 1000561
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000044, input2=0x50c, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80 (128), data_rs2 = 0x80 (128)

--------------------------------------
01000048:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
0100004c:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000050:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0xe, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000054:  	00004eb7    	LUI    x29, 0xe
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x4000, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000058:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
0100005c:  	4fdf1a63    	BNE    x30, x29, 1000559
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100005c, input2=0x4f4, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x4000 (16384), data_rs2 = 0x4000 (16384)

--------------------------------------
01000060:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000064:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000068:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x1f, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1f (31)

--------------------------------------
0100006c:  	80000eb7    	LUI    x29, 0x1f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000070:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000074:  	4ddf1e63    	BNE    x30, x29, 1000551
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000074, input2=0x4dc, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000078:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100007c:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000080:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0xffffffff, input2=0x0, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000084:  	fff00e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000088:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100008c:  	4ddf1263    	BNE    x30, x29, 1000569
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100008c, input2=0x4c4, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000090:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000094:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000098:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0xffffffff, input2=0x1, res=0xfffffffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fffffffe (4294967294), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1 (1)

--------------------------------------
0100009c:  	ffe00e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffffffe, res=0xfffffffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 29, data_rd = fffffffe (4294967294), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
010000a0:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000a4:  	4bdf1663    	BNE    x30, x29, 1000561
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000a4, input2=0x4ac, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffffffe (4294967294), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
010000a8:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000ac:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000b0:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0xffffffff, input2=0x7, res=0xffffff80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffffff80 (4294967168), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x7 (7)

--------------------------------------
010000b4:  	f8000e93    	ADDI   x29, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffff80, res=0xffffff80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = ffffff80 (4294967168), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000b8:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
010000bc:  	49df1a63    	BNE    x30, x29, 1000559
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000bc, input2=0x494, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffff80 (4294967168), data_rs2 = 0xffffff80 (4294967168)

--------------------------------------
010000c0:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000c4:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010000c8:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0xffffffff, input2=0xe, res=0xffffc000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffffc000 (4294950912), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xe (14)

--------------------------------------
010000cc:  	ffffceb7    	LUI    x29, 0xe
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xffffc000, res=0xffffc000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 29, data_rd = ffffc000 (4294950912), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
010000d0:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010000d4:  	47df1e63    	BNE    x30, x29, 1000551
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000d4, input2=0x47c, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffc000 (4294950912), data_rs2 = 0xffffc000 (4294950912)

--------------------------------------
010000d8:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000dc:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000e0:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0xffffffff, input2=0x1f, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1f (31)

--------------------------------------
010000e4:  	80000eb7    	LUI    x29, 0x1f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e8:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010000ec:  	47df1263    	BNE    x30, x29, 1000569
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000ec, input2=0x464, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010000f0:  	212120b7    	LUI    x1, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x12 (18)

--------------------------------------
010000f4:  	12108093    	ADDI   x1, x1, 303071232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
010000f8:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000fc:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLL(input1=0x21212121, input2=0x0, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x0 (0)

--------------------------------------
01000100:  	21212eb7    	LUI    x29, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 29, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
01000104:  	121e8e93    	ADDI   x29, x29, 303988736
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 1, addr_rd = 29, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212121 (555819297)

--------------------------------------
01000108:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
0100010c:  	45df1263    	BNE    x30, x29, 1000569
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100010c, input2=0x444, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x21212121 (555819297)

--------------------------------------
01000110:  	212120b7    	LUI    x1, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
01000114:  	12108093    	ADDI   x1, x1, 303071232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
01000118:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x21212121 (555819297)

--------------------------------------
0100011c:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLL(input1=0x21212121, input2=0x1, res=0x42424242) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 42424242 (1111638594), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x1 (1)

--------------------------------------
01000120:  	42424eb7    	LUI    x29, 0x42424000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x4, input2=0x42424000, res=0x42424000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 4, addr_rd = 29, data_rd = 42424000 (1111638016), write_enable = 1 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x4 (4)

--------------------------------------
01000124:  	242e8e93    	ADDI   x29, x29, 607027200
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x42424000, input2=0x242, res=0x42424242) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 2, addr_rd = 29, data_rd = 42424242 (1111638594), write_enable = 1 
	Output: data_rs1 = 0x42424000 (1111638016), data_rs2 = 0x1 (1)

--------------------------------------
01000128:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100012c:  	43df1263    	BNE    x30, x29, 1000569
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100012c, input2=0x424, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x42424242 (1111638594), data_rs2 = 0x42424242 (1111638594)

--------------------------------------
01000130:  	212120b7    	LUI    x1, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x12 (18)

--------------------------------------
01000134:  	12108093    	ADDI   x1, x1, 303071232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
01000138:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100013c:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLL(input1=0x21212121, input2=0x7, res=0x90909080) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 90909080 (2425393280), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x7 (7)

--------------------------------------
01000140:  	90909eb7    	LUI    x29, 0x90909000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x21212121, input2=0x90909000, res=0x90909000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 9, addr_rd = 29, data_rd = 90909000 (2425393152), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x9 (9)

--------------------------------------
01000144:  	080e8e93    	ADDI   x29, x29, 135168000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x90909000, input2=0x80, res=0x90909080) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = 90909080 (2425393280), write_enable = 1 
	Output: data_rs1 = 0x90909000 (2425393152), data_rs2 = 0x0 (0)

--------------------------------------
01000148:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100014c:  	41df1263    	BNE    x30, x29, 1000569
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100014c, input2=0x404, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x90909080 (2425393280), data_rs2 = 0x90909080 (2425393280)

--------------------------------------
01000150:  	212120b7    	LUI    x1, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x7, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x7 (7), data_rs2 = 0x12 (18)

--------------------------------------
01000154:  	12108093    	ADDI   x1, x1, 303071232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
01000158:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100015c:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLL(input1=0x21212121, input2=0xe, res=0x48484000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 48484000 (1212694528), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0xe (14)

--------------------------------------
01000160:  	48484eb7    	LUI    x29, 0x48484000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x10, input2=0x48484000, res=0x48484000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 16, addr_rs2 = 4, addr_rd = 29, data_rd = 48484000 (1212694528), write_enable = 1 
	Output: data_rs1 = 0x10 (16), data_rs2 = 0x4 (4)

--------------------------------------
01000164:  	00f00193    	ADDI   x3, x0, 15728640
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000168:  	3fdf1463    	BNE    x30, x29, 1000550
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000168, input2=0x3e8, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x48484000 (1212694528), data_rs2 = 0x48484000 (1212694528)

--------------------------------------
0100016c:  	212120b7    	LUI    x1, 0xa00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xe, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0x12 (18)

--------------------------------------
01000170:  	12108093    	ADDI   x1, x1, 289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
01000174:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000178:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLL(input1=0x21212121, input2=0x1f, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x1f (31)

--------------------------------------
0100017c:  	80000eb7    	LUI    x29, 0x1f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000180:  	01000193    	ADDI   x3, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000184:  	3ddf1663    	BNE    x30, x29, 1000561
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000184, input2=0x3cc, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000188:  	212120b7    	LUI    x1, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x12 (18)

--------------------------------------
0100018c:  	12108093    	ADDI   x1, x1, 303071232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
01000190:  	fc000113    	ADDI   x2, x0, 4294967232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffc0, res=0xffffffc0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = ffffffc0 (4294967232), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000194:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLL(input1=0x21212121, input2=0xffffffc0, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0xffffffc0 (4294967232)

--------------------------------------
01000198:  	21212eb7    	LUI    x29, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xffffffc0, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 29, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0xffffffc0 (4294967232), data_rs2 = 0x12 (18)

--------------------------------------
0100019c:  	121e8e93    	ADDI   x29, x29, 303988736
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 1, addr_rd = 29, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212121 (555819297)

--------------------------------------
010001a0:  	01100193    	ADDI   x3, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010001a4:  	3bdf1663    	BNE    x30, x29, 1000561
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a4, input2=0x3ac, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x21212121 (555819297)

--------------------------------------
010001a8:  	212120b7    	LUI    x1, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xffffffc0, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0xffffffc0 (4294967232), data_rs2 = 0x12 (18)

--------------------------------------
010001ac:  	12108093    	ADDI   x1, x1, 303071232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
010001b0:  	fc100113    	ADDI   x2, x0, 4294967233
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffc1, res=0xffffffc1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = ffffffc1 (4294967233), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x21212121 (555819297)

--------------------------------------
010001b4:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLL(input1=0x21212121, input2=0xffffffc1, res=0x42424242) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 42424242 (1111638594), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0xffffffc1 (4294967233)

--------------------------------------
010001b8:  	42424eb7    	LUI    x29, 0x42424000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x4, input2=0x42424000, res=0x42424000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 4, addr_rd = 29, data_rd = 42424000 (1111638016), write_enable = 1 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x4 (4)

--------------------------------------
010001bc:  	242e8e93    	ADDI   x29, x29, 607027200
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x42424000, input2=0x242, res=0x42424242) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 2, addr_rd = 29, data_rd = 42424242 (1111638594), write_enable = 1 
	Output: data_rs1 = 0x42424000 (1111638016), data_rs2 = 0xffffffc1 (4294967233)

--------------------------------------
010001c0:  	01200193    	ADDI   x3, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
010001c4:  	39df1663    	BNE    x30, x29, 1000561
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c4, input2=0x38c, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x42424242 (1111638594), data_rs2 = 0x42424242 (1111638594)

--------------------------------------
010001c8:  	212120b7    	LUI    x1, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xffffffc1, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0xffffffc1 (4294967233), data_rs2 = 0x12 (18)

--------------------------------------
010001cc:  	12108093    	ADDI   x1, x1, 303071232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
010001d0:  	fc700113    	ADDI   x2, x0, 4294967239
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffc7, res=0xffffffc7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = ffffffc7 (4294967239), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010001d4:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLL(input1=0x21212121, input2=0xffffffc7, res=0x90909080) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 90909080 (2425393280), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0xffffffc7 (4294967239)

--------------------------------------
010001d8:  	90909eb7    	LUI    x29, 0x90909000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x21212121, input2=0x90909000, res=0x90909000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 9, addr_rd = 29, data_rd = 90909000 (2425393152), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x9 (9)

--------------------------------------
010001dc:  	080e8e93    	ADDI   x29, x29, 135168000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x90909000, input2=0x80, res=0x90909080) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = 90909080 (2425393280), write_enable = 1 
	Output: data_rs1 = 0x90909000 (2425393152), data_rs2 = 0x0 (0)

--------------------------------------
010001e0:  	01300193    	ADDI   x3, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
010001e4:  	37df1663    	BNE    x30, x29, 1000561
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e4, input2=0x36c, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x90909080 (2425393280), data_rs2 = 0x90909080 (2425393280)

--------------------------------------
010001e8:  	212120b7    	LUI    x1, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xffffffc7, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0xffffffc7 (4294967239), data_rs2 = 0x12 (18)

--------------------------------------
010001ec:  	12108093    	ADDI   x1, x1, 303071232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
010001f0:  	fce00113    	ADDI   x2, x0, 4294967246
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffce, res=0xffffffce) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = ffffffce (4294967246), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010001f4:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLL(input1=0x21212121, input2=0xffffffce, res=0x48484000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 48484000 (1212694528), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0xffffffce (4294967246)

--------------------------------------
010001f8:  	48484eb7    	LUI    x29, 0x48484000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x10, input2=0x48484000, res=0x48484000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 16, addr_rs2 = 4, addr_rd = 29, data_rd = 48484000 (1212694528), write_enable = 1 
	Output: data_rs1 = 0x10 (16), data_rs2 = 0x4 (4)

--------------------------------------
010001fc:  	01400193    	ADDI   x3, x0, 20971520
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
01000200:  	35df1863    	BNE    x30, x29, 1000550
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000200, input2=0x350, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x48484000 (1212694528), data_rs2 = 0x48484000 (1212694528)

--------------------------------------
01000204:  	00100093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x21212121 (555819297)

--------------------------------------
01000208:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100020c:  	002090b3    	SLL    x1, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x7, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 1, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7 (7)

--------------------------------------
01000210:  	08000e93    	ADDI   x29, x0, 128
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x80, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000214:  	01600193    	ADDI   x3, x0, 22
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 3, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
01000218:  	33d09c63    	BNE    x1, x29, 1000550
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000218, input2=0x338, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80 (128), data_rs2 = 0x80 (128)

--------------------------------------
0100021c:  	00100093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80 (128)

--------------------------------------
01000220:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000224:  	00209133    	SLL    x2, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0xe, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 2, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000228:  	00004eb7    	LUI    x29, 0x4000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x4000, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	01700193    	ADDI   x3, x0, 24117248
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 3, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
01000230:  	33d11063    	BNE    x2, x29, 1000550
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000230, input2=0x320, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x4000 (16384), data_rs2 = 0x4000 (16384)

--------------------------------------
01000234:  	00300093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 1, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
01000238:  	001090b3    	SLL    x1, x1, x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLL(input1=0x3, input2=0x3, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x3 (3)

--------------------------------------
0100023c:  	01800e93    	ADDI   x29, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 29, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
01000240:  	01800193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 3, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
01000244:  	31d09663    	BNE    x1, x29, 1000561
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000244, input2=0x30c, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x18 (24), data_rs2 = 0x18 (24)

--------------------------------------
01000248:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100024c:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
01000250:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000254:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x7, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7 (7)

--------------------------------------
01000258:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80, input2=0x0, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x80 (128), data_rs2 = 0x0 (0)

--------------------------------------
0100025c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000260:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000264:  	fe5214e3    	BNE    x4, x5, 1000249
Execute Stage Signals
	PCSel=ALU(branch_addr=100024c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000264, input2=0xffffffe8, res=0x100024c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100024c:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000250:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000254:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x7, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7 (7)

--------------------------------------
01000258:  	000f0313    	ADDI   x6, x30, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80, input2=0x0, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x80 (128), data_rs2 = 0x0 (0)

--------------------------------------
0100025c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000260:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000264:  	fe5214e3    	BNE    x4, x5, 100024c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000264, input2=0xffffffe8, res=0x100024c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000268:  	08000e93    	ADDI   x29, x0, 2204
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x80, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100026c:  	01900193    	ADDI   x3, x0, 25
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 3, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
01000270:  	2fd31063    	BNE    x6, x29, 100056d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000270, input2=0x2e0, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80 (128), data_rs2 = 0x80 (128)

--------------------------------------
01000274:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000278:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
0100027c:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000280:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0xe, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000284:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000288:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x4000, input2=0x0, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x4000 (16384), data_rs2 = 0x0 (0)

--------------------------------------
0100028c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000290:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000294:  	fe5212e3    	BNE    x4, x5, 1000278
Execute Stage Signals
	PCSel=ALU(branch_addr=1000278), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000294, input2=0xffffffe4, res=0x1000278) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000278:  	00100093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
0100027c:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000280:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0xe, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000284:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000288:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x4000, input2=0x0, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x4000 (16384), data_rs2 = 0x0 (0)

--------------------------------------
0100028c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000290:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000294:  	fe5212e3    	BNE    x4, x5, 1000278
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000294, input2=0xffffffe4, res=0x1000278) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000298:  	00004eb7    	LUI    x29, 0x81c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x4000, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100029c:  	01a00193    	ADDI   x3, x0, 26
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1a, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 26, addr_rd = 3, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1a (26)

--------------------------------------
010002a0:  	2bd31863    	BNE    x6, x29, 100055d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002a0, input2=0x2b0, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x4000 (16384), data_rs2 = 0x4000 (16384)

--------------------------------------
010002a4:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a8:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010002ac:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010002b0:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x1f, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1f (31)

--------------------------------------
010002b4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002bc:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x0, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
010002c0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010002c4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010002c8:  	fe5210e3    	BNE    x4, x5, 10002ad
Execute Stage Signals
	PCSel=ALU(branch_addr=10002a8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c8, input2=0xffffffe0, res=0x10002a8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002a8:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010002ac:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010002b0:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x1f, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1f (31)

--------------------------------------
010002b4:  	00000013    	ADDI   x0, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002bc:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x0, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
010002c0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010002c4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010002c8:  	fe5210e3    	BNE    x4, x5, 10002a8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c8, input2=0xffffffe0, res=0x10002a8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002cc:  	80000eb7    	LUI    x29, 0xfffff81c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d0:  	01b00193    	ADDI   x3, x0, 27
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1b, res=0x1b) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 27, addr_rd = 3, data_rd = 1b (27), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1b (27)

--------------------------------------
010002d4:  	27d31e63    	BNE    x6, x29, 1000551
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002d4, input2=0x27c, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010002d8:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002dc:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010002e0:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010002e4:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x7, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7 (7)

--------------------------------------
010002e8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010002ec:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010002f0:  	fe5216e3    	BNE    x4, x5, 10002dc
Execute Stage Signals
	PCSel=ALU(branch_addr=10002dc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002f0, input2=0xffffffec, res=0x10002dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002dc:  	00100093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010002e0:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010002e4:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x7, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7 (7)

--------------------------------------
010002e8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010002ec:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010002f0:  	fe5216e3    	BNE    x4, x5, 10002dc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002f0, input2=0xffffffec, res=0x10002dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002f4:  	08000e93    	ADDI   x29, x0, 2204
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x80, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002f8:  	01c00193    	ADDI   x3, x0, 28
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1c, res=0x1c) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 28, addr_rd = 3, data_rd = 1c (28), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1c (28)

--------------------------------------
010002fc:  	25df1a63    	BNE    x30, x29, 1000559
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002fc, input2=0x254, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80 (128), data_rs2 = 0x80 (128)

--------------------------------------
01000300:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000304:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000308:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100030c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000310:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0xe, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000314:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000318:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100031c:  	fe5214e3    	BNE    x4, x5, 1000301
Execute Stage Signals
	PCSel=ALU(branch_addr=1000304), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100031c, input2=0xffffffe8, res=0x1000304) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000304:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000308:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100030c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000310:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0xe, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000314:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000318:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100031c:  	fe5214e3    	BNE    x4, x5, 1000304
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100031c, input2=0xffffffe8, res=0x1000304) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000320:  	00004eb7    	LUI    x29, 0x81c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x4000, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000324:  	01d00193    	ADDI   x3, x0, 29
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1d, res=0x1d) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 3, data_rd = 1d (29), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4000 (16384)

--------------------------------------
01000328:  	23df1463    	BNE    x30, x29, 1000565
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000328, input2=0x228, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x4000 (16384), data_rs2 = 0x4000 (16384)

--------------------------------------
0100032c:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000330:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000334:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000338:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000340:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x1f, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1f (31)

--------------------------------------
01000344:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000348:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100034c:  	fe5212e3    	BNE    x4, x5, 1000330
Execute Stage Signals
	PCSel=ALU(branch_addr=1000330), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100034c, input2=0xffffffe4, res=0x1000330) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000330:  	00100093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000334:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000338:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000340:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x1f, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1f (31)

--------------------------------------
01000344:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000348:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100034c:  	fe5212e3    	BNE    x4, x5, 1000330
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100034c, input2=0xffffffe4, res=0x1000330) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000350:  	80000eb7    	LUI    x29, 0xfffff81c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000354:  	01e00193    	ADDI   x3, x0, 30
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1e, res=0x1e) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 3, data_rd = 1e (30), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000358:  	1fdf1c63    	BNE    x30, x29, 1000555
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000358, input2=0x1f8, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
0100035c:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000360:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000364:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000368:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100036c:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x7, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7 (7)

--------------------------------------
01000370:  	00120213    	ADDI   x4, x4, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000374:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000378:  	fe5214e3    	BNE    x4, x5, 100035d
Execute Stage Signals
	PCSel=ALU(branch_addr=1000360), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000378, input2=0xffffffe8, res=0x1000360) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000360:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000364:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000368:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100036c:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x7, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7 (7)

--------------------------------------
01000370:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000374:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000378:  	fe5214e3    	BNE    x4, x5, 1000360
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000378, input2=0xffffffe8, res=0x1000360) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100037c:  	08000e93    	ADDI   x29, x0, 2204
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x80, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000380:  	01f00193    	ADDI   x3, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 3, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000384:  	1ddf1663    	BNE    x30, x29, 1000561
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000384, input2=0x1cc, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80 (128), data_rs2 = 0x80 (128)

--------------------------------------
01000388:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100038c:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000390:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000394:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000398:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100039c:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0xe, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
010003a0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010003a4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010003a8:  	fe5212e3    	BNE    x4, x5, 100038c
Execute Stage Signals
	PCSel=ALU(branch_addr=100038c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003a8, input2=0xffffffe4, res=0x100038c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100038c:  	00100093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000390:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000394:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000398:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100039c:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0xe, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
010003a0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010003a4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010003a8:  	fe5212e3    	BNE    x4, x5, 100038c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003a8, input2=0xffffffe4, res=0x100038c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010003ac:  	00004eb7    	LUI    x29, 0x81c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x4000, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003b0:  	02000193    	ADDI   x3, x0, 32
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x20, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 3, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003b4:  	19df1e63    	BNE    x30, x29, 1000551
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003b4, input2=0x19c, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x4000 (16384), data_rs2 = 0x4000 (16384)

--------------------------------------
010003b8:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003bc:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010003c0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003c8:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010003cc:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x1f, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1f (31)

--------------------------------------
010003d0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010003d4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010003d8:  	fe5212e3    	BNE    x4, x5, 10003bc
Execute Stage Signals
	PCSel=ALU(branch_addr=10003bc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003d8, input2=0xffffffe4, res=0x10003bc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003bc:  	00100093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010003c0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003c8:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010003cc:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x1f, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1f (31)

--------------------------------------
010003d0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010003d4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010003d8:  	fe5212e3    	BNE    x4, x5, 10003bc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003d8, input2=0xffffffe4, res=0x10003bc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010003dc:  	80000eb7    	LUI    x29, 0xfffff81c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003e0:  	02100193    	ADDI   x3, x0, 33
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x21, res=0x21) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 21 (33), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010003e4:  	17df1663    	BNE    x30, x29, 1000561
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003e4, input2=0x16c, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010003e8:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003ec:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010003f0:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010003f4:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x7, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7 (7)

--------------------------------------
010003f8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010003fc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000400:  	fe5216e3    	BNE    x4, x5, 10003ec
Execute Stage Signals
	PCSel=ALU(branch_addr=10003ec), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000400, input2=0xffffffec, res=0x10003ec) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003ec:  	00700113    	ADDI   x2, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010003f0:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010003f4:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x7, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7 (7)

--------------------------------------
010003f8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010003fc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000400:  	fe5216e3    	BNE    x4, x5, 10003ec
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000400, input2=0xffffffec, res=0x10003ec) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000404:  	08000e93    	ADDI   x29, x0, 2204
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x80, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000408:  	02200193    	ADDI   x3, x0, 34
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x22, res=0x22) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 22 (34), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100040c:  	15df1263    	BNE    x30, x29, 1000569
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100040c, input2=0x144, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80 (128), data_rs2 = 0x80 (128)

--------------------------------------
01000410:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000414:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000418:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
0100041c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000420:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0xe, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000424:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000428:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100042c:  	fe5214e3    	BNE    x4, x5, 1000411
Execute Stage Signals
	PCSel=ALU(branch_addr=1000414), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100042c, input2=0xffffffe8, res=0x1000414) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000414:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000418:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
0100041c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000420:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0xe, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000424:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000428:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100042c:  	fe5214e3    	BNE    x4, x5, 1000414
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100042c, input2=0xffffffe8, res=0x1000414) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000430:  	00004eb7    	LUI    x29, 0x81c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x4000, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000434:  	02300193    	ADDI   x3, x0, 35
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x23, res=0x23) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 23 (35), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x22 (34)

--------------------------------------
01000438:  	11df1c63    	BNE    x30, x29, 1000555
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000438, input2=0x118, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x4000 (16384), data_rs2 = 0x4000 (16384)

--------------------------------------
0100043c:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000440:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000444:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000448:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000450:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x1f, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1f (31)

--------------------------------------
01000454:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000458:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100045c:  	fe5212e3    	BNE    x4, x5, 1000440
Execute Stage Signals
	PCSel=ALU(branch_addr=1000440), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100045c, input2=0xffffffe4, res=0x1000440) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000440:  	01f00113    	ADDI   x2, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000444:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000448:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000450:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x1f, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1f (31)

--------------------------------------
01000454:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000458:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100045c:  	fe5212e3    	BNE    x4, x5, 1000440
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100045c, input2=0xffffffe4, res=0x1000440) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000460:  	80000eb7    	LUI    x29, 0xfffff81c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000464:  	02400193    	ADDI   x3, x0, 36
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x24, res=0x24) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 24 (36), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000468:  	0fdf1463    	BNE    x30, x29, 1000565
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000468, input2=0xe8, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
0100046c:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000470:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000474:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000478:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
0100047c:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x7, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7 (7)

--------------------------------------
01000480:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000484:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000488:  	fe5214e3    	BNE    x4, x5, 100046d
Execute Stage Signals
	PCSel=ALU(branch_addr=1000470), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000488, input2=0xffffffe8, res=0x1000470) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000470:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000474:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000478:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
0100047c:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x7, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7 (7)

--------------------------------------
01000480:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000484:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000488:  	fe5214e3    	BNE    x4, x5, 1000470
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000488, input2=0xffffffe8, res=0x1000470) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100048c:  	08000e93    	ADDI   x29, x0, 2204
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x80, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000490:  	02500193    	ADDI   x3, x0, 37
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x25, res=0x25) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 25 (37), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000494:  	0bdf1e63    	BNE    x30, x29, 1000551
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000494, input2=0xbc, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80 (128), data_rs2 = 0x80 (128)

--------------------------------------
01000498:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100049c:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010004a0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004a4:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010004a8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004ac:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0xe, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
010004b0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010004b4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010004b8:  	fe5212e3    	BNE    x4, x5, 100049c
Execute Stage Signals
	PCSel=ALU(branch_addr=100049c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004b8, input2=0xffffffe4, res=0x100049c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100049c:  	00e00113    	ADDI   x2, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010004a0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004a4:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010004a8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004ac:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0xe, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
010004b0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010004b4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010004b8:  	fe5212e3    	BNE    x4, x5, 100049c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004b8, input2=0xffffffe4, res=0x100049c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010004bc:  	00004eb7    	LUI    x29, 0x81c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x4000, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004c0:  	02600193    	ADDI   x3, x0, 38
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x26, res=0x26) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 26 (38), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010004c4:  	09df1663    	BNE    x30, x29, 1000561
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004c4, input2=0x8c, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x4000 (16384), data_rs2 = 0x4000 (16384)

--------------------------------------
010004c8:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004cc:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010004d0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004d8:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010004dc:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x1f, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1f (31)

--------------------------------------
010004e0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010004e4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010004e8:  	fe5212e3    	BNE    x4, x5, 10004cc
Execute Stage Signals
	PCSel=ALU(branch_addr=10004cc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004e8, input2=0xffffffe4, res=0x10004cc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010004cc:  	01f00113    	ADDI   x2, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010004d0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004d8:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010004dc:  	00209f33    	SLL    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x1f, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1f (31)

--------------------------------------
010004e0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010004e4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010004e8:  	fe5212e3    	BNE    x4, x5, 10004cc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004e8, input2=0xffffffe4, res=0x10004cc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010004ec:  	80000eb7    	LUI    x29, 0xfffff81c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004f0:  	02700193    	ADDI   x3, x0, 39
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x27, res=0x27) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 27 (39), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010004f4:  	05df1e63    	BNE    x30, x29, 1000551
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004f4, input2=0x5c, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010004f8:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010004fc:  	00101133    	SLL    x2, x0, x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x0, input2=0xf, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000500:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000504:  	02800193    	ADDI   x3, x0, 40
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x28, res=0x28) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 28 (40), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
01000508:  	05d11463    	BNE    x2, x29, 1000550
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000508, input2=0x48, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100050c:  	02000093    	ADDI   x1, x0, 2080
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x20, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000510:  	00009133    	SLL    x2, x1, x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLL(input1=0x20, input2=0x0, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x20 (32), data_rs2 = 0x0 (0)

--------------------------------------
01000514:  	02000e93    	ADDI   x29, x0, 32
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x20, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000518:  	02900193    	ADDI   x3, x0, 41
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x29, res=0x29) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 29 (41), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
0100051c:  	03d11a63    	BNE    x2, x29, 1000559
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100051c, input2=0x34, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x20 (32), data_rs2 = 0x20 (32)

--------------------------------------
01000520:  	000010b3    	SLL    x1, x0, x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLL(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000524:  	00000e93    	ADDI   x29, x0, 52
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000528:  	02a00193    	ADDI   x3, x0, 42
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2a, res=0x2a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = 2a (42), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
0100052c:  	03d09263    	BNE    x1, x29, 1000569
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100052c, input2=0x24, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000530:  	40000093    	ADDI   x1, x0, 1024
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x400, res=0x400) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 400 (1024), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000534:  	00001137    	LUI    x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x1000, res=0x1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 1000 (4096), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000538:  	80010113    	ADDI   x2, x2, 4294965248
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000, input2=0xfffff800, res=0x800) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 2, data_rd = 800 (2048), write_enable = 1 
	Output: data_rs1 = 0x1000 (4096), data_rs2 = 0x0 (0)

--------------------------------------
0100053c:  	00209033    	SLL    x0, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLL(input1=0x400, input2=0x800, res=0x400) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 400 (1024), write_enable = 1 
	Output: data_rs1 = 0x400 (1024), data_rs2 = 0x800 (2048)

--------------------------------------
01000540:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000544:  	02b00193    	ADDI   x3, x0, 43
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2b, res=0x2b) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = 2b (43), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000548:  	01d01463    	BNE    x0, x29, 1000550
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000548, input2=0x8, res=0x1000550) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100054c:  	00301c63    	BNE    x0, x3, 1000564
Execute Stage Signals
	PCSel=ALU(branch_addr=1000564), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100054c, input2=0x18, res=0x1000564) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2b (43)

--------------------------------------
01000564:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000568:  	00100193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRrv32ui-p-slli.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000004:  	00009f13    	SLLI   x30, x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
0100000c:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000010:  	27df1a63    	BNE    x30, x29, 1000284
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000010, input2=0x274, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000014:  	00100093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000018:  	00109f13    	SLLI   x30, x1, 0x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 30, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
0100001c:  	00200e93    	ADDI   x29, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 29, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000020:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000024:  	27df1063    	BNE    x30, x29, 10002a1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000024, input2=0x260, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000028:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
0100002c:  	00709f13    	SLLI   x30, x1, 0x7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x7, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7 (7)

--------------------------------------
01000030:  	08000e93    	ADDI   x29, x0, 128
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x80, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000034:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000038:  	25df1663    	BNE    x30, x29, 1000284
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000038, input2=0x24c, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80 (128), data_rs2 = 0x80 (128)

--------------------------------------
0100003c:  	00100093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000040:  	00e09f13    	SLLI   x30, x1, 0xe
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x1, input2=0xe, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000044:  	00004eb7    	LUI    x29, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x4000, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000048:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
0100004c:  	23df1c63    	BNE    x30, x29, 1000289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100004c, input2=0x238, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x4000 (16384), data_rs2 = 0x4000 (16384)

--------------------------------------
01000050:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000054:  	01f09f13    	SLLI   x30, x1, 0x1f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x1f, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1f (31)

--------------------------------------
01000058:  	80000eb7    	LUI    x29, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100005c:  	00600193    	ADDI   x3, x0, 6291456
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000060:  	23df1263    	BNE    x30, x29, 1000284
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000060, input2=0x224, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000064:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000068:  	00009f13    	SLLI   x30, x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0xffffffff, input2=0x0, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
0100006c:  	fff00e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000070:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000074:  	21df1863    	BNE    x30, x29, 1000291
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000074, input2=0x210, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000078:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100007c:  	00109f13    	SLLI   x30, x1, 0x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLL(input1=0xffffffff, input2=0x1, res=0xfffffffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 30, data_rd = fffffffe (4294967294), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000080:  	ffe00e93    	ADDI   x29, x0, 4294967294
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffffffe, res=0xfffffffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 29, data_rd = fffffffe (4294967294), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
01000084:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
01000088:  	1fdf1e63    	BNE    x30, x29, 1000284
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000088, input2=0x1fc, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffffffe (4294967294), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
0100008c:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000090:  	00709f13    	SLLI   x30, x1, 0x7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0xffffffff, input2=0x7, res=0xffffff80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = ffffff80 (4294967168), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x7 (7)

--------------------------------------
01000094:  	f8000e93    	ADDI   x29, x0, 4294967168
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffff80, res=0xffffff80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = ffffff80 (4294967168), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000098:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
0100009c:  	1fdf1463    	BNE    x30, x29, 1000299
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100009c, input2=0x1e8, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffff80 (4294967168), data_rs2 = 0xffffff80 (4294967168)

--------------------------------------
010000a0:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000a4:  	00e09f13    	SLLI   x30, x1, 0xe
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0xffffffff, input2=0xe, res=0xffffc000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = ffffc000 (4294950912), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xe (14)

--------------------------------------
010000a8:  	ffffceb7    	LUI    x29, 0xffffc000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xffffc000, res=0xffffc000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 29, data_rd = ffffc000 (4294950912), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
010000ac:  	00a00193    	ADDI   x3, x0, 10485760
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010000b0:  	1ddf1a63    	BNE    x30, x29, 1000284
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000b0, input2=0x1d4, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffc000 (4294950912), data_rs2 = 0xffffc000 (4294950912)

--------------------------------------
010000b4:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000b8:  	01f09f13    	SLLI   x30, x1, 0x1f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0xffffffff, input2=0x1f, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1f (31)

--------------------------------------
010000bc:  	80000eb7    	LUI    x29, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000c0:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010000c4:  	1ddf1063    	BNE    x30, x29, 10002a1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000c4, input2=0x1c0, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010000c8:  	212120b7    	LUI    x1, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x12 (18)

--------------------------------------
010000cc:  	12108093    	ADDI   x1, x1, 303071232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
010000d0:  	00009f13    	SLLI   x30, x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLL(input1=0x21212121, input2=0x0, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x0 (0)

--------------------------------------
010000d4:  	21212eb7    	LUI    x29, 0x212
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 29, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x12 (18)

--------------------------------------
010000d8:  	121e8e93    	ADDI   x29, x29, 289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 1, addr_rd = 29, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212121 (555819297)

--------------------------------------
010000dc:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
010000e0:  	1bdf1263    	BNE    x30, x29, 1000284
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000e0, input2=0x1a4, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x21212121 (555819297)

--------------------------------------
010000e4:  	212120b7    	LUI    x1, 0xa00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x12 (18)

--------------------------------------
010000e8:  	12108093    	ADDI   x1, x1, 289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
010000ec:  	00109f13    	SLLI   x30, x1, 0x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLL(input1=0x21212121, input2=0x1, res=0x42424242) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 30, data_rd = 42424242 (1111638594), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x21212121 (555819297)

--------------------------------------
010000f0:  	42424eb7    	LUI    x29, 0x42424000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x4, input2=0x42424000, res=0x42424000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 4, addr_rd = 29, data_rd = 42424000 (1111638016), write_enable = 1 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x4 (4)

--------------------------------------
010000f4:  	242e8e93    	ADDI   x29, x29, 607027200
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x42424000, input2=0x242, res=0x42424242) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 2, addr_rd = 29, data_rd = 42424242 (1111638594), write_enable = 1 
	Output: data_rs1 = 0x42424000 (1111638016), data_rs2 = 0x2 (2)

--------------------------------------
010000f8:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010000fc:  	19df1463    	BNE    x30, x29, 1000299
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000fc, input2=0x188, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x42424242 (1111638594), data_rs2 = 0x42424242 (1111638594)

--------------------------------------
01000100:  	212120b7    	LUI    x1, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x12 (18)

--------------------------------------
01000104:  	12108093    	ADDI   x1, x1, 303071232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
01000108:  	00709f13    	SLLI   x30, x1, 0x7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLL(input1=0x21212121, input2=0x7, res=0x90909080) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = 90909080 (2425393280), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x7 (7)

--------------------------------------
0100010c:  	90909eb7    	LUI    x29, 0xfffff909
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x21212121, input2=0x90909000, res=0x90909000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 9, addr_rd = 29, data_rd = 90909000 (2425393152), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x9 (9)

--------------------------------------
01000110:  	080e8e93    	ADDI   x29, x29, 128
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x90909000, input2=0x80, res=0x90909080) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = 90909080 (2425393280), write_enable = 1 
	Output: data_rs1 = 0x90909000 (2425393152), data_rs2 = 0x0 (0)

--------------------------------------
01000114:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000118:  	17df1663    	BNE    x30, x29, 1000284
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000118, input2=0x16c, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x90909080 (2425393280), data_rs2 = 0x90909080 (2425393280)

--------------------------------------
0100011c:  	212120b7    	LUI    x1, 0xa00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x12 (18)

--------------------------------------
01000120:  	12108093    	ADDI   x1, x1, 289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
01000124:  	00e09f13    	SLLI   x30, x1, 0xe
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLL(input1=0x21212121, input2=0xe, res=0x48484000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = 48484000 (1212694528), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0xe (14)

--------------------------------------
01000128:  	48484eb7    	LUI    x29, 0x48484000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x10, input2=0x48484000, res=0x48484000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 16, addr_rs2 = 4, addr_rd = 29, data_rd = 48484000 (1212694528), write_enable = 1 
	Output: data_rs1 = 0x10 (16), data_rs2 = 0x4 (4)

--------------------------------------
0100012c:  	00f00193    	ADDI   x3, x0, 15728640
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000130:  	15df1a63    	BNE    x30, x29, 1000284
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000130, input2=0x154, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x48484000 (1212694528), data_rs2 = 0x48484000 (1212694528)

--------------------------------------
01000134:  	212120b7    	LUI    x1, 0xa00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x12 (18)

--------------------------------------
01000138:  	12108093    	ADDI   x1, x1, 289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
0100013c:  	01f09f13    	SLLI   x30, x1, 0x1f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLL(input1=0x21212121, input2=0x1f, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x1f (31)

--------------------------------------
01000140:  	80000eb7    	LUI    x29, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000144:  	01000193    	ADDI   x3, x0, 16777216
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000148:  	13df1e63    	BNE    x30, x29, 1000284
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000148, input2=0x13c, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
0100014c:  	00100093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x21212121 (555819297)

--------------------------------------
01000150:  	00709093    	SLLI   x1, x1, 0x7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x7, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 1, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7 (7)

--------------------------------------
01000154:  	08000e93    	ADDI   x29, x0, 128
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x80, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000158:  	01100193    	ADDI   x3, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
0100015c:  	13d09463    	BNE    x1, x29, 1000299
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100015c, input2=0x128, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80 (128), data_rs2 = 0x80 (128)

--------------------------------------
01000160:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000164:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80 (128)

--------------------------------------
01000168:  	00709f13    	SLLI   x30, x1, 0x7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x7, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7 (7)

--------------------------------------
0100016c:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80, input2=0x0, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x80 (128), data_rs2 = 0x0 (0)

--------------------------------------
01000170:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000174:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000178:  	fe5216e3    	BNE    x4, x5, 1000164
Execute Stage Signals
	PCSel=ALU(branch_addr=1000164), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000178, input2=0xffffffec, res=0x1000164) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000164:  	00100093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000168:  	00709f13    	SLLI   x30, x1, 0x7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x7, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7 (7)

--------------------------------------
0100016c:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80, input2=0x0, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x80 (128), data_rs2 = 0x0 (0)

--------------------------------------
01000170:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000174:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000178:  	fe5216e3    	BNE    x4, x5, 1000164
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000178, input2=0xffffffec, res=0x1000164) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100017c:  	08000e93    	ADDI   x29, x0, 2204
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x80, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000180:  	01200193    	ADDI   x3, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
01000184:  	11d31063    	BNE    x6, x29, 10002a1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000184, input2=0x100, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80 (128), data_rs2 = 0x80 (128)

--------------------------------------
01000188:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100018c:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000190:  	00e09f13    	SLLI   x30, x1, 0xe
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x1, input2=0xe, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000194:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000198:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x4000, input2=0x0, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x4000 (16384), data_rs2 = 0x0 (0)

--------------------------------------
0100019c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010001a0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001a4:  	fe5214e3    	BNE    x4, x5, 1000189
Execute Stage Signals
	PCSel=ALU(branch_addr=100018c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a4, input2=0xffffffe8, res=0x100018c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100018c:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000190:  	00e09f13    	SLLI   x30, x1, 0xe
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x1, input2=0xe, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000194:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000198:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x4000, input2=0x0, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x4000 (16384), data_rs2 = 0x0 (0)

--------------------------------------
0100019c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010001a0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001a4:  	fe5214e3    	BNE    x4, x5, 100018c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a4, input2=0xffffffe8, res=0x100018c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001a8:  	00004eb7    	LUI    x29, 0x81c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x4000, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001ac:  	01300193    	ADDI   x3, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
010001b0:  	0dd31a63    	BNE    x6, x29, 100028d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001b0, input2=0xd4, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x4000 (16384), data_rs2 = 0x4000 (16384)

--------------------------------------
010001b4:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b8:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010001bc:  	01f09f13    	SLLI   x30, x1, 0x1f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x1f, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1f (31)

--------------------------------------
010001c0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c8:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x0, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
010001cc:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010001d0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001d4:  	fe5212e3    	BNE    x4, x5, 10001b8
Execute Stage Signals
	PCSel=ALU(branch_addr=10001b8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d4, input2=0xffffffe4, res=0x10001b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001b8:  	00100093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010001bc:  	01f09f13    	SLLI   x30, x1, 0x1f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x1f, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1f (31)

--------------------------------------
010001c0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c8:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x0, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
010001cc:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010001d0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001d4:  	fe5212e3    	BNE    x4, x5, 10001b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d4, input2=0xffffffe4, res=0x10001b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001d8:  	80000eb7    	LUI    x29, 0xfffff81c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001dc:  	01400193    	ADDI   x3, x0, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
010001e0:  	0bd31263    	BNE    x6, x29, 100029d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e0, input2=0xa4, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010001e4:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e8:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010001ec:  	00709f13    	SLLI   x30, x1, 0x7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x7, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7 (7)

--------------------------------------
010001f0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010001f4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001f8:  	fe5218e3    	BNE    x4, x5, 10001dd
Execute Stage Signals
	PCSel=ALU(branch_addr=10001e8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001f8, input2=0xfffffff0, res=0x10001e8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 17, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001e8:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010001ec:  	00709f13    	SLLI   x30, x1, 0x7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x7, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7 (7)

--------------------------------------
010001f0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010001f4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001f8:  	fe5218e3    	BNE    x4, x5, 10001e8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001f8, input2=0xfffffff0, res=0x10001e8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 17, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001fc:  	08000e93    	ADDI   x29, x0, 2204
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x80, res=0x80) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80 (128), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000200:  	01500193    	ADDI   x3, x0, 21
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
01000204:  	09df1063    	BNE    x30, x29, 10002a1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000204, input2=0x80, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80 (128), data_rs2 = 0x80 (128)

--------------------------------------
01000208:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100020c:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000210:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000214:  	00e09f13    	SLLI   x30, x1, 0xe
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x1, input2=0xe, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000218:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
0100021c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000220:  	fe5216e3    	BNE    x4, x5, 100020c
Execute Stage Signals
	PCSel=ALU(branch_addr=100020c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000220, input2=0xffffffec, res=0x100020c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100020c:  	00100093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000210:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000214:  	00e09f13    	SLLI   x30, x1, 0xe
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x1, input2=0xe, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000218:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
0100021c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000220:  	fe5216e3    	BNE    x4, x5, 100020c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000220, input2=0xffffffec, res=0x100020c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000224:  	00004eb7    	LUI    x29, 0x81c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x4000, res=0x4000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 4000 (16384), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000228:  	01600193    	ADDI   x3, x0, 22
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 3, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
0100022c:  	05df1c63    	BNE    x30, x29, 1000289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100022c, input2=0x58, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x4000 (16384), data_rs2 = 0x4000 (16384)

--------------------------------------
01000230:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000234:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000238:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000240:  	01f09f13    	SLLI   x30, x1, 0x1f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x1f, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1f (31)

--------------------------------------
01000244:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000248:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100024c:  	fe5214e3    	BNE    x4, x5, 1000231
Execute Stage Signals
	PCSel=ALU(branch_addr=1000234), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100024c, input2=0xffffffe8, res=0x1000234) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000234:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000238:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000240:  	01f09f13    	SLLI   x30, x1, 0x1f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x1, input2=0x1f, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1f (31)

--------------------------------------
01000244:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000248:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100024c:  	fe5214e3    	BNE    x4, x5, 1000234
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100024c, input2=0xffffffe8, res=0x1000234) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000250:  	80000eb7    	LUI    x29, 0xfffff81c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000254:  	01700193    	ADDI   x3, x0, 23
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 3, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
01000258:  	03df1663    	BNE    x30, x29, 1000295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000258, input2=0x2c, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
0100025c:  	01f01093    	SLLI   x1, x0, 0x1f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLL(input1=0x0, input2=0x1f, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000260:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000264:  	01800193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 3, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
01000268:  	01d09e63    	BNE    x1, x29, 1000285
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000268, input2=0x1c, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100026c:  	02100093    	ADDI   x1, x0, 33
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x21, res=0x21) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 21 (33), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000270:  	01409013    	SLLI   x0, x1, 0x14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLL(input1=0x21, input2=0x14, res=0x2100000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 20, addr_rd = 0, data_rd = 2100000 (34603008), write_enable = 1 
	Output: data_rs1 = 0x21 (33), data_rs2 = 0x14 (20)

--------------------------------------
01000274:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000278:  	01900193    	ADDI   x3, x0, 25
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 3, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
0100027c:  	01d01463    	BNE    x0, x29, 1000284
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100027c, input2=0x8, res=0x1000284) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000280:  	00301c63    	BNE    x0, x3, 1000298
Execute Stage Signals
	PCSel=ALU(branch_addr=1000298), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000280, input2=0x18, res=0x1000298) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
01000298:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100029c:  	00100193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x21 (33)

--------------------------------------
010002a0:  	00000073    	ECALL  
rv32ui-p-slt.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000010:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000014:  	4bdf1a63    	BNE    x30, x29, 10004d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000014, input2=0x4b4, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000018:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100001c:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000020:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0x1, input2=0x1, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000024:  	00000e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000028:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100002c:  	49df1e63    	BNE    x30, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100002c, input2=0x49c, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000030:  	00300093    	ADDI   x1, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 1, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
01000034:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000038:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0x3, input2=0x7, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x7 (7)

--------------------------------------
0100003c:  	00100e93    	ADDI   x29, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
01000040:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000044:  	49df1263    	BNE    x30, x29, 10004e1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000044, input2=0x484, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000048:  	00700093    	ADDI   x1, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 1, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100004c:  	00300113    	ADDI   x2, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 2, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000050:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0x7, input2=0x3, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x7 (7), data_rs2 = 0x3 (3)

--------------------------------------
01000054:  	00000e93    	ADDI   x29, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000058:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
0100005c:  	47df1663    	BNE    x30, x29, 10004d9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100005c, input2=0x46c, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000060:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000064:  	ffff8137    	LUI    x2, 0xffffffff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xffff8000, res=0xffff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 2, data_rd = ffff8000 (4294934528), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
01000068:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0x0, input2=0xffff8000, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffff8000 (4294934528)

--------------------------------------
0100006c:  	00000e93    	ADDI   x29, x0, 4294934528
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000070:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000074:  	45df1a63    	BNE    x30, x29, 10004d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000074, input2=0x454, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000078:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100007c:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000080:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0x80000000, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
01000084:  	00100e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000088:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100008c:  	43df1e63    	BNE    x30, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100008c, input2=0x43c, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000090:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000094:  	ffff8137    	LUI    x2, 0xffff8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xffff8000, res=0xffff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 2, data_rd = ffff8000 (4294934528), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
01000098:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0x80000000, input2=0xffff8000, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xffff8000 (4294934528)

--------------------------------------
0100009c:  	00100e93    	ADDI   x29, x0, 4294934528
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010000a0:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000a4:  	43df1263    	BNE    x30, x29, 10004e1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000a4, input2=0x424, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010000a8:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000ac:  	00008137    	LUI    x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x8000, res=0x8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = 8000 (32768), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000b0:  	fff10113    	ADDI   x2, x2, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x8000, input2=0xffffffff, res=0x7fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = 7fff (32767), write_enable = 1 
	Output: data_rs1 = 0x8000 (32768), data_rs2 = 0x1f (31)

--------------------------------------
010000b4:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0x0, input2=0x7fff, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7fff (32767)

--------------------------------------
010000b8:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000bc:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
010000c0:  	41df1463    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000c0, input2=0x408, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010000c4:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000c8:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000cc:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000d0:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0x7fffffff, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x0 (0)

--------------------------------------
010000d4:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000d8:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010000dc:  	3fdf1663    	BNE    x30, x29, 10004d9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000dc, input2=0x3ec, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e0:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e4:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000e8:  	00008137    	LUI    x2, 0x8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x7fffffff, input2=0x8000, res=0x8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = 8000 (32768), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x0 (0)

--------------------------------------
010000ec:  	fff10113    	ADDI   x2, x2, 4293984256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x8000, input2=0xffffffff, res=0x7fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = 7fff (32767), write_enable = 1 
	Output: data_rs1 = 0x8000 (32768), data_rs2 = 0x1f (31)

--------------------------------------
010000f0:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0x7fffffff, input2=0x7fff, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x7fff (32767)

--------------------------------------
010000f4:  	00000e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000f8:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010000fc:  	3ddf1663    	BNE    x30, x29, 10004d9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000fc, input2=0x3cc, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000100:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000104:  	00008137    	LUI    x2, 0x8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x80000000, input2=0x8000, res=0x8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = 8000 (32768), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
01000108:  	fff10113    	ADDI   x2, x2, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x8000, input2=0xffffffff, res=0x7fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = 7fff (32767), write_enable = 1 
	Output: data_rs1 = 0x8000 (32768), data_rs2 = 0x1f (31)

--------------------------------------
0100010c:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0x80000000, input2=0x7fff, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7fff (32767)

--------------------------------------
01000110:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000114:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000118:  	3bdf1863    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000118, input2=0x3b0, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
0100011c:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000120:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000124:  	ffff8137    	LUI    x2, 0xffffffff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xffff8000, res=0xffff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 2, data_rd = ffff8000 (4294934528), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
01000128:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0x7fffffff, input2=0xffff8000, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0xffff8000 (4294934528)

--------------------------------------
0100012c:  	00000e93    	ADDI   x29, x0, 4294934528
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000130:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000134:  	39df1a63    	BNE    x30, x29, 10004d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000134, input2=0x394, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000138:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100013c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000140:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0x0, input2=0xffffffff, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000144:  	00000e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000148:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100014c:  	37df1e63    	BNE    x30, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100014c, input2=0x37c, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000150:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000154:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000158:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0xffffffff, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1 (1)

--------------------------------------
0100015c:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000160:  	00f00193    	ADDI   x3, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000164:  	37df1263    	BNE    x30, x29, 10004e1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000164, input2=0x364, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000168:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100016c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000170:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0xffffffff, input2=0xffffffff, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000174:  	00000e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000178:  	01000193    	ADDI   x3, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
0100017c:  	35df1663    	BNE    x30, x29, 10004d9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100017c, input2=0x34c, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000180:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000184:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000188:  	0020a0b3    	SLT    x1, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0xe, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xd (13)

--------------------------------------
0100018c:  	00000e93    	ADDI   x29, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000190:  	01100193    	ADDI   x3, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000194:  	33d09a63    	BNE    x1, x29, 10004d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000194, input2=0x334, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000198:  	00b00093    	ADDI   x1, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 1, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100019c:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001a0:  	0020a133    	SLT    x2, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0xb, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xb (11), data_rs2 = 0xd (13)

--------------------------------------
010001a4:  	00100e93    	ADDI   x29, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001a8:  	01200193    	ADDI   x3, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
010001ac:  	31d11e63    	BNE    x2, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001ac, input2=0x31c, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010001b0:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001b4:  	0010a0b3    	SLT    x1, x1, x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0xd, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xd (13)

--------------------------------------
010001b8:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001bc:  	01300193    	ADDI   x3, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
010001c0:  	31d09463    	BNE    x1, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c0, input2=0x308, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c4:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c8:  	00b00093    	ADDI   x1, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 1, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001cc:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001d0:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0xb, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xb (11), data_rs2 = 0xd (13)

--------------------------------------
010001d4:  	000f0313    	ADDI   x6, x30, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010001d8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001dc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001e0:  	fe5214e3    	BNE    x4, x5, 10001c8
Execute Stage Signals
	PCSel=ALU(branch_addr=10001c8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e0, input2=0xffffffe8, res=0x10001c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001c8:  	00b00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 1, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001cc:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001d0:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0xb, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xb (11), data_rs2 = 0xd (13)

--------------------------------------
010001d4:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010001d8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xb (11)

--------------------------------------
010001dc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001e0:  	fe5214e3    	BNE    x4, x5, 10001c5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e0, input2=0xffffffe8, res=0x10001c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001e4:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001e8:  	01400193    	ADDI   x3, x0, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
010001ec:  	2dd31e63    	BNE    x6, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001ec, input2=0x2dc, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010001f0:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f4:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010001f8:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001fc:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0xe, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xd (13)

--------------------------------------
01000200:  	00000013    	ADDI   x0, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000204:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000208:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100020c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000210:  	fe5212e3    	BNE    x4, x5, 10001f5
Execute Stage Signals
	PCSel=ALU(branch_addr=10001f4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000210, input2=0xffffffe4, res=0x10001f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001f4:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010001f8:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001fc:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0xe, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xd (13)

--------------------------------------
01000200:  	00000013    	ADDI   x0, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000204:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000208:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
0100020c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000210:  	fe5212e3    	BNE    x4, x5, 10001f5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000210, input2=0xffffffe4, res=0x10001f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000214:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000218:  	01500193    	ADDI   x3, x0, 21
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
0100021c:  	2bd31663    	BNE    x6, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100021c, input2=0x2ac, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000220:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000224:  	00c00093    	ADDI   x1, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 1, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000228:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100022c:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0xc, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xc (12), data_rs2 = 0xd (13)

--------------------------------------
01000230:  	00000013    	ADDI   x0, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000238:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
0100023c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000240:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000244:  	fe5210e3    	BNE    x4, x5, 1000224
Execute Stage Signals
	PCSel=ALU(branch_addr=1000224), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000244, input2=0xffffffe0, res=0x1000224) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000224:  	00c00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 1, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000228:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100022c:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0xc, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xc (12), data_rs2 = 0xd (13)

--------------------------------------
01000230:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000238:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
0100023c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xc (12)

--------------------------------------
01000240:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000244:  	fe5210e3    	BNE    x4, x5, 1000229
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000244, input2=0xffffffe0, res=0x1000224) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000248:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
0100024c:  	01600193    	ADDI   x3, x0, 22
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 3, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
01000250:  	27d31c63    	BNE    x6, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000250, input2=0x278, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000254:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000258:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100025c:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000260:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0xe, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xd (13)

--------------------------------------
01000264:  	00120213    	ADDI   x4, x4, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000268:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100026c:  	fe5216e3    	BNE    x4, x5, 1000251
Execute Stage Signals
	PCSel=ALU(branch_addr=1000258), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100026c, input2=0xffffffec, res=0x1000258) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000258:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100025c:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000260:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0xe, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xd (13)

--------------------------------------
01000264:  	00120213    	ADDI   x4, x4, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000268:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100026c:  	fe5216e3    	BNE    x4, x5, 1000251
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100026c, input2=0xffffffec, res=0x1000258) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000270:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000274:  	01700193    	ADDI   x3, x0, 23
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 3, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
01000278:  	25df1863    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000278, input2=0x250, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100027c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000280:  	00b00093    	ADDI   x1, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 1, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000284:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000288:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100028c:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0xb, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xb (11), data_rs2 = 0xd (13)

--------------------------------------
01000290:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000294:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000298:  	fe5214e3    	BNE    x4, x5, 1000280
Execute Stage Signals
	PCSel=ALU(branch_addr=1000280), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000298, input2=0xffffffe8, res=0x1000280) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000280:  	00b00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 1, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000284:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000288:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100028c:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0xb, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xb (11), data_rs2 = 0xd (13)

--------------------------------------
01000290:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xb (11)

--------------------------------------
01000294:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000298:  	fe5214e3    	BNE    x4, x5, 100027d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000298, input2=0xffffffe8, res=0x1000280) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100029c:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010002a0:  	01800193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 3, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
010002a4:  	23df1263    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002a4, input2=0x224, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010002a8:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002ac:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010002b0:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002b4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002bc:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0xf, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xd (13)

--------------------------------------
010002c0:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010002c4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002c8:  	fe5212e3    	BNE    x4, x5, 10002ad
Execute Stage Signals
	PCSel=ALU(branch_addr=10002ac), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c8, input2=0xffffffe4, res=0x10002ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002ac:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010002b0:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002b4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002bc:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0xf, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xd (13)

--------------------------------------
010002c0:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf (15)

--------------------------------------
010002c4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002c8:  	fe5212e3    	BNE    x4, x5, 10002ad
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c8, input2=0xffffffe4, res=0x10002ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002cc:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d0:  	01900193    	ADDI   x3, x0, 25
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 3, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
010002d4:  	1fdf1a63    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002d4, input2=0x1f4, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d8:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002dc:  	00a00093    	ADDI   x1, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 1, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010002e0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002e4:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002e8:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0xa, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xa (10), data_rs2 = 0xd (13)

--------------------------------------
010002ec:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010002f0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002f4:  	fe5214e3    	BNE    x4, x5, 10002dc
Execute Stage Signals
	PCSel=ALU(branch_addr=10002dc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002f4, input2=0xffffffe8, res=0x10002dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002dc:  	00a00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 1, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010002e0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002e4:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002e8:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0xa, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xa (10), data_rs2 = 0xd (13)

--------------------------------------
010002ec:  	00120213    	ADDI   x4, x4, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xa (10)

--------------------------------------
010002f0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002f4:  	fe5214e3    	BNE    x4, x5, 10002d9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002f4, input2=0xffffffe8, res=0x10002dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002f8:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010002fc:  	01a00193    	ADDI   x3, x0, 26
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1a, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 26, addr_rd = 3, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1a (26)

--------------------------------------
01000300:  	1ddf1463    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000300, input2=0x1c8, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000304:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000308:  	01000093    	ADDI   x1, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 1, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
0100030c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000310:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000314:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000318:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0x10, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x10 (16), data_rs2 = 0xd (13)

--------------------------------------
0100031c:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000320:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000324:  	fe5212e3    	BNE    x4, x5, 1000309
Execute Stage Signals
	PCSel=ALU(branch_addr=1000308), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000324, input2=0xffffffe4, res=0x1000308) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000308:  	01000093    	ADDI   x1, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 1, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
0100030c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000310:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000314:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000318:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0x10, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x10 (16), data_rs2 = 0xd (13)

--------------------------------------
0100031c:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x10 (16)

--------------------------------------
01000320:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000324:  	fe5212e3    	BNE    x4, x5, 1000309
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000324, input2=0xffffffe4, res=0x1000308) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000328:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100032c:  	01b00193    	ADDI   x3, x0, 27
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1b, res=0x1b) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 27, addr_rd = 3, data_rd = 1b (27), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1b (27)

--------------------------------------
01000330:  	19df1c63    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000330, input2=0x198, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000334:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000338:  	00900093    	ADDI   x1, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 1, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
0100033c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000344:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000348:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0x9, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x9 (9), data_rs2 = 0xd (13)

--------------------------------------
0100034c:  	00120213    	ADDI   x4, x4, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
01000350:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000354:  	fe5212e3    	BNE    x4, x5, 1000339
Execute Stage Signals
	PCSel=ALU(branch_addr=1000338), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000354, input2=0xffffffe4, res=0x1000338) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000338:  	00900093    	ADDI   x1, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 1, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
0100033c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000344:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000348:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0x9, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x9 (9), data_rs2 = 0xd (13)

--------------------------------------
0100034c:  	00120213    	ADDI   x4, x4, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x9 (9)

--------------------------------------
01000350:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000354:  	fe5212e3    	BNE    x4, x5, 1000339
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000354, input2=0xffffffe4, res=0x1000338) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000358:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
0100035c:  	01c00193    	ADDI   x3, x0, 28
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1c, res=0x1c) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 28, addr_rd = 3, data_rd = 1c (28), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1c (28)

--------------------------------------
01000360:  	17df1463    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000360, input2=0x168, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000364:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000368:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100036c:  	01100093    	ADDI   x1, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 1, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000370:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0x11, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x11 (17), data_rs2 = 0xd (13)

--------------------------------------
01000374:  	00120213    	ADDI   x4, x4, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000378:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100037c:  	fe5216e3    	BNE    x4, x5, 1000361
Execute Stage Signals
	PCSel=ALU(branch_addr=1000368), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100037c, input2=0xffffffec, res=0x1000368) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000368:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100036c:  	01100093    	ADDI   x1, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 1, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000370:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0x11, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x11 (17), data_rs2 = 0xd (13)

--------------------------------------
01000374:  	00120213    	ADDI   x4, x4, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x11 (17)

--------------------------------------
01000378:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100037c:  	fe5216e3    	BNE    x4, x5, 1000361
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100037c, input2=0xffffffec, res=0x1000368) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000380:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000384:  	01d00193    	ADDI   x3, x0, 29
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1d, res=0x1d) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 3, data_rd = 1d (29), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000388:  	15df1063    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000388, input2=0x140, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100038c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000390:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000394:  	00800093    	ADDI   x1, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 1, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
01000398:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100039c:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0x8, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x8 (8), data_rs2 = 0xd (13)

--------------------------------------
010003a0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010003a4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010003a8:  	fe5214e3    	BNE    x4, x5, 1000390
Execute Stage Signals
	PCSel=ALU(branch_addr=1000390), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003a8, input2=0xffffffe8, res=0x1000390) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000390:  	00d00113    	ADDI   x2, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000394:  	00800093    	ADDI   x1, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 1, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
01000398:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100039c:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0x8, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x8 (8), data_rs2 = 0xd (13)

--------------------------------------
010003a0:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x8 (8)

--------------------------------------
010003a4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010003a8:  	fe5214e3    	BNE    x4, x5, 100038d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003a8, input2=0xffffffe8, res=0x1000390) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010003ac:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010003b0:  	01e00193    	ADDI   x3, x0, 30
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1e, res=0x1e) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 3, data_rd = 1e (30), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010003b4:  	11df1a63    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003b4, input2=0x114, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010003b8:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003bc:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010003c0:  	01200093    	ADDI   x1, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 1, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
010003c4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003cc:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0x12, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x12 (18), data_rs2 = 0xd (13)

--------------------------------------
010003d0:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
010003d4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010003d8:  	fe5212e3    	BNE    x4, x5, 10003bd
Execute Stage Signals
	PCSel=ALU(branch_addr=10003bc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003d8, input2=0xffffffe4, res=0x10003bc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003bc:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010003c0:  	01200093    	ADDI   x1, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 1, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
010003c4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003cc:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0x12, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x12 (18), data_rs2 = 0xd (13)

--------------------------------------
010003d0:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x12 (18)

--------------------------------------
010003d4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010003d8:  	fe5212e3    	BNE    x4, x5, 10003bd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003d8, input2=0xffffffe4, res=0x10003bc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010003dc:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003e0:  	01f00193    	ADDI   x3, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 3, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010003e4:  	0fdf1263    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003e4, input2=0xe4, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003e8:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003ec:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010003f0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003f4:  	00700093    	ADDI   x1, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 1, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010003f8:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0x7, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x7 (7), data_rs2 = 0xd (13)

--------------------------------------
010003fc:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000400:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000404:  	fe5214e3    	BNE    x4, x5, 10003ec
Execute Stage Signals
	PCSel=ALU(branch_addr=10003ec), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000404, input2=0xffffffe8, res=0x10003ec) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003ec:  	00d00113    	ADDI   x2, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010003f0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003f4:  	00700093    	ADDI   x1, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 1, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010003f8:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0x7, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x7 (7), data_rs2 = 0xd (13)

--------------------------------------
010003fc:  	00120213    	ADDI   x4, x4, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7 (7)

--------------------------------------
01000400:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000404:  	fe5214e3    	BNE    x4, x5, 10003e9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000404, input2=0xffffffe8, res=0x10003ec) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000408:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100040c:  	02000193    	ADDI   x3, x0, 32
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x20, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 3, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000410:  	0bdf1c63    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000410, input2=0xb8, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000414:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000418:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100041c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000420:  	01300093    	ADDI   x1, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 1, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
01000424:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000428:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0x13, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x13 (19), data_rs2 = 0xd (13)

--------------------------------------
0100042c:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
01000430:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000434:  	fe5212e3    	BNE    x4, x5, 1000419
Execute Stage Signals
	PCSel=ALU(branch_addr=1000418), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000434, input2=0xffffffe4, res=0x1000418) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000418:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100041c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000420:  	01300093    	ADDI   x1, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 1, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
01000424:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000428:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0x13, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x13 (19), data_rs2 = 0xd (13)

--------------------------------------
0100042c:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x13 (19)

--------------------------------------
01000430:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000434:  	fe5212e3    	BNE    x4, x5, 1000419
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000434, input2=0xffffffe4, res=0x1000418) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000438:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100043c:  	02100193    	ADDI   x3, x0, 33
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x21, res=0x21) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 21 (33), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
01000440:  	09df1463    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000440, input2=0x88, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000444:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000448:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100044c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000454:  	00600093    	ADDI   x1, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 1, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000458:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0x6, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x6 (6), data_rs2 = 0xd (13)

--------------------------------------
0100045c:  	00120213    	ADDI   x4, x4, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000460:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000464:  	fe5212e3    	BNE    x4, x5, 1000449
Execute Stage Signals
	PCSel=ALU(branch_addr=1000448), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000464, input2=0xffffffe4, res=0x1000448) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000448:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100044c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000454:  	00600093    	ADDI   x1, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 1, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000458:  	0020af33    	SLT    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0x6, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x6 (6), data_rs2 = 0xd (13)

--------------------------------------
0100045c:  	00120213    	ADDI   x4, x4, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x6 (6)

--------------------------------------
01000460:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000464:  	fe5212e3    	BNE    x4, x5, 1000449
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000464, input2=0xffffffe4, res=0x1000448) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000468:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
0100046c:  	02200193    	ADDI   x3, x0, 34
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x22, res=0x22) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 22 (34), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000470:  	05df1c63    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000470, input2=0x58, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000474:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000478:  	00102133    	SLT    x2, x0, x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0x0, input2=0xffffffff, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100047c:  	00000e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000480:  	02300193    	ADDI   x3, x0, 35
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x23, res=0x23) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 23 (35), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x22 (34)

--------------------------------------
01000484:  	05d11263    	BNE    x2, x29, 10004e1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000484, input2=0x44, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000488:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100048c:  	0000a133    	SLT    x2, x1, x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0xffffffff, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000490:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000494:  	02400193    	ADDI   x3, x0, 36
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x24, res=0x24) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 24 (36), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000498:  	03d11863    	BNE    x2, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000498, input2=0x30, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
0100049c:  	000020b3    	SLT    x1, x0, x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLT(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004a0:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004a4:  	02500193    	ADDI   x3, x0, 37
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x25, res=0x25) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 25 (37), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010004a8:  	03d09063    	BNE    x1, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004a8, input2=0x20, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004ac:  	01000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 1, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010004b0:  	01e00113    	ADDI   x2, x0, 30
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1e, res=0x1e) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 2, data_rd = 1e (30), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010004b4:  	0020a033    	SLT    x0, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLT(input1=0x10, input2=0x1e, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x10 (16), data_rs2 = 0x1e (30)

--------------------------------------
010004b8:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004bc:  	02600193    	ADDI   x3, x0, 38
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x26, res=0x26) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 26 (38), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010004c0:  	01d01463    	BNE    x0, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004c0, input2=0x8, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004c4:  	00301c63    	BNE    x0, x3, 10004dc
Execute Stage Signals
	PCSel=ALU(branch_addr=10004dc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004c4, input2=0x18, res=0x10004dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x26 (38)

--------------------------------------
010004dc:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010004e0:  	00100193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010004e4:  	00000073    	ECALL  
rv32ui-p-slti.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	0000af13    	SLTI   x30, x1, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLT(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000010:  	27df1263    	BNE    x30, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000010, input2=0x264, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000014:  	00100093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000018:  	0010af13    	SLTI   x30, x1, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLT(input1=0x1, input2=0x1, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
0100001c:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000020:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000024:  	25df1863    	BNE    x30, x29, 1000281
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000024, input2=0x250, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000028:  	00300093    	ADDI   x1, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 1, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
0100002c:  	0070af13    	SLTI   x30, x1, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLT(input1=0x3, input2=0x7, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x7 (7)

--------------------------------------
01000030:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
01000034:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000038:  	23df1e63    	BNE    x30, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000038, input2=0x23c, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
0100003c:  	00700093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 1, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000040:  	0030af13    	SLTI   x30, x1, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLT(input1=0x7, input2=0x3, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 3, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x7 (7), data_rs2 = 0x4 (4)

--------------------------------------
01000044:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000048:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
0100004c:  	23df1463    	BNE    x30, x29, 1000289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100004c, input2=0x228, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000050:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000054:  	8000af13    	SLTI   x30, x1, 4294965248
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLT(input1=0x0, input2=0xfffff800, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000058:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100005c:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000060:  	21df1a63    	BNE    x30, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000060, input2=0x214, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000064:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000068:  	0000af13    	SLTI   x30, x1, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLT(input1=0x80000000, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
0100006c:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000070:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000074:  	21df1063    	BNE    x30, x29, 1000291
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000074, input2=0x200, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000078:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100007c:  	8000af13    	SLTI   x30, x1, 2147524608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLT(input1=0x80000000, input2=0xfffff800, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
01000080:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000084:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
01000088:  	1fdf1663    	BNE    x30, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000088, input2=0x1ec, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
0100008c:  	00000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000090:  	7ff0af13    	SLTI   x30, x1, 2047
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLT(input1=0x0, input2=0x7ff, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000094:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000098:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
0100009c:  	1ddf1c63    	BNE    x30, x29, 1000279
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100009c, input2=0x1d8, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010000a0:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000a4:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000a8:  	0000af13    	SLTI   x30, x1, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLT(input1=0x7fffffff, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x0 (0)

--------------------------------------
010000ac:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000b0:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010000b4:  	1ddf1063    	BNE    x30, x29, 1000291
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000b4, input2=0x1c0, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000b8:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000bc:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000c0:  	7ff0af13    	SLTI   x30, x1, 2047
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLT(input1=0x7fffffff, input2=0x7ff, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x1f (31)

--------------------------------------
010000c4:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000c8:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010000cc:  	1bdf1463    	BNE    x30, x29, 1000289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000cc, input2=0x1a8, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000d0:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000d4:  	7ff0af13    	SLTI   x30, x1, 2146476032
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLT(input1=0x80000000, input2=0x7ff, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000d8:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010000dc:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
010000e0:  	19df1a63    	BNE    x30, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000e0, input2=0x194, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010000e4:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e8:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000ec:  	8000af13    	SLTI   x30, x1, 4294965248
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLT(input1=0x7fffffff, input2=0xfffff800, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x0 (0)

--------------------------------------
010000f0:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000f4:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010000f8:  	17df1e63    	BNE    x30, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000f8, input2=0x17c, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000fc:  	00000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000100:  	fff0af13    	SLTI   x30, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLT(input1=0x0, input2=0xffffffff, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000104:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000108:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100010c:  	17df1463    	BNE    x30, x29, 1000289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100010c, input2=0x168, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000110:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000114:  	0010af13    	SLTI   x30, x1, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLT(input1=0xffffffff, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000118:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100011c:  	00f00193    	ADDI   x3, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000120:  	15df1a63    	BNE    x30, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000120, input2=0x154, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000124:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000128:  	fff0af13    	SLTI   x30, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLT(input1=0xffffffff, input2=0xffffffff, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1f (31)

--------------------------------------
0100012c:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000130:  	01000193    	ADDI   x3, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000134:  	15df1063    	BNE    x30, x29, 1000291
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000134, input2=0x140, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000138:  	00b00093    	ADDI   x1, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 1, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100013c:  	00d0a093    	SLTI   x1, x1, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLT(input1=0xb, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 13, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xb (11), data_rs2 = 0xd (13)

--------------------------------------
01000140:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000144:  	01100193    	ADDI   x3, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000148:  	13d09663    	BNE    x1, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000148, input2=0x12c, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
0100014c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000150:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000154:  	00a0af13    	SLTI   x30, x1, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLT(input1=0xf, input2=0xa, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 10, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xa (10)

--------------------------------------
01000158:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100015c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000160:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000164:  	fe5216e3    	BNE    x4, x5, 1000149
Execute Stage Signals
	PCSel=ALU(branch_addr=1000150), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000164, input2=0xffffffec, res=0x1000150) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000150:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000154:  	00a0af13    	SLTI   x30, x1, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLT(input1=0xf, input2=0xa, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 10, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xa (10)

--------------------------------------
01000158:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100015c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf (15)

--------------------------------------
01000160:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000164:  	fe5216e3    	BNE    x4, x5, 1000149
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000164, input2=0xffffffec, res=0x1000150) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000168:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100016c:  	01200193    	ADDI   x3, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
01000170:  	11d31263    	BNE    x6, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000170, input2=0x104, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000174:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000178:  	00a00093    	ADDI   x1, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 1, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
0100017c:  	0100af13    	SLTI   x30, x1, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLT(input1=0xa, input2=0x10, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xa (10), data_rs2 = 0x10 (16)

--------------------------------------
01000180:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000184:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000188:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
0100018c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000190:  	fe5214e3    	BNE    x4, x5, 1000178
Execute Stage Signals
	PCSel=ALU(branch_addr=1000178), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000190, input2=0xffffffe8, res=0x1000178) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000178:  	00a00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 1, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
0100017c:  	0100af13    	SLTI   x30, x1, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLT(input1=0xa, input2=0x10, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xa (10), data_rs2 = 0x10 (16)

--------------------------------------
01000180:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000184:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000188:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xa (10)

--------------------------------------
0100018c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000190:  	fe5214e3    	BNE    x4, x5, 1000175
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000190, input2=0xffffffe8, res=0x1000178) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000194:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
01000198:  	01300193    	ADDI   x3, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
0100019c:  	0dd31c63    	BNE    x6, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100019c, input2=0xd8, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010001a0:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001a4:  	01000093    	ADDI   x1, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 1, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010001a8:  	0090af13    	SLTI   x30, x1, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLT(input1=0x10, input2=0x9, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 9, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x10 (16), data_rs2 = 0x9 (9)

--------------------------------------
010001ac:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b4:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010001bc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001c0:  	fe5212e3    	BNE    x4, x5, 10001a5
Execute Stage Signals
	PCSel=ALU(branch_addr=10001a4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c0, input2=0xffffffe4, res=0x10001a4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001a4:  	01000093    	ADDI   x1, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 1, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010001a8:  	0090af13    	SLTI   x30, x1, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLT(input1=0x10, input2=0x9, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 9, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x10 (16), data_rs2 = 0x9 (9)

--------------------------------------
010001ac:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b4:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x10 (16)

--------------------------------------
010001bc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001c0:  	fe5212e3    	BNE    x4, x5, 10001a5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c0, input2=0xffffffe4, res=0x10001a4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001c4:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c8:  	01400193    	ADDI   x3, x0, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
010001cc:  	0bd31463    	BNE    x6, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001cc, input2=0xa8, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d0:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d4:  	00b00093    	ADDI   x1, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 1, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001d8:  	00f0af13    	SLTI   x30, x1, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLT(input1=0xb, input2=0xf, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xb (11), data_rs2 = 0xf (15)

--------------------------------------
010001dc:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001e0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001e4:  	fe5218e3    	BNE    x4, x5, 10001d4
Execute Stage Signals
	PCSel=ALU(branch_addr=10001d4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e4, input2=0xfffffff0, res=0x10001d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 17, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001d4:  	00b00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 1, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001d8:  	00f0af13    	SLTI   x30, x1, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLT(input1=0xb, input2=0xf, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xb (11), data_rs2 = 0xf (15)

--------------------------------------
010001dc:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xb (11)

--------------------------------------
010001e0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001e4:  	fe5218e3    	BNE    x4, x5, 10001c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e4, input2=0xfffffff0, res=0x10001d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 17, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001e8:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001ec:  	01500193    	ADDI   x3, x0, 21
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
010001f0:  	09df1263    	BNE    x30, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001f0, input2=0x84, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010001f4:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f8:  	01100093    	ADDI   x1, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 1, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010001fc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000200:  	0080af13    	SLTI   x30, x1, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLT(input1=0x11, input2=0x8, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 8, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x11 (17), data_rs2 = 0x8 (8)

--------------------------------------
01000204:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000208:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100020c:  	fe5216e3    	BNE    x4, x5, 10001f1
Execute Stage Signals
	PCSel=ALU(branch_addr=10001f8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100020c, input2=0xffffffec, res=0x10001f8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001f8:  	01100093    	ADDI   x1, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 1, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010001fc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000200:  	0080af13    	SLTI   x30, x1, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLT(input1=0x11, input2=0x8, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 8, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x11 (17), data_rs2 = 0x8 (8)

--------------------------------------
01000204:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x11 (17)

--------------------------------------
01000208:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100020c:  	fe5216e3    	BNE    x4, x5, 10001f1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100020c, input2=0xffffffec, res=0x10001f8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000210:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000214:  	01600193    	ADDI   x3, x0, 22
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 3, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
01000218:  	05df1e63    	BNE    x30, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000218, input2=0x5c, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100021c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000220:  	00c00093    	ADDI   x1, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 1, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000224:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	00e0af13    	SLTI   x30, x1, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLT(input1=0xc, input2=0xe, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xc (12), data_rs2 = 0xe (14)

--------------------------------------
01000230:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000234:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000238:  	fe5214e3    	BNE    x4, x5, 1000220
Execute Stage Signals
	PCSel=ALU(branch_addr=1000220), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000238, input2=0xffffffe8, res=0x1000220) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000220:  	00c00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 1, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000224:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	00e0af13    	SLTI   x30, x1, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLT(input1=0xc, input2=0xe, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xc (12), data_rs2 = 0xe (14)

--------------------------------------
01000230:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xc (12)

--------------------------------------
01000234:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000238:  	fe5214e3    	BNE    x4, x5, 100021d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000238, input2=0xffffffe8, res=0x1000220) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100023c:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000240:  	01700193    	ADDI   x3, x0, 23
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 3, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
01000244:  	03df1863    	BNE    x30, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000244, input2=0x30, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000248:  	fff02093    	SLTI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLT(input1=0x0, input2=0xffffffff, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100024c:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000250:  	01800193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 3, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
01000254:  	03d09063    	BNE    x1, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000254, input2=0x20, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000258:  	00ff00b7    	LUI    x1, 0x800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf (15)

--------------------------------------
0100025c:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000260:  	fff0a013    	SLTI   x0, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLT(input1=0xff00ff, input2=0xffffffff, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0x1f (31)

--------------------------------------
01000264:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000268:  	01900193    	ADDI   x3, x0, 25
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 3, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
0100026c:  	01d01463    	BNE    x0, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100026c, input2=0x8, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000270:  	00301c63    	BNE    x0, x3, 1000288
Execute Stage Signals
	PCSel=ALU(branch_addr=1000288), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000270, input2=0x18, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
01000288:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100028c:  	00100193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000290:  	00000073    	ECALL  
rv32ui-p-sltiu.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	0000bf13    	SLTIU  x30, x1, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLTU(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000010:  	27df1263    	BNE    x30, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000010, input2=0x264, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000014:  	00100093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000018:  	0010bf13    	SLTIU  x30, x1, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLTU(input1=0x1, input2=0x1, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
0100001c:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000020:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000024:  	25df1863    	BNE    x30, x29, 1000281
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000024, input2=0x250, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000028:  	00300093    	ADDI   x1, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 1, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
0100002c:  	0070bf13    	SLTIU  x30, x1, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLTU(input1=0x3, input2=0x7, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x7 (7)

--------------------------------------
01000030:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
01000034:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000038:  	23df1e63    	BNE    x30, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000038, input2=0x23c, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
0100003c:  	00700093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 1, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000040:  	0030bf13    	SLTIU  x30, x1, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLTU(input1=0x7, input2=0x3, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 3, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x7 (7), data_rs2 = 0x4 (4)

--------------------------------------
01000044:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000048:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
0100004c:  	23df1463    	BNE    x30, x29, 1000289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100004c, input2=0x228, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000050:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000054:  	8000bf13    	SLTIU  x30, x1, 4294965248
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLTU(input1=0x0, input2=0xfffff800, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000058:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100005c:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000060:  	21df1a63    	BNE    x30, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000060, input2=0x214, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000064:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000068:  	0000bf13    	SLTIU  x30, x1, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLTU(input1=0x80000000, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
0100006c:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000070:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000074:  	21df1063    	BNE    x30, x29, 1000291
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000074, input2=0x200, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000078:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100007c:  	8000bf13    	SLTIU  x30, x1, 2147528704
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLTU(input1=0x80000000, input2=0xfffff800, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
01000080:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000084:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
01000088:  	1fdf1663    	BNE    x30, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000088, input2=0x1ec, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
0100008c:  	00000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000090:  	7ff0bf13    	SLTIU  x30, x1, 2047
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLTU(input1=0x0, input2=0x7ff, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000094:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000098:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
0100009c:  	1ddf1c63    	BNE    x30, x29, 1000279
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100009c, input2=0x1d8, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010000a0:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000a4:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000a8:  	0000bf13    	SLTIU  x30, x1, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLTU(input1=0x7fffffff, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x0 (0)

--------------------------------------
010000ac:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000b0:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010000b4:  	1ddf1063    	BNE    x30, x29, 1000291
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000b4, input2=0x1c0, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000b8:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000bc:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000c0:  	7ff0bf13    	SLTIU  x30, x1, 2047
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLTU(input1=0x7fffffff, input2=0x7ff, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x1f (31)

--------------------------------------
010000c4:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000c8:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010000cc:  	1bdf1463    	BNE    x30, x29, 1000289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000cc, input2=0x1a8, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000d0:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000d4:  	7ff0bf13    	SLTIU  x30, x1, 2146480128
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLTU(input1=0x80000000, input2=0x7ff, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000d8:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000dc:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
010000e0:  	19df1a63    	BNE    x30, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000e0, input2=0x194, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e4:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e8:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000ec:  	8000bf13    	SLTIU  x30, x1, 4294965248
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLTU(input1=0x7fffffff, input2=0xfffff800, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x0 (0)

--------------------------------------
010000f0:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7fffffff (2147483647)

--------------------------------------
010000f4:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010000f8:  	17df1e63    	BNE    x30, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000f8, input2=0x17c, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010000fc:  	00000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000100:  	fff0bf13    	SLTIU  x30, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLTU(input1=0x0, input2=0xffffffff, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000104:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000108:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100010c:  	17df1463    	BNE    x30, x29, 1000289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100010c, input2=0x168, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000110:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000114:  	0010bf13    	SLTIU  x30, x1, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLTU(input1=0xffffffff, input2=0x1, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000118:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100011c:  	00f00193    	ADDI   x3, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000120:  	15df1a63    	BNE    x30, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000120, input2=0x154, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000124:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000128:  	fff0bf13    	SLTIU  x30, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLTU(input1=0xffffffff, input2=0xffffffff, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1f (31)

--------------------------------------
0100012c:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000130:  	01000193    	ADDI   x3, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000134:  	15df1063    	BNE    x30, x29, 1000291
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000134, input2=0x140, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000138:  	00b00093    	ADDI   x1, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 1, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100013c:  	00d0b093    	SLTIU  x1, x1, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLTU(input1=0xb, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 13, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xb (11), data_rs2 = 0xd (13)

--------------------------------------
01000140:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000144:  	01100193    	ADDI   x3, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000148:  	13d09663    	BNE    x1, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000148, input2=0x12c, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
0100014c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000150:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000154:  	00a0bf13    	SLTIU  x30, x1, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLTU(input1=0xf, input2=0xa, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 10, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xa (10)

--------------------------------------
01000158:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100015c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000160:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000164:  	fe5216e3    	BNE    x4, x5, 1000149
Execute Stage Signals
	PCSel=ALU(branch_addr=1000150), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000164, input2=0xffffffec, res=0x1000150) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000150:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000154:  	00a0bf13    	SLTIU  x30, x1, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLTU(input1=0xf, input2=0xa, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 10, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xa (10)

--------------------------------------
01000158:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100015c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf (15)

--------------------------------------
01000160:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000164:  	fe5216e3    	BNE    x4, x5, 1000149
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000164, input2=0xffffffec, res=0x1000150) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000168:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100016c:  	01200193    	ADDI   x3, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
01000170:  	11d31263    	BNE    x6, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000170, input2=0x104, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000174:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000178:  	00a00093    	ADDI   x1, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 1, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
0100017c:  	0100bf13    	SLTIU  x30, x1, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLTU(input1=0xa, input2=0x10, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xa (10), data_rs2 = 0x10 (16)

--------------------------------------
01000180:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000184:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000188:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
0100018c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000190:  	fe5214e3    	BNE    x4, x5, 1000178
Execute Stage Signals
	PCSel=ALU(branch_addr=1000178), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000190, input2=0xffffffe8, res=0x1000178) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000178:  	00a00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 1, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
0100017c:  	0100bf13    	SLTIU  x30, x1, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLTU(input1=0xa, input2=0x10, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xa (10), data_rs2 = 0x10 (16)

--------------------------------------
01000180:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000184:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
01000188:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xa (10)

--------------------------------------
0100018c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000190:  	fe5214e3    	BNE    x4, x5, 1000175
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000190, input2=0xffffffe8, res=0x1000178) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000194:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
01000198:  	01300193    	ADDI   x3, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
0100019c:  	0dd31c63    	BNE    x6, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100019c, input2=0xd8, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010001a0:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001a4:  	01000093    	ADDI   x1, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 1, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010001a8:  	0090bf13    	SLTIU  x30, x1, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLTU(input1=0x10, input2=0x9, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 9, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x10 (16), data_rs2 = 0x9 (9)

--------------------------------------
010001ac:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b4:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010001bc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001c0:  	fe5212e3    	BNE    x4, x5, 10001a5
Execute Stage Signals
	PCSel=ALU(branch_addr=10001a4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c0, input2=0xffffffe4, res=0x10001a4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001a4:  	01000093    	ADDI   x1, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 1, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010001a8:  	0090bf13    	SLTIU  x30, x1, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLTU(input1=0x10, input2=0x9, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 9, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x10 (16), data_rs2 = 0x9 (9)

--------------------------------------
010001ac:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b4:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x10 (16)

--------------------------------------
010001bc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001c0:  	fe5212e3    	BNE    x4, x5, 10001a5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c0, input2=0xffffffe4, res=0x10001a4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001c4:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c8:  	01400193    	ADDI   x3, x0, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
010001cc:  	0bd31463    	BNE    x6, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001cc, input2=0xa8, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d0:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d4:  	00b00093    	ADDI   x1, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 1, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001d8:  	00f0bf13    	SLTIU  x30, x1, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLTU(input1=0xb, input2=0xf, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xb (11), data_rs2 = 0xf (15)

--------------------------------------
010001dc:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001e0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001e4:  	fe5218e3    	BNE    x4, x5, 10001d4
Execute Stage Signals
	PCSel=ALU(branch_addr=10001d4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e4, input2=0xfffffff0, res=0x10001d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 17, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001d4:  	00b00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 1, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001d8:  	00f0bf13    	SLTIU  x30, x1, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLTU(input1=0xb, input2=0xf, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xb (11), data_rs2 = 0xf (15)

--------------------------------------
010001dc:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xb (11)

--------------------------------------
010001e0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001e4:  	fe5218e3    	BNE    x4, x5, 10001c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e4, input2=0xfffffff0, res=0x10001d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 17, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001e8:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001ec:  	01500193    	ADDI   x3, x0, 21
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
010001f0:  	09df1263    	BNE    x30, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001f0, input2=0x84, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010001f4:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f8:  	01100093    	ADDI   x1, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 1, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010001fc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000200:  	0080bf13    	SLTIU  x30, x1, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLTU(input1=0x11, input2=0x8, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 8, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x11 (17), data_rs2 = 0x8 (8)

--------------------------------------
01000204:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000208:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100020c:  	fe5216e3    	BNE    x4, x5, 10001f1
Execute Stage Signals
	PCSel=ALU(branch_addr=10001f8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100020c, input2=0xffffffec, res=0x10001f8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001f8:  	01100093    	ADDI   x1, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 1, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010001fc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000200:  	0080bf13    	SLTIU  x30, x1, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLTU(input1=0x11, input2=0x8, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 8, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x11 (17), data_rs2 = 0x8 (8)

--------------------------------------
01000204:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x11 (17)

--------------------------------------
01000208:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100020c:  	fe5216e3    	BNE    x4, x5, 10001f1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100020c, input2=0xffffffec, res=0x10001f8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000210:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000214:  	01600193    	ADDI   x3, x0, 22
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 3, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
01000218:  	05df1e63    	BNE    x30, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000218, input2=0x5c, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100021c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000220:  	00c00093    	ADDI   x1, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 1, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000224:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	00e0bf13    	SLTIU  x30, x1, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLTU(input1=0xc, input2=0xe, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xc (12), data_rs2 = 0xe (14)

--------------------------------------
01000230:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000234:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000238:  	fe5214e3    	BNE    x4, x5, 1000220
Execute Stage Signals
	PCSel=ALU(branch_addr=1000220), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000238, input2=0xffffffe8, res=0x1000220) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000220:  	00c00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 1, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000224:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	00e0bf13    	SLTIU  x30, x1, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLTU(input1=0xc, input2=0xe, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xc (12), data_rs2 = 0xe (14)

--------------------------------------
01000230:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xc (12)

--------------------------------------
01000234:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000238:  	fe5214e3    	BNE    x4, x5, 100021d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000238, input2=0xffffffe8, res=0x1000220) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100023c:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000240:  	01700193    	ADDI   x3, x0, 23
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 3, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
01000244:  	03df1863    	BNE    x30, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000244, input2=0x30, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000248:  	fff03093    	SLTIU  x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SLTU(input1=0x0, input2=0xffffffff, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100024c:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000250:  	01800193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 3, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
01000254:  	03d09063    	BNE    x1, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000254, input2=0x20, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000258:  	00ff00b7    	LUI    x1, 0x800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf (15)

--------------------------------------
0100025c:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000260:  	fff0b013    	SLTIU  x0, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SLTU(input1=0xff00ff, input2=0xffffffff, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 0, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0x1f (31)

--------------------------------------
01000264:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000268:  	01900193    	ADDI   x3, x0, 25
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 3, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
0100026c:  	01d01463    	BNE    x0, x29, 1000274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100026c, input2=0x8, res=0x1000274) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000270:  	00301c63    	BNE    x0, x3, 1000288
Execute Stage Signals
	PCSel=ALU(branch_addr=1000288), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000270, input2=0x18, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
01000288:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100028c:  	00100193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000290:  	00000073    	ECALL  
rv32ui-p-sltu.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000010:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000014:  	4bdf1a63    	BNE    x30, x29, 10004d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000014, input2=0x4b4, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000018:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100001c:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000020:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x1, input2=0x1, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000024:  	00000e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000028:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100002c:  	49df1e63    	BNE    x30, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100002c, input2=0x49c, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000030:  	00300093    	ADDI   x1, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 1, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
01000034:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000038:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x3, input2=0x7, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x7 (7)

--------------------------------------
0100003c:  	00100e93    	ADDI   x29, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
01000040:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000044:  	49df1263    	BNE    x30, x29, 10004e1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000044, input2=0x484, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000048:  	00700093    	ADDI   x1, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 1, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100004c:  	00300113    	ADDI   x2, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 2, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000050:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x7, input2=0x3, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x7 (7), data_rs2 = 0x3 (3)

--------------------------------------
01000054:  	00000e93    	ADDI   x29, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000058:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
0100005c:  	47df1663    	BNE    x30, x29, 10004d9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100005c, input2=0x46c, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000060:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000064:  	ffff8137    	LUI    x2, 0xffffffff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xffff8000, res=0xffff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 2, data_rd = ffff8000 (4294934528), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
01000068:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x0, input2=0xffff8000, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffff8000 (4294934528)

--------------------------------------
0100006c:  	00100e93    	ADDI   x29, x0, 4294934528
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000070:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000074:  	45df1a63    	BNE    x30, x29, 10004d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000074, input2=0x454, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000078:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100007c:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000080:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x80000000, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
01000084:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000088:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100008c:  	43df1e63    	BNE    x30, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100008c, input2=0x43c, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000090:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000094:  	ffff8137    	LUI    x2, 0xffff8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xffff8000, res=0xffff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 2, data_rd = ffff8000 (4294934528), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
01000098:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x80000000, input2=0xffff8000, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xffff8000 (4294934528)

--------------------------------------
0100009c:  	00100e93    	ADDI   x29, x0, 4294934528
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010000a0:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000a4:  	43df1263    	BNE    x30, x29, 10004e1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000a4, input2=0x424, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010000a8:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000ac:  	00008137    	LUI    x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x8000, res=0x8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = 8000 (32768), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000b0:  	fff10113    	ADDI   x2, x2, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x8000, input2=0xffffffff, res=0x7fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = 7fff (32767), write_enable = 1 
	Output: data_rs1 = 0x8000 (32768), data_rs2 = 0x1f (31)

--------------------------------------
010000b4:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x0, input2=0x7fff, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7fff (32767)

--------------------------------------
010000b8:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000bc:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
010000c0:  	41df1463    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000c0, input2=0x408, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010000c4:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000c8:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000cc:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000d0:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x7fffffff, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x0 (0)

--------------------------------------
010000d4:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000d8:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010000dc:  	3fdf1663    	BNE    x30, x29, 10004d9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000dc, input2=0x3ec, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e0:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e4:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000e8:  	00008137    	LUI    x2, 0x8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x7fffffff, input2=0x8000, res=0x8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = 8000 (32768), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x0 (0)

--------------------------------------
010000ec:  	fff10113    	ADDI   x2, x2, 4293984256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x8000, input2=0xffffffff, res=0x7fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = 7fff (32767), write_enable = 1 
	Output: data_rs1 = 0x8000 (32768), data_rs2 = 0x1f (31)

--------------------------------------
010000f0:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x7fffffff, input2=0x7fff, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x7fff (32767)

--------------------------------------
010000f4:  	00000e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000f8:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010000fc:  	3ddf1663    	BNE    x30, x29, 10004d9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000fc, input2=0x3cc, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000100:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000104:  	00008137    	LUI    x2, 0x8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x80000000, input2=0x8000, res=0x8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = 8000 (32768), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
01000108:  	fff10113    	ADDI   x2, x2, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x8000, input2=0xffffffff, res=0x7fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = 7fff (32767), write_enable = 1 
	Output: data_rs1 = 0x8000 (32768), data_rs2 = 0x1f (31)

--------------------------------------
0100010c:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x80000000, input2=0x7fff, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7fff (32767)

--------------------------------------
01000110:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000114:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000118:  	3bdf1863    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000118, input2=0x3b0, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100011c:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000120:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000124:  	ffff8137    	LUI    x2, 0xffffffff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xffff8000, res=0xffff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 2, data_rd = ffff8000 (4294934528), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
01000128:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x7fffffff, input2=0xffff8000, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0xffff8000 (4294934528)

--------------------------------------
0100012c:  	00100e93    	ADDI   x29, x0, 4294934528
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7fffffff (2147483647)

--------------------------------------
01000130:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000134:  	39df1a63    	BNE    x30, x29, 10004d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000134, input2=0x394, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000138:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100013c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000140:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x0, input2=0xffffffff, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000144:  	00100e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000148:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100014c:  	37df1e63    	BNE    x30, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100014c, input2=0x37c, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000150:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000154:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000158:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0xffffffff, input2=0x1, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1 (1)

--------------------------------------
0100015c:  	00000e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000160:  	00f00193    	ADDI   x3, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000164:  	37df1263    	BNE    x30, x29, 10004e1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000164, input2=0x364, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000168:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100016c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000170:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0xffffffff, input2=0xffffffff, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000174:  	00000e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000178:  	01000193    	ADDI   x3, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
0100017c:  	35df1663    	BNE    x30, x29, 10004d9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100017c, input2=0x34c, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000180:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000184:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000188:  	0020b0b3    	SLTU   x1, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0xe, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xd (13)

--------------------------------------
0100018c:  	00000e93    	ADDI   x29, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000190:  	01100193    	ADDI   x3, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000194:  	33d09a63    	BNE    x1, x29, 10004d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000194, input2=0x334, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000198:  	00b00093    	ADDI   x1, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 1, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100019c:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001a0:  	0020b133    	SLTU   x2, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0xb, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xb (11), data_rs2 = 0xd (13)

--------------------------------------
010001a4:  	00100e93    	ADDI   x29, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001a8:  	01200193    	ADDI   x3, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
010001ac:  	31d11e63    	BNE    x2, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001ac, input2=0x31c, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010001b0:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001b4:  	0010b0b3    	SLTU   x1, x1, x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0xd, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xd (13)

--------------------------------------
010001b8:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001bc:  	01300193    	ADDI   x3, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
010001c0:  	31d09463    	BNE    x1, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c0, input2=0x308, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c4:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c8:  	00b00093    	ADDI   x1, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 1, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001cc:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001d0:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0xb, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xb (11), data_rs2 = 0xd (13)

--------------------------------------
010001d4:  	000f0313    	ADDI   x6, x30, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010001d8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001dc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001e0:  	fe5214e3    	BNE    x4, x5, 10001c8
Execute Stage Signals
	PCSel=ALU(branch_addr=10001c8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e0, input2=0xffffffe8, res=0x10001c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001c8:  	00b00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 1, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001cc:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001d0:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0xb, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xb (11), data_rs2 = 0xd (13)

--------------------------------------
010001d4:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010001d8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xb (11)

--------------------------------------
010001dc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001e0:  	fe5214e3    	BNE    x4, x5, 10001c5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e0, input2=0xffffffe8, res=0x10001c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001e4:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001e8:  	01400193    	ADDI   x3, x0, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
010001ec:  	2dd31e63    	BNE    x6, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001ec, input2=0x2dc, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010001f0:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f4:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010001f8:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001fc:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0xe, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xd (13)

--------------------------------------
01000200:  	00000013    	ADDI   x0, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000204:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000208:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100020c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000210:  	fe5212e3    	BNE    x4, x5, 10001f5
Execute Stage Signals
	PCSel=ALU(branch_addr=10001f4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000210, input2=0xffffffe4, res=0x10001f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001f4:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010001f8:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001fc:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0xe, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xd (13)

--------------------------------------
01000200:  	00000013    	ADDI   x0, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000204:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000208:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
0100020c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000210:  	fe5212e3    	BNE    x4, x5, 10001f5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000210, input2=0xffffffe4, res=0x10001f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000214:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000218:  	01500193    	ADDI   x3, x0, 21
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
0100021c:  	2bd31663    	BNE    x6, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100021c, input2=0x2ac, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000220:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000224:  	00c00093    	ADDI   x1, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 1, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000228:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100022c:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0xc, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xc (12), data_rs2 = 0xd (13)

--------------------------------------
01000230:  	00000013    	ADDI   x0, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000238:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
0100023c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000240:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000244:  	fe5210e3    	BNE    x4, x5, 1000224
Execute Stage Signals
	PCSel=ALU(branch_addr=1000224), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000244, input2=0xffffffe0, res=0x1000224) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000224:  	00c00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 1, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000228:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100022c:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0xc, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xc (12), data_rs2 = 0xd (13)

--------------------------------------
01000230:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000238:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
0100023c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xc (12)

--------------------------------------
01000240:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000244:  	fe5210e3    	BNE    x4, x5, 1000229
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000244, input2=0xffffffe0, res=0x1000224) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000248:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
0100024c:  	01600193    	ADDI   x3, x0, 22
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 3, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
01000250:  	27d31c63    	BNE    x6, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000250, input2=0x278, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000254:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000258:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100025c:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000260:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0xe, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xd (13)

--------------------------------------
01000264:  	00120213    	ADDI   x4, x4, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000268:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100026c:  	fe5216e3    	BNE    x4, x5, 1000251
Execute Stage Signals
	PCSel=ALU(branch_addr=1000258), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100026c, input2=0xffffffec, res=0x1000258) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000258:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100025c:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000260:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0xe, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xd (13)

--------------------------------------
01000264:  	00120213    	ADDI   x4, x4, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000268:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100026c:  	fe5216e3    	BNE    x4, x5, 1000251
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100026c, input2=0xffffffec, res=0x1000258) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000270:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000274:  	01700193    	ADDI   x3, x0, 23
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 3, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
01000278:  	25df1863    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000278, input2=0x250, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100027c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000280:  	00b00093    	ADDI   x1, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 1, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000284:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000288:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100028c:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0xb, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xb (11), data_rs2 = 0xd (13)

--------------------------------------
01000290:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000294:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000298:  	fe5214e3    	BNE    x4, x5, 1000280
Execute Stage Signals
	PCSel=ALU(branch_addr=1000280), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000298, input2=0xffffffe8, res=0x1000280) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000280:  	00b00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 1, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000284:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000288:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100028c:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0xb, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xb (11), data_rs2 = 0xd (13)

--------------------------------------
01000290:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xb (11)

--------------------------------------
01000294:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000298:  	fe5214e3    	BNE    x4, x5, 100027d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000298, input2=0xffffffe8, res=0x1000280) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100029c:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010002a0:  	01800193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 3, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
010002a4:  	23df1263    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002a4, input2=0x224, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010002a8:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002ac:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010002b0:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002b4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002bc:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0xf, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xd (13)

--------------------------------------
010002c0:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010002c4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002c8:  	fe5212e3    	BNE    x4, x5, 10002ad
Execute Stage Signals
	PCSel=ALU(branch_addr=10002ac), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c8, input2=0xffffffe4, res=0x10002ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002ac:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010002b0:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002b4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002bc:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0xf, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xd (13)

--------------------------------------
010002c0:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf (15)

--------------------------------------
010002c4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002c8:  	fe5212e3    	BNE    x4, x5, 10002ad
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c8, input2=0xffffffe4, res=0x10002ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002cc:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d0:  	01900193    	ADDI   x3, x0, 25
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 3, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
010002d4:  	1fdf1a63    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002d4, input2=0x1f4, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d8:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002dc:  	00a00093    	ADDI   x1, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 1, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010002e0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002e4:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002e8:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0xa, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xa (10), data_rs2 = 0xd (13)

--------------------------------------
010002ec:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010002f0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002f4:  	fe5214e3    	BNE    x4, x5, 10002dc
Execute Stage Signals
	PCSel=ALU(branch_addr=10002dc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002f4, input2=0xffffffe8, res=0x10002dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002dc:  	00a00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 1, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010002e0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002e4:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002e8:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0xa, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xa (10), data_rs2 = 0xd (13)

--------------------------------------
010002ec:  	00120213    	ADDI   x4, x4, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xa (10)

--------------------------------------
010002f0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002f4:  	fe5214e3    	BNE    x4, x5, 10002d9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002f4, input2=0xffffffe8, res=0x10002dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002f8:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010002fc:  	01a00193    	ADDI   x3, x0, 26
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1a, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 26, addr_rd = 3, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1a (26)

--------------------------------------
01000300:  	1ddf1463    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000300, input2=0x1c8, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000304:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000308:  	01000093    	ADDI   x1, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 1, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
0100030c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000310:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000314:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000318:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x10, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x10 (16), data_rs2 = 0xd (13)

--------------------------------------
0100031c:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000320:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000324:  	fe5212e3    	BNE    x4, x5, 1000309
Execute Stage Signals
	PCSel=ALU(branch_addr=1000308), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000324, input2=0xffffffe4, res=0x1000308) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000308:  	01000093    	ADDI   x1, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 1, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
0100030c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000310:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000314:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000318:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x10, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x10 (16), data_rs2 = 0xd (13)

--------------------------------------
0100031c:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x10 (16)

--------------------------------------
01000320:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000324:  	fe5212e3    	BNE    x4, x5, 1000309
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000324, input2=0xffffffe4, res=0x1000308) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000328:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100032c:  	01b00193    	ADDI   x3, x0, 27
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1b, res=0x1b) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 27, addr_rd = 3, data_rd = 1b (27), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1b (27)

--------------------------------------
01000330:  	19df1c63    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000330, input2=0x198, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000334:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000338:  	00900093    	ADDI   x1, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 1, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
0100033c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000344:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000348:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x9, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x9 (9), data_rs2 = 0xd (13)

--------------------------------------
0100034c:  	00120213    	ADDI   x4, x4, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
01000350:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000354:  	fe5212e3    	BNE    x4, x5, 1000339
Execute Stage Signals
	PCSel=ALU(branch_addr=1000338), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000354, input2=0xffffffe4, res=0x1000338) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000338:  	00900093    	ADDI   x1, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 1, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
0100033c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000344:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000348:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x9, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x9 (9), data_rs2 = 0xd (13)

--------------------------------------
0100034c:  	00120213    	ADDI   x4, x4, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x9 (9)

--------------------------------------
01000350:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000354:  	fe5212e3    	BNE    x4, x5, 1000339
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000354, input2=0xffffffe4, res=0x1000338) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000358:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
0100035c:  	01c00193    	ADDI   x3, x0, 28
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1c, res=0x1c) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 28, addr_rd = 3, data_rd = 1c (28), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1c (28)

--------------------------------------
01000360:  	17df1463    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000360, input2=0x168, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000364:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000368:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100036c:  	01100093    	ADDI   x1, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 1, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000370:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x11, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x11 (17), data_rs2 = 0xd (13)

--------------------------------------
01000374:  	00120213    	ADDI   x4, x4, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000378:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100037c:  	fe5216e3    	BNE    x4, x5, 1000361
Execute Stage Signals
	PCSel=ALU(branch_addr=1000368), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100037c, input2=0xffffffec, res=0x1000368) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000368:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100036c:  	01100093    	ADDI   x1, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 1, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000370:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x11, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x11 (17), data_rs2 = 0xd (13)

--------------------------------------
01000374:  	00120213    	ADDI   x4, x4, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x11 (17)

--------------------------------------
01000378:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100037c:  	fe5216e3    	BNE    x4, x5, 1000361
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100037c, input2=0xffffffec, res=0x1000368) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000380:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000384:  	01d00193    	ADDI   x3, x0, 29
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1d, res=0x1d) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 3, data_rd = 1d (29), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000388:  	15df1063    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000388, input2=0x140, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100038c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000390:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000394:  	00800093    	ADDI   x1, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 1, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
01000398:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100039c:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x8, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x8 (8), data_rs2 = 0xd (13)

--------------------------------------
010003a0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010003a4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010003a8:  	fe5214e3    	BNE    x4, x5, 1000390
Execute Stage Signals
	PCSel=ALU(branch_addr=1000390), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003a8, input2=0xffffffe8, res=0x1000390) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000390:  	00d00113    	ADDI   x2, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000394:  	00800093    	ADDI   x1, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 1, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
01000398:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100039c:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x8, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x8 (8), data_rs2 = 0xd (13)

--------------------------------------
010003a0:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x8 (8)

--------------------------------------
010003a4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010003a8:  	fe5214e3    	BNE    x4, x5, 100038d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003a8, input2=0xffffffe8, res=0x1000390) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010003ac:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010003b0:  	01e00193    	ADDI   x3, x0, 30
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1e, res=0x1e) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 3, data_rd = 1e (30), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010003b4:  	11df1a63    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003b4, input2=0x114, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010003b8:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003bc:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010003c0:  	01200093    	ADDI   x1, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 1, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
010003c4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003cc:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x12, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x12 (18), data_rs2 = 0xd (13)

--------------------------------------
010003d0:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
010003d4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010003d8:  	fe5212e3    	BNE    x4, x5, 10003bd
Execute Stage Signals
	PCSel=ALU(branch_addr=10003bc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003d8, input2=0xffffffe4, res=0x10003bc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003bc:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010003c0:  	01200093    	ADDI   x1, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 1, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
010003c4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003cc:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x12, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x12 (18), data_rs2 = 0xd (13)

--------------------------------------
010003d0:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x12 (18)

--------------------------------------
010003d4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010003d8:  	fe5212e3    	BNE    x4, x5, 10003bd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003d8, input2=0xffffffe4, res=0x10003bc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010003dc:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003e0:  	01f00193    	ADDI   x3, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 3, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010003e4:  	0fdf1263    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003e4, input2=0xe4, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003e8:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003ec:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010003f0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003f4:  	00700093    	ADDI   x1, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 1, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010003f8:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x7, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x7 (7), data_rs2 = 0xd (13)

--------------------------------------
010003fc:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000400:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000404:  	fe5214e3    	BNE    x4, x5, 10003ec
Execute Stage Signals
	PCSel=ALU(branch_addr=10003ec), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000404, input2=0xffffffe8, res=0x10003ec) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003ec:  	00d00113    	ADDI   x2, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010003f0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003f4:  	00700093    	ADDI   x1, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 1, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010003f8:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x7, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x7 (7), data_rs2 = 0xd (13)

--------------------------------------
010003fc:  	00120213    	ADDI   x4, x4, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x7 (7)

--------------------------------------
01000400:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000404:  	fe5214e3    	BNE    x4, x5, 10003e9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000404, input2=0xffffffe8, res=0x10003ec) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000408:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100040c:  	02000193    	ADDI   x3, x0, 32
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x20, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 3, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000410:  	0bdf1c63    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000410, input2=0xb8, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000414:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000418:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100041c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000420:  	01300093    	ADDI   x1, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 1, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
01000424:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000428:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x13, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x13 (19), data_rs2 = 0xd (13)

--------------------------------------
0100042c:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
01000430:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000434:  	fe5212e3    	BNE    x4, x5, 1000419
Execute Stage Signals
	PCSel=ALU(branch_addr=1000418), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000434, input2=0xffffffe4, res=0x1000418) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000418:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100041c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000420:  	01300093    	ADDI   x1, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 1, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
01000424:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000428:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x13, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x13 (19), data_rs2 = 0xd (13)

--------------------------------------
0100042c:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x13 (19)

--------------------------------------
01000430:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000434:  	fe5212e3    	BNE    x4, x5, 1000419
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000434, input2=0xffffffe4, res=0x1000418) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000438:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100043c:  	02100193    	ADDI   x3, x0, 33
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x21, res=0x21) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 21 (33), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
01000440:  	09df1463    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000440, input2=0x88, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000444:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000448:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100044c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000454:  	00600093    	ADDI   x1, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 1, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000458:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x6, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x6 (6), data_rs2 = 0xd (13)

--------------------------------------
0100045c:  	00120213    	ADDI   x4, x4, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000460:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000464:  	fe5212e3    	BNE    x4, x5, 1000449
Execute Stage Signals
	PCSel=ALU(branch_addr=1000448), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000464, input2=0xffffffe4, res=0x1000448) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000448:  	00d00113    	ADDI   x2, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 2, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100044c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000454:  	00600093    	ADDI   x1, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 1, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000458:  	0020bf33    	SLTU   x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x6, input2=0xd, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x6 (6), data_rs2 = 0xd (13)

--------------------------------------
0100045c:  	00120213    	ADDI   x4, x4, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x6 (6)

--------------------------------------
01000460:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000464:  	fe5212e3    	BNE    x4, x5, 1000449
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000464, input2=0xffffffe4, res=0x1000448) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000468:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
0100046c:  	02200193    	ADDI   x3, x0, 34
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x22, res=0x22) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 22 (34), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000470:  	05df1c63    	BNE    x30, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000470, input2=0x58, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000474:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000478:  	00103133    	SLTU   x2, x0, x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x0, input2=0xffffffff, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100047c:  	00100e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000480:  	02300193    	ADDI   x3, x0, 35
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x23, res=0x23) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 23 (35), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x22 (34)

--------------------------------------
01000484:  	05d11263    	BNE    x2, x29, 10004e1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000484, input2=0x44, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000488:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100048c:  	0000b133    	SLTU   x2, x1, x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0xffffffff, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000490:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000494:  	02400193    	ADDI   x3, x0, 36
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x24, res=0x24) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 24 (36), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000498:  	03d11863    	BNE    x2, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000498, input2=0x30, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100049c:  	000030b3    	SLTU   x1, x0, x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004a0:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004a4:  	02500193    	ADDI   x3, x0, 37
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x25, res=0x25) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 25 (37), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010004a8:  	03d09063    	BNE    x1, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004a8, input2=0x20, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004ac:  	01000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 1, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010004b0:  	01e00113    	ADDI   x2, x0, 30
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1e, res=0x1e) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 2, data_rd = 1e (30), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010004b4:  	0020b033    	SLTU   x0, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SLTU(input1=0x10, input2=0x1e, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x10 (16), data_rs2 = 0x1e (30)

--------------------------------------
010004b8:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004bc:  	02600193    	ADDI   x3, x0, 38
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x26, res=0x26) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 26 (38), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010004c0:  	01d01463    	BNE    x0, x29, 10004c8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004c0, input2=0x8, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004c4:  	00301c63    	BNE    x0, x3, 10004dc
Execute Stage Signals
	PCSel=ALU(branch_addr=10004dc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004c4, input2=0x18, res=0x10004dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x26 (38)

--------------------------------------
010004dc:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010004e0:  	00100193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010004e4:  	00000073    	ECALL  
rv32ui-p-sra.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x0, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	80000eb7    	LUI    x29, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000010:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000014:  	59df1463    	BNE    x30, x29, 10005b1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000014, input2=0x588, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000018:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100001c:  	00100113    	ADDI   x2, x0, 1048576
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000020:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x1, res=0xc0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = c0000000 (3221225472), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1 (1)

--------------------------------------
01000024:  	c0000eb7    	LUI    x29, 0x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xc0000000, res=0xc0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = c0000000 (3221225472), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000028:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100002c:  	57df1863    	BNE    x30, x29, 10005a9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100002c, input2=0x570, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xc0000000 (3221225472), data_rs2 = 0xc0000000 (3221225472)

--------------------------------------
01000030:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000034:  	00700113    	ADDI   x2, x0, 7340032
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000038:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x7, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
0100003c:  	ff000eb7    	LUI    x29, 0x7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff000000, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000040:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000044:  	55df1c63    	BNE    x30, x29, 10005a1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000044, input2=0x558, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff000000 (4278190080), data_rs2 = 0xff000000 (4278190080)

--------------------------------------
01000048:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100004c:  	00e00113    	ADDI   x2, x0, 14680064
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000050:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0xe, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
01000054:  	fffe0eb7    	LUI    x29, 0xe
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1c, input2=0xfffe0000, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 28, addr_rs2 = 31, addr_rd = 29, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x1c (28), data_rs2 = 0x1f (31)

--------------------------------------
01000058:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
0100005c:  	55df1063    	BNE    x30, x29, 10005b9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100005c, input2=0x540, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffe0000 (4294836224), data_rs2 = 0xfffe0000 (4294836224)

--------------------------------------
01000060:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000064:  	00108093    	ADDI   x1, x1, 1081344
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x1, res=0x80000001) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 80000001 (2147483649), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000068:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100006c:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000001, input2=0x1f, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x80000001 (2147483649), data_rs2 = 0x1f (31)

--------------------------------------
01000070:  	fff00e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000074:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000078:  	53df1263    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000078, input2=0x524, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100007c:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000080:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000084:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000088:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRA(input1=0x7fffffff, input2=0x0, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x0 (0)

--------------------------------------
0100008c:  	80000eb7    	LUI    x29, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000090:  	fffe8e93    	ADDI   x29, x29, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000094:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000098:  	51df1263    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000098, input2=0x504, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x7fffffff (2147483647)

--------------------------------------
0100009c:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000a0:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000a4:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7fffffff (2147483647)

--------------------------------------
010000a8:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRA(input1=0x7fffffff, input2=0x1, res=0x3fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 3fffffff (1073741823), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x1 (1)

--------------------------------------
010000ac:  	40000eb7    	LUI    x29, 0x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x40000000, res=0x40000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 40000000 (1073741824), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000b0:  	fffe8e93    	ADDI   x29, x29, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x40000000, input2=0xffffffff, res=0x3fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 3fffffff (1073741823), write_enable = 1 
	Output: data_rs1 = 0x40000000 (1073741824), data_rs2 = 0x1f (31)

--------------------------------------
010000b4:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000b8:  	4fdf1263    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000b8, input2=0x4e4, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x3fffffff (1073741823), data_rs2 = 0x3fffffff (1073741823)

--------------------------------------
010000bc:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000c0:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000c4:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000c8:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRA(input1=0x7fffffff, input2=0x7, res=0xffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffffff (16777215), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x7 (7)

--------------------------------------
010000cc:  	01000eb7    	LUI    x29, 0x7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x1000000, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010000d0:  	fffe8e93    	ADDI   x29, x29, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000000, input2=0xffffffff, res=0xffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = ffffff (16777215), write_enable = 1 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x1f (31)

--------------------------------------
010000d4:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
010000d8:  	4ddf1263    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000d8, input2=0x4c4, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffff (16777215), data_rs2 = 0xffffff (16777215)

--------------------------------------
010000dc:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e0:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000e4:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010000e8:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRA(input1=0x7fffffff, input2=0xe, res=0x1ffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1ffff (131071), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0xe (14)

--------------------------------------
010000ec:  	00020eb7    	LUI    x29, 0xe
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x4, input2=0x20000, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 0, addr_rd = 29, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x0 (0)

--------------------------------------
010000f0:  	fffe8e93    	ADDI   x29, x29, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x20000, input2=0xffffffff, res=0x1ffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 1ffff (131071), write_enable = 1 
	Output: data_rs1 = 0x20000 (131072), data_rs2 = 0x1f (31)

--------------------------------------
010000f4:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010000f8:  	4bdf1263    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000f8, input2=0x4a4, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1ffff (131071), data_rs2 = 0x1ffff (131071)

--------------------------------------
010000fc:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000100:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000104:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000108:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRA(input1=0x7fffffff, input2=0x1f, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x1f (31)

--------------------------------------
0100010c:  	00000e93    	ADDI   x29, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000110:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000114:  	49df1463    	BNE    x30, x29, 10005b1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000114, input2=0x488, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000118:  	818180b7    	LUI    x1, 0x81818000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xb, input2=0x81818000, res=0x81818000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 24, addr_rd = 1, data_rd = 81818000 (2172747776), write_enable = 1 
	Output: data_rs1 = 0xb (11), data_rs2 = 0x18 (24)

--------------------------------------
0100011c:  	18108093    	ADDI   x1, x1, 403734528
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x81818000, input2=0x181, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818000 (2172747776), data_rs2 = 0x81818000 (2172747776)

--------------------------------------
01000120:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000124:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x81818181, input2=0x0, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0x0 (0)

--------------------------------------
01000128:  	81818eb7    	LUI    x29, 0x81818000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xb, input2=0x81818000, res=0x81818000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 24, addr_rd = 29, data_rd = 81818000 (2172747776), write_enable = 1 
	Output: data_rs1 = 0xb (11), data_rs2 = 0x18 (24)

--------------------------------------
0100012c:  	181e8e93    	ADDI   x29, x29, 404652032
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x81818000, input2=0x181, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 1, addr_rd = 29, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818000 (2172747776), data_rs2 = 0x81818181 (2172748161)

--------------------------------------
01000130:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000134:  	47df1463    	BNE    x30, x29, 10005b1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000134, input2=0x468, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0x81818181 (2172748161)

--------------------------------------
01000138:  	818180b7    	LUI    x1, 0x81818000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xc, input2=0x81818000, res=0x81818000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 24, addr_rd = 1, data_rd = 81818000 (2172747776), write_enable = 1 
	Output: data_rs1 = 0xc (12), data_rs2 = 0x18 (24)

--------------------------------------
0100013c:  	18108093    	ADDI   x1, x1, 403734528
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x81818000, input2=0x181, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818000 (2172747776), data_rs2 = 0x81818000 (2172747776)

--------------------------------------
01000140:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x81818181 (2172748161)

--------------------------------------
01000144:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x81818181, input2=0x1, res=0xc0c0c0c0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = c0c0c0c0 (3233857728), write_enable = 1 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0x1 (1)

--------------------------------------
01000148:  	c0c0ceb7    	LUI    x29, 0xc0c0c000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x81818181, input2=0xc0c0c000, res=0xc0c0c000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 12, addr_rd = 29, data_rd = c0c0c000 (3233857536), write_enable = 1 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0xc (12)

--------------------------------------
0100014c:  	0c0e8e93    	ADDI   x29, x29, 202276864
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xc0c0c000, input2=0xc0, res=0xc0c0c0c0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = c0c0c0c0 (3233857728), write_enable = 1 
	Output: data_rs1 = 0xc0c0c000 (3233857536), data_rs2 = 0x0 (0)

--------------------------------------
01000150:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000154:  	45df1463    	BNE    x30, x29, 10005b1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000154, input2=0x448, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xc0c0c0c0 (3233857728), data_rs2 = 0xc0c0c0c0 (3233857728)

--------------------------------------
01000158:  	818180b7    	LUI    x1, 0x81818000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xd, input2=0x81818000, res=0x81818000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 24, addr_rd = 1, data_rd = 81818000 (2172747776), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0x18 (24)

--------------------------------------
0100015c:  	18108093    	ADDI   x1, x1, 403734528
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x81818000, input2=0x181, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818000 (2172747776), data_rs2 = 0x81818000 (2172747776)

--------------------------------------
01000160:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000164:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x81818181, input2=0x7, res=0xff030303) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff030303 (4278387459), write_enable = 1 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0x7 (7)

--------------------------------------
01000168:  	ff030eb7    	LUI    x29, 0xff030000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x6, input2=0xff030000, res=0xff030000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 16, addr_rd = 29, data_rd = ff030000 (4278386688), write_enable = 1 
	Output: data_rs1 = 0x6 (6), data_rs2 = 0x10 (16)

--------------------------------------
0100016c:  	303e8e93    	ADDI   x29, x29, 809402368
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff030000, input2=0x303, res=0xff030303) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 3, addr_rd = 29, data_rd = ff030303 (4278387459), write_enable = 1 
	Output: data_rs1 = 0xff030000 (4278386688), data_rs2 = 0xd (13)

--------------------------------------
01000170:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000174:  	43df1463    	BNE    x30, x29, 10005b1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000174, input2=0x428, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff030303 (4278387459), data_rs2 = 0xff030303 (4278387459)

--------------------------------------
01000178:  	818180b7    	LUI    x1, 0x81818000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xe, input2=0x81818000, res=0x81818000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 24, addr_rd = 1, data_rd = 81818000 (2172747776), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0x18 (24)

--------------------------------------
0100017c:  	18108093    	ADDI   x1, x1, 403734528
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x81818000, input2=0x181, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818000 (2172747776), data_rs2 = 0x81818000 (2172747776)

--------------------------------------
01000180:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000184:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x81818181, input2=0xe, res=0xfffe0606) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fffe0606 (4294837766), write_enable = 1 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0xe (14)

--------------------------------------
01000188:  	fffe0eb7    	LUI    x29, 0xfffe0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1c, input2=0xfffe0000, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 28, addr_rs2 = 31, addr_rd = 29, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x1c (28), data_rs2 = 0x1f (31)

--------------------------------------
0100018c:  	606e8e93    	ADDI   x29, x29, 1617854464
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfffe0000, input2=0x606, res=0xfffe0606) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 6, addr_rd = 29, data_rd = fffe0606 (4294837766), write_enable = 1 
	Output: data_rs1 = 0xfffe0000 (4294836224), data_rs2 = 0x6 (6)

--------------------------------------
01000190:  	00f00193    	ADDI   x3, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000194:  	41df1463    	BNE    x30, x29, 10005b1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000194, input2=0x408, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffe0606 (4294837766), data_rs2 = 0xfffe0606 (4294837766)

--------------------------------------
01000198:  	818180b7    	LUI    x1, 0x81818000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf, input2=0x81818000, res=0x81818000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 24, addr_rd = 1, data_rd = 81818000 (2172747776), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0x18 (24)

--------------------------------------
0100019c:  	18108093    	ADDI   x1, x1, 403734528
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x81818000, input2=0x181, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818000 (2172747776), data_rs2 = 0x81818000 (2172747776)

--------------------------------------
010001a0:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001a4:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x81818181, input2=0x1f, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0x1f (31)

--------------------------------------
010001a8:  	fff00e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001ac:  	01000193    	ADDI   x3, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010001b0:  	3fdf1663    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001b0, input2=0x3ec, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010001b4:  	818180b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x10, input2=0x81818000, res=0x81818000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 24, addr_rd = 1, data_rd = 81818000 (2172747776), write_enable = 1 
	Output: data_rs1 = 0x10 (16), data_rs2 = 0x18 (24)

--------------------------------------
010001b8:  	18108093    	ADDI   x1, x1, 385
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x81818000, input2=0x181, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818000 (2172747776), data_rs2 = 0x81818000 (2172747776)

--------------------------------------
010001bc:  	fc000113    	ADDI   x2, x0, 4294967232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffc0, res=0xffffffc0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = ffffffc0 (4294967232), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c0:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x81818181, input2=0xffffffc0, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0xffffffc0 (4294967232)

--------------------------------------
010001c4:  	81818eb7    	LUI    x29, 0xffffffc0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x10, input2=0x81818000, res=0x81818000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 24, addr_rd = 29, data_rd = 81818000 (2172747776), write_enable = 1 
	Output: data_rs1 = 0x10 (16), data_rs2 = 0x18 (24)

--------------------------------------
010001c8:  	181e8e93    	ADDI   x29, x29, 385
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x81818000, input2=0x181, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 1, addr_rd = 29, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818000 (2172747776), data_rs2 = 0x81818181 (2172748161)

--------------------------------------
010001cc:  	01100193    	ADDI   x3, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010001d0:  	3ddf1663    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d0, input2=0x3cc, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0x81818181 (2172748161)

--------------------------------------
010001d4:  	818180b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x11, input2=0x81818000, res=0x81818000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 24, addr_rd = 1, data_rd = 81818000 (2172747776), write_enable = 1 
	Output: data_rs1 = 0x11 (17), data_rs2 = 0x18 (24)

--------------------------------------
010001d8:  	18108093    	ADDI   x1, x1, 385
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x81818000, input2=0x181, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818000 (2172747776), data_rs2 = 0x81818000 (2172747776)

--------------------------------------
010001dc:  	fc100113    	ADDI   x2, x0, 4294967233
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffc1, res=0xffffffc1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = ffffffc1 (4294967233), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x81818181 (2172748161)

--------------------------------------
010001e0:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x81818181, input2=0xffffffc1, res=0xc0c0c0c0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = c0c0c0c0 (3233857728), write_enable = 1 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0xffffffc1 (4294967233)

--------------------------------------
010001e4:  	c0c0ceb7    	LUI    x29, 0xffffffc1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x81818181, input2=0xc0c0c000, res=0xc0c0c000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 12, addr_rd = 29, data_rd = c0c0c000 (3233857536), write_enable = 1 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0xc (12)

--------------------------------------
010001e8:  	0c0e8e93    	ADDI   x29, x29, 192
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xc0c0c000, input2=0xc0, res=0xc0c0c0c0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = c0c0c0c0 (3233857728), write_enable = 1 
	Output: data_rs1 = 0xc0c0c000 (3233857536), data_rs2 = 0x0 (0)

--------------------------------------
010001ec:  	01200193    	ADDI   x3, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
010001f0:  	3bdf1663    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001f0, input2=0x3ac, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xc0c0c0c0 (3233857728), data_rs2 = 0xc0c0c0c0 (3233857728)

--------------------------------------
010001f4:  	818180b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x12, input2=0x81818000, res=0x81818000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 24, addr_rd = 1, data_rd = 81818000 (2172747776), write_enable = 1 
	Output: data_rs1 = 0x12 (18), data_rs2 = 0x18 (24)

--------------------------------------
010001f8:  	18108093    	ADDI   x1, x1, 385
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x81818000, input2=0x181, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818000 (2172747776), data_rs2 = 0x81818000 (2172747776)

--------------------------------------
010001fc:  	fc700113    	ADDI   x2, x0, 4294967239
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffc7, res=0xffffffc7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = ffffffc7 (4294967239), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000200:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x81818181, input2=0xffffffc7, res=0xff030303) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff030303 (4278387459), write_enable = 1 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0xffffffc7 (4294967239)

--------------------------------------
01000204:  	ff030eb7    	LUI    x29, 0xffffffc7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x6, input2=0xff030000, res=0xff030000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 16, addr_rd = 29, data_rd = ff030000 (4278386688), write_enable = 1 
	Output: data_rs1 = 0x6 (6), data_rs2 = 0x10 (16)

--------------------------------------
01000208:  	303e8e93    	ADDI   x29, x29, 771
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff030000, input2=0x303, res=0xff030303) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 3, addr_rd = 29, data_rd = ff030303 (4278387459), write_enable = 1 
	Output: data_rs1 = 0xff030000 (4278386688), data_rs2 = 0x12 (18)

--------------------------------------
0100020c:  	01300193    	ADDI   x3, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
01000210:  	39df1663    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000210, input2=0x38c, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff030303 (4278387459), data_rs2 = 0xff030303 (4278387459)

--------------------------------------
01000214:  	818180b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x13, input2=0x81818000, res=0x81818000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 24, addr_rd = 1, data_rd = 81818000 (2172747776), write_enable = 1 
	Output: data_rs1 = 0x13 (19), data_rs2 = 0x18 (24)

--------------------------------------
01000218:  	18108093    	ADDI   x1, x1, 385
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x81818000, input2=0x181, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818000 (2172747776), data_rs2 = 0x81818000 (2172747776)

--------------------------------------
0100021c:  	fce00113    	ADDI   x2, x0, 4294967246
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffce, res=0xffffffce) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = ffffffce (4294967246), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000220:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x81818181, input2=0xffffffce, res=0xfffe0606) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fffe0606 (4294837766), write_enable = 1 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0xffffffce (4294967246)

--------------------------------------
01000224:  	fffe0eb7    	LUI    x29, 0xffffffce
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1c, input2=0xfffe0000, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 28, addr_rs2 = 31, addr_rd = 29, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x1c (28), data_rs2 = 0x1f (31)

--------------------------------------
01000228:  	606e8e93    	ADDI   x29, x29, 1542
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfffe0000, input2=0x606, res=0xfffe0606) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 6, addr_rd = 29, data_rd = fffe0606 (4294837766), write_enable = 1 
	Output: data_rs1 = 0xfffe0000 (4294836224), data_rs2 = 0x6 (6)

--------------------------------------
0100022c:  	01400193    	ADDI   x3, x0, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
01000230:  	37df1663    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000230, input2=0x36c, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffe0606 (4294837766), data_rs2 = 0xfffe0606 (4294837766)

--------------------------------------
01000234:  	818180b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x14, input2=0x81818000, res=0x81818000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 24, addr_rd = 1, data_rd = 81818000 (2172747776), write_enable = 1 
	Output: data_rs1 = 0x14 (20), data_rs2 = 0x18 (24)

--------------------------------------
01000238:  	18108093    	ADDI   x1, x1, 385
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x81818000, input2=0x181, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818000 (2172747776), data_rs2 = 0x81818000 (2172747776)

--------------------------------------
0100023c:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000240:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x81818181, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000244:  	fff00e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000248:  	01500193    	ADDI   x3, x0, 21
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
0100024c:  	35df1863    	BNE    x30, x29, 10005a9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100024c, input2=0x350, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000250:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000254:  	00700113    	ADDI   x2, x0, 7340032
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000258:  	4020d0b3    	SRA     x1, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x7, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 1, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
0100025c:  	ff000eb7    	LUI    x29, 0x7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff000000, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000260:  	01600193    	ADDI   x3, x0, 22
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 3, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
01000264:  	33d09c63    	BNE    x1, x29, 10005a1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000264, input2=0x338, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff000000 (4278190080), data_rs2 = 0xff000000 (4278190080)

--------------------------------------
01000268:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100026c:  	00e00113    	ADDI   x2, x0, 14680064
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000270:  	4020d133    	SRA     x2, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0xe, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 2, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
01000274:  	fffe0eb7    	LUI    x29, 0xe
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1c, input2=0xfffe0000, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 28, addr_rs2 = 31, addr_rd = 29, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x1c (28), data_rs2 = 0x1f (31)

--------------------------------------
01000278:  	01700193    	ADDI   x3, x0, 23
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 3, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
0100027c:  	33d11063    	BNE    x2, x29, 10005b9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100027c, input2=0x320, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffe0000 (4294836224), data_rs2 = 0xfffe0000 (4294836224)

--------------------------------------
01000280:  	00700093    	ADDI   x1, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 1, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000284:  	4010d0b3    	SRA     x1, 1 ,1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRA(input1=0x7, input2=0x7, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x7 (7), data_rs2 = 0x7 (7)

--------------------------------------
01000288:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100028c:  	01800193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 3, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
01000290:  	31d09663    	BNE    x1, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000290, input2=0x30c, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000294:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000298:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100029c:  	00700113    	ADDI   x2, x0, 7340032
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010002a0:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x7, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
010002a4:  	000f0313    	ADDI   x6, x30, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff000000, input2=0x0, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0xff000000 (4278190080), data_rs2 = 0x0 (0)

--------------------------------------
010002a8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010002ac:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010002b0:  	fe5214e3    	BNE    x4, x5, 1000298
Execute Stage Signals
	PCSel=ALU(branch_addr=1000298), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002b0, input2=0xffffffe8, res=0x1000298) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000298:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100029c:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010002a0:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x7, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
010002a4:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff000000, input2=0x0, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0xff000000 (4278190080), data_rs2 = 0x0 (0)

--------------------------------------
010002a8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010002ac:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010002b0:  	fe5214e3    	BNE    x4, x5, 1000295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002b0, input2=0xffffffe8, res=0x1000298) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002b4:  	ff000eb7    	LUI    x29, 0xff000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff000000, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010002b8:  	01900193    	ADDI   x3, x0, 26214400
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 3, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
010002bc:  	2fd31063    	BNE    x6, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002bc, input2=0x2e0, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff000000 (4278190080), data_rs2 = 0xff000000 (4278190080)

--------------------------------------
010002c0:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002c4:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002c8:  	00e00113    	ADDI   x2, x0, 14680064
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010002cc:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0xe, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
010002d0:  	00000013    	ADDI   x0, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d4:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfffe0000, input2=0x0, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0xfffe0000 (4294836224), data_rs2 = 0x0 (0)

--------------------------------------
010002d8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010002dc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010002e0:  	fe5212e3    	BNE    x4, x5, 10002c5
Execute Stage Signals
	PCSel=ALU(branch_addr=10002c4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002e0, input2=0xffffffe4, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002c4:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002c8:  	00e00113    	ADDI   x2, x0, 14680064
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010002cc:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0xe, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
010002d0:  	00000013    	ADDI   x0, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d4:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfffe0000, input2=0x0, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0xfffe0000 (4294836224), data_rs2 = 0x0 (0)

--------------------------------------
010002d8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010002dc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010002e0:  	fe5212e3    	BNE    x4, x5, 10002c5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002e0, input2=0xffffffe4, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002e4:  	fffe0eb7    	LUI    x29, 0xfffe0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1c, input2=0xfffe0000, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 28, addr_rs2 = 31, addr_rd = 29, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x1c (28), data_rs2 = 0x1f (31)

--------------------------------------
010002e8:  	01a00193    	ADDI   x3, x0, 27262976
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1a, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 26, addr_rd = 3, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1a (26)

--------------------------------------
010002ec:  	2bd31863    	BNE    x6, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002ec, input2=0x2b0, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffe0000 (4294836224), data_rs2 = 0xfffe0000 (4294836224)

--------------------------------------
010002f0:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002f4:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002f8:  	01f00113    	ADDI   x2, x0, 32505856
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010002fc:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x1f, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000300:  	00000013    	ADDI   x0, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000308:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xffffffff, input2=0x0, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
0100030c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000310:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000314:  	fe5210e3    	BNE    x4, x5, 10002f4
Execute Stage Signals
	PCSel=ALU(branch_addr=10002f4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000314, input2=0xffffffe0, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002f4:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002f8:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010002fc:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x1f, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000300:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000308:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xffffffff, input2=0x0, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
0100030c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000310:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000314:  	fe5210e3    	BNE    x4, x5, 10002f9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000314, input2=0xffffffe0, res=0x10002f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000318:  	fff00e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100031c:  	01b00193    	ADDI   x3, x0, 27
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1b, res=0x1b) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 27, addr_rd = 3, data_rd = 1b (27), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1b (27)

--------------------------------------
01000320:  	27d31e63    	BNE    x6, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000320, input2=0x27c, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000324:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000328:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100032c:  	00700113    	ADDI   x2, x0, 7340032
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000330:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x7, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
01000334:  	00120213    	ADDI   x4, x4, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000338:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100033c:  	fe5216e3    	BNE    x4, x5, 1000321
Execute Stage Signals
	PCSel=ALU(branch_addr=1000328), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100033c, input2=0xffffffec, res=0x1000328) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000328:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100032c:  	00700113    	ADDI   x2, x0, 7340032
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000330:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x7, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
01000334:  	00120213    	ADDI   x4, x4, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000338:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100033c:  	fe5216e3    	BNE    x4, x5, 1000321
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100033c, input2=0xffffffec, res=0x1000328) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000340:  	ff000eb7    	LUI    x29, 0xff000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff000000, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000344:  	01c00193    	ADDI   x3, x0, 29360128
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1c, res=0x1c) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 28, addr_rd = 3, data_rd = 1c (28), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1c (28)

--------------------------------------
01000348:  	25df1a63    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000348, input2=0x254, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff000000 (4278190080), data_rs2 = 0xff000000 (4278190080)

--------------------------------------
0100034c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000350:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000354:  	00e00113    	ADDI   x2, x0, 14680064
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000358:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100035c:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0xe, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
01000360:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000364:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000368:  	fe5214e3    	BNE    x4, x5, 1000350
Execute Stage Signals
	PCSel=ALU(branch_addr=1000350), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000368, input2=0xffffffe8, res=0x1000350) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000350:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000354:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000358:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100035c:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0xe, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
01000360:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000364:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000368:  	fe5214e3    	BNE    x4, x5, 100034d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000368, input2=0xffffffe8, res=0x1000350) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100036c:  	fffe0eb7    	LUI    x29, 0xfffe0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1c, input2=0xfffe0000, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 28, addr_rs2 = 31, addr_rd = 29, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x1c (28), data_rs2 = 0x1f (31)

--------------------------------------
01000370:  	01d00193    	ADDI   x3, x0, 30408704
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1d, res=0x1d) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 3, data_rd = 1d (29), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xfffe0000 (4294836224)

--------------------------------------
01000374:  	23df1463    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000374, input2=0x228, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffe0000 (4294836224), data_rs2 = 0xfffe0000 (4294836224)

--------------------------------------
01000378:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100037c:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000380:  	01f00113    	ADDI   x2, x0, 32505856
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000384:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100038c:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x1f, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000390:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000394:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000398:  	fe5212e3    	BNE    x4, x5, 100037d
Execute Stage Signals
	PCSel=ALU(branch_addr=100037c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000398, input2=0xffffffe4, res=0x100037c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100037c:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000380:  	01f00113    	ADDI   x2, x0, 32505856
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000384:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100038c:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x1f, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000390:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000394:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000398:  	fe5212e3    	BNE    x4, x5, 100037d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000398, input2=0xffffffe4, res=0x100037c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100039c:  	fff00e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010003a0:  	01e00193    	ADDI   x3, x0, 30
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1e, res=0x1e) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 3, data_rd = 1e (30), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010003a4:  	1fdf1c63    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003a4, input2=0x1f8, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010003a8:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003ac:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003b0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003b4:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010003b8:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x7, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
010003bc:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010003c0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010003c4:  	fe5214e3    	BNE    x4, x5, 10003ac
Execute Stage Signals
	PCSel=ALU(branch_addr=10003ac), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003c4, input2=0xffffffe8, res=0x10003ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003ac:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003b0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003b4:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010003b8:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x7, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
010003bc:  	00120213    	ADDI   x4, x4, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010003c0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010003c4:  	fe5214e3    	BNE    x4, x5, 10003a9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003c4, input2=0xffffffe8, res=0x10003ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010003c8:  	ff000eb7    	LUI    x29, 0xff000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff000000, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010003cc:  	01f00193    	ADDI   x3, x0, 32505856
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 3, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010003d0:  	1ddf1663    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003d0, input2=0x1cc, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff000000 (4278190080), data_rs2 = 0xff000000 (4278190080)

--------------------------------------
010003d4:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003d8:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003dc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003e0:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010003e4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003e8:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0xe, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
010003ec:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010003f0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010003f4:  	fe5212e3    	BNE    x4, x5, 10003d9
Execute Stage Signals
	PCSel=ALU(branch_addr=10003d8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003f4, input2=0xffffffe4, res=0x10003d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003d8:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003dc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003e0:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010003e4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003e8:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0xe, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
010003ec:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010003f0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010003f4:  	fe5212e3    	BNE    x4, x5, 10003d9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003f4, input2=0xffffffe4, res=0x10003d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010003f8:  	fffe0eb7    	LUI    x29, 0xfffe0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1c, input2=0xfffe0000, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 28, addr_rs2 = 31, addr_rd = 29, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x1c (28), data_rs2 = 0x1f (31)

--------------------------------------
010003fc:  	02000193    	ADDI   x3, x0, 33554432
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x20, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 3, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000400:  	19df1e63    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000400, input2=0x19c, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffe0000 (4294836224), data_rs2 = 0xfffe0000 (4294836224)

--------------------------------------
01000404:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000408:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100040c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000414:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000418:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x1f, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
0100041c:  	00120213    	ADDI   x4, x4, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000420:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000424:  	fe5212e3    	BNE    x4, x5, 1000409
Execute Stage Signals
	PCSel=ALU(branch_addr=1000408), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000424, input2=0xffffffe4, res=0x1000408) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000408:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100040c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000414:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000418:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x1f, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
0100041c:  	00120213    	ADDI   x4, x4, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000420:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000424:  	fe5212e3    	BNE    x4, x5, 1000409
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000424, input2=0xffffffe4, res=0x1000408) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000428:  	fff00e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100042c:  	02100193    	ADDI   x3, x0, 33
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x21, res=0x21) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 21 (33), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000430:  	17df1663    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000430, input2=0x16c, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000434:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000438:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100043c:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000440:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x7, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
01000444:  	00120213    	ADDI   x4, x4, 2147483648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000448:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100044c:  	fe5216e3    	BNE    x4, x5, 1000431
Execute Stage Signals
	PCSel=ALU(branch_addr=1000438), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100044c, input2=0xffffffec, res=0x1000438) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000438:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100043c:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000440:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x7, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
01000444:  	00120213    	ADDI   x4, x4, 2147483648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000448:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100044c:  	fe5216e3    	BNE    x4, x5, 1000431
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100044c, input2=0xffffffec, res=0x1000438) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000450:  	ff000eb7    	LUI    x29, 0xff000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff000000, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000454:  	02200193    	ADDI   x3, x0, 35651584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x22, res=0x22) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 22 (34), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000458:  	15df1263    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000458, input2=0x144, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff000000 (4278190080), data_rs2 = 0xff000000 (4278190080)

--------------------------------------
0100045c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000460:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000464:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000468:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100046c:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0xe, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
01000470:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000474:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000478:  	fe5214e3    	BNE    x4, x5, 1000460
Execute Stage Signals
	PCSel=ALU(branch_addr=1000460), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000478, input2=0xffffffe8, res=0x1000460) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000460:  	00e00113    	ADDI   x2, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000464:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000468:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100046c:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0xe, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
01000470:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000474:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000478:  	fe5214e3    	BNE    x4, x5, 100045d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000478, input2=0xffffffe8, res=0x1000460) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100047c:  	fffe0eb7    	LUI    x29, 0xfffe0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1c, input2=0xfffe0000, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 28, addr_rs2 = 31, addr_rd = 29, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x1c (28), data_rs2 = 0x1f (31)

--------------------------------------
01000480:  	02300193    	ADDI   x3, x0, 36700160
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x23, res=0x23) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 23 (35), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x22 (34)

--------------------------------------
01000484:  	11df1c63    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000484, input2=0x118, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffe0000 (4294836224), data_rs2 = 0xfffe0000 (4294836224)

--------------------------------------
01000488:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100048c:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000490:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000494:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100049c:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x1f, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010004a0:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010004a4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010004a8:  	fe5212e3    	BNE    x4, x5, 100048d
Execute Stage Signals
	PCSel=ALU(branch_addr=100048c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004a8, input2=0xffffffe4, res=0x100048c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100048c:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000490:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000494:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100049c:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x1f, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010004a0:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010004a4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010004a8:  	fe5212e3    	BNE    x4, x5, 100048d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004a8, input2=0xffffffe4, res=0x100048c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010004ac:  	fff00e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010004b0:  	02400193    	ADDI   x3, x0, 36
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x24, res=0x24) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 24 (36), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010004b4:  	0fdf1463    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004b4, input2=0xe8, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010004b8:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004bc:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010004c0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004c4:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004c8:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x7, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
010004cc:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010004d0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010004d4:  	fe5214e3    	BNE    x4, x5, 10004bc
Execute Stage Signals
	PCSel=ALU(branch_addr=10004bc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004d4, input2=0xffffffe8, res=0x10004bc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010004bc:  	00700113    	ADDI   x2, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010004c0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004c4:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004c8:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x7, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
010004cc:  	00120213    	ADDI   x4, x4, 2147483648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010004d0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010004d4:  	fe5214e3    	BNE    x4, x5, 10004b9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004d4, input2=0xffffffe8, res=0x10004bc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010004d8:  	ff000eb7    	LUI    x29, 0xff000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff000000, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010004dc:  	02500193    	ADDI   x3, x0, 38797312
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x25, res=0x25) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 25 (37), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010004e0:  	0bdf1e63    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004e0, input2=0xbc, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff000000 (4278190080), data_rs2 = 0xff000000 (4278190080)

--------------------------------------
010004e4:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004e8:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010004ec:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004f0:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004f4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004f8:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0xe, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
010004fc:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000500:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000504:  	fe5212e3    	BNE    x4, x5, 10004e9
Execute Stage Signals
	PCSel=ALU(branch_addr=10004e8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000504, input2=0xffffffe4, res=0x10004e8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010004e8:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010004ec:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004f0:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004f4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004f8:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0xe, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
010004fc:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000500:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000504:  	fe5212e3    	BNE    x4, x5, 10004e9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000504, input2=0xffffffe4, res=0x10004e8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000508:  	fffe0eb7    	LUI    x29, 0xfffe0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1c, input2=0xfffe0000, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 28, addr_rs2 = 31, addr_rd = 29, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x1c (28), data_rs2 = 0x1f (31)

--------------------------------------
0100050c:  	02600193    	ADDI   x3, x0, 39845888
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x26, res=0x26) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 26 (38), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000510:  	09df1663    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000510, input2=0x8c, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffe0000 (4294836224), data_rs2 = 0xfffe0000 (4294836224)

--------------------------------------
01000514:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000518:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100051c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000524:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000528:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x1f, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
0100052c:  	00120213    	ADDI   x4, x4, 2147483648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000530:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000534:  	fe5212e3    	BNE    x4, x5, 1000519
Execute Stage Signals
	PCSel=ALU(branch_addr=1000518), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000534, input2=0xffffffe4, res=0x1000518) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000518:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100051c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000524:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000528:  	4020df33    	SRA     x30, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x1f, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
0100052c:  	00120213    	ADDI   x4, x4, 2147483648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000530:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000534:  	fe5212e3    	BNE    x4, x5, 1000519
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000534, input2=0xffffffe4, res=0x1000518) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000538:  	fff00e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100053c:  	02700193    	ADDI   x3, x0, 39
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x27, res=0x27) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 27 (39), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000540:  	05df1e63    	BNE    x30, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000540, input2=0x5c, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000544:  	00f00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000548:  	40105133    	SRA     x2, 0 ,1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x0, input2=0xf, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
0100054c:  	00000e93    	ADDI   x29, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000550:  	02800193    	ADDI   x3, x0, 40
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x28, res=0x28) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 28 (40), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
01000554:  	05d11463    	BNE    x2, x29, 10005b1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000554, input2=0x48, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000558:  	02000093    	ADDI   x1, x0, 32
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x20, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100055c:  	4000d133    	SRA     x2, 1 ,0)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRA(input1=0x20, input2=0x0, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x20 (32), data_rs2 = 0x0 (0)

--------------------------------------
01000560:  	02000e93    	ADDI   x29, x0, 32
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x20, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000564:  	02900193    	ADDI   x3, x0, 41
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x29, res=0x29) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 29 (41), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
01000568:  	03d11a63    	BNE    x2, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000568, input2=0x34, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x20 (32), data_rs2 = 0x20 (32)

--------------------------------------
0100056c:  	400050b3    	SRA     x1, 0 ,0)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRA(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000570:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000574:  	02a00193    	ADDI   x3, x0, 42
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2a, res=0x2a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = 2a (42), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
01000578:  	03d09263    	BNE    x1, x29, 100059c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000578, input2=0x24, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100057c:  	40000093    	ADDI   x1, x0, 3072
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x400, res=0x400) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 400 (1024), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000580:  	00001137    	LUI    x2, 0x1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x1000, res=0x1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 1000 (4096), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000584:  	80010113    	ADDI   x2, x2, 2147549184
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000, input2=0xfffff800, res=0x800) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 2, data_rd = 800 (2048), write_enable = 1 
	Output: data_rs1 = 0x1000 (4096), data_rs2 = 0x0 (0)

--------------------------------------
01000588:  	4020d033    	SRA     x0, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRA(input1=0x400, input2=0x800, res=0x400) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 400 (1024), write_enable = 1 
	Output: data_rs1 = 0x400 (1024), data_rs2 = 0x800 (2048)

--------------------------------------
0100058c:  	00000e93    	ADDI   x29, x0, 4294965248
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000590:  	02b00193    	ADDI   x3, x0, 43
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2b, res=0x2b) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = 2b (43), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000594:  	01d01463    	BNE    x0, x29, 10005b1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000594, input2=0x8, res=0x100059c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000598:  	00301c63    	BNE    x0, x3, 10005b0
Execute Stage Signals
	PCSel=ALU(branch_addr=10005b0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000598, input2=0x18, res=0x10005b0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2b (43)

--------------------------------------
010005b0:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010005b4:  	00100193    	ADDI   x3, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x400 (1024)

--------------------------------------
010005b8:  	00000073    	ECALL  
rv32ui-p-srai.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	4000df13    	SRAI     x30, 1 ,x0)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SRA(input1=0x0, input2=0x400, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000010:  	2bdf1463    	BNE    x30, x29, 10002b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000010, input2=0x2a8, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000014:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000018:  	4010df13    	SRAI     x30, 1 ,x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x401, res=0xc0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 30, data_rd = c0000000 (3221225472), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
0100001c:  	c0000eb7    	LUI    x29, 0xfffffc00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xc0000000, res=0xc0000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = c0000000 (3221225472), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000020:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000024:  	29df1a63    	BNE    x30, x29, 10002c1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000024, input2=0x294, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xc0000000 (3221225472), data_rs2 = 0xc0000000 (3221225472)

--------------------------------------
01000028:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100002c:  	4070df13    	SRAI     x30, 1 ,x7)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x407, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
01000030:  	ff000eb7    	LUI    x29, 0xff000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff000000, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000034:  	00400193    	ADDI   x3, x0, 4194304
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000038:  	29df1063    	BNE    x30, x29, 10002b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000038, input2=0x280, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff000000 (4278190080), data_rs2 = 0xff000000 (4278190080)

--------------------------------------
0100003c:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000040:  	40e0df13    	SRAI     x30, 1 ,x14)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x40e, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
01000044:  	fffe0eb7    	LUI    x29, 0xffffffff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1c, input2=0xfffe0000, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 28, addr_rs2 = 31, addr_rd = 29, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x1c (28), data_rs2 = 0x1f (31)

--------------------------------------
01000048:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
0100004c:  	27df1663    	BNE    x30, x29, 10002c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100004c, input2=0x26c, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffe0000 (4294836224), data_rs2 = 0xfffe0000 (4294836224)

--------------------------------------
01000050:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000054:  	00108093    	ADDI   x1, x1, 1081344
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x1, res=0x80000001) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 80000001 (2147483649), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000058:  	41f0df13    	SRAI     x30, 1 ,x31)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x80000001, input2=0x41f, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x80000001 (2147483649), data_rs2 = 0x1f (31)

--------------------------------------
0100005c:  	fff00e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000060:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000064:  	25df1a63    	BNE    x30, x29, 10002c1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000064, input2=0x254, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000068:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100006c:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000070:  	4000df13    	SRAI     x30, 1 ,x0)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SRA(input1=0x7fffffff, input2=0x400, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x0 (0)

--------------------------------------
01000074:  	80000eb7    	LUI    x29, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000078:  	fffe8e93    	ADDI   x29, x29, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
0100007c:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000080:  	23df1c63    	BNE    x30, x29, 10002b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000080, input2=0x238, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x7fffffff (2147483647)

--------------------------------------
01000084:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000088:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
0100008c:  	4010df13    	SRAI     x30, 1 ,x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SRA(input1=0x7fffffff, input2=0x401, res=0x3fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 30, data_rd = 3fffffff (1073741823), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x7fffffff (2147483647)

--------------------------------------
01000090:  	40000eb7    	LUI    x29, 0x40000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x40000000, res=0x40000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 40000000 (1073741824), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000094:  	fffe8e93    	ADDI   x29, x29, 4294868992
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x40000000, input2=0xffffffff, res=0x3fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 3fffffff (1073741823), write_enable = 1 
	Output: data_rs1 = 0x40000000 (1073741824), data_rs2 = 0x1f (31)

--------------------------------------
01000098:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
0100009c:  	21df1e63    	BNE    x30, x29, 10002b9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100009c, input2=0x21c, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x3fffffff (1073741823), data_rs2 = 0x3fffffff (1073741823)

--------------------------------------
010000a0:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000a4:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000a8:  	4070df13    	SRAI     x30, 1 ,x7)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SRA(input1=0x7fffffff, input2=0x407, res=0xffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = ffffff (16777215), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x7 (7)

--------------------------------------
010000ac:  	01000eb7    	LUI    x29, 0x10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x1000000, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010000b0:  	fffe8e93    	ADDI   x29, x29, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000000, input2=0xffffffff, res=0xffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = ffffff (16777215), write_enable = 1 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x1f (31)

--------------------------------------
010000b4:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
010000b8:  	21df1063    	BNE    x30, x29, 10002b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000b8, input2=0x200, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffff (16777215), data_rs2 = 0xffffff (16777215)

--------------------------------------
010000bc:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000c0:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000c4:  	40e0df13    	SRAI     x30, 1 ,x14)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SRA(input1=0x7fffffff, input2=0x40e, res=0x1ffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = 1ffff (131071), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0xe (14)

--------------------------------------
010000c8:  	00020eb7    	LUI    x29, 0x20000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x4, input2=0x20000, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 0, addr_rd = 29, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x0 (0)

--------------------------------------
010000cc:  	fffe8e93    	ADDI   x29, x29, 4294868992
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x20000, input2=0xffffffff, res=0x1ffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 1ffff (131071), write_enable = 1 
	Output: data_rs1 = 0x20000 (131072), data_rs2 = 0x1f (31)

--------------------------------------
010000d0:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010000d4:  	1fdf1263    	BNE    x30, x29, 10002d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000d4, input2=0x1e4, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1ffff (131071), data_rs2 = 0x1ffff (131071)

--------------------------------------
010000d8:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000dc:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000e0:  	41f0df13    	SRAI     x30, 1 ,x31)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SRA(input1=0x7fffffff, input2=0x41f, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x1f (31)

--------------------------------------
010000e4:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e8:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010000ec:  	1ddf1663    	BNE    x30, x29, 10002c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000ec, input2=0x1cc, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000f0:  	818180b7    	LUI    x1, 0x81818000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xb, input2=0x81818000, res=0x81818000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 24, addr_rd = 1, data_rd = 81818000 (2172747776), write_enable = 1 
	Output: data_rs1 = 0xb (11), data_rs2 = 0x18 (24)

--------------------------------------
010000f4:  	18108093    	ADDI   x1, x1, 403734528
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x81818000, input2=0x181, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818000 (2172747776), data_rs2 = 0x81818000 (2172747776)

--------------------------------------
010000f8:  	4000df13    	SRAI     x30, 1 ,x0)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x81818181, input2=0x400, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0x0 (0)

--------------------------------------
010000fc:  	81818eb7    	LUI    x29, 0xfffff818
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xb, input2=0x81818000, res=0x81818000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 24, addr_rd = 29, data_rd = 81818000 (2172747776), write_enable = 1 
	Output: data_rs1 = 0xb (11), data_rs2 = 0x18 (24)

--------------------------------------
01000100:  	181e8e93    	ADDI   x29, x29, 385
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x81818000, input2=0x181, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 1, addr_rd = 29, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818000 (2172747776), data_rs2 = 0x81818181 (2172748161)

--------------------------------------
01000104:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
01000108:  	1bdf1863    	BNE    x30, x29, 10002b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000108, input2=0x1b0, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0x81818181 (2172748161)

--------------------------------------
0100010c:  	818180b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xc, input2=0x81818000, res=0x81818000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 24, addr_rd = 1, data_rd = 81818000 (2172747776), write_enable = 1 
	Output: data_rs1 = 0xc (12), data_rs2 = 0x18 (24)

--------------------------------------
01000110:  	18108093    	ADDI   x1, x1, 385
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x81818000, input2=0x181, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818000 (2172747776), data_rs2 = 0x81818000 (2172747776)

--------------------------------------
01000114:  	4010df13    	SRAI     x30, 1 ,x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SRA(input1=0x81818181, input2=0x401, res=0xc0c0c0c0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 30, data_rd = c0c0c0c0 (3233857728), write_enable = 1 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0x81818181 (2172748161)

--------------------------------------
01000118:  	c0c0ceb7    	LUI    x29, 0xc0c0c000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x81818181, input2=0xc0c0c000, res=0xc0c0c000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 12, addr_rd = 29, data_rd = c0c0c000 (3233857536), write_enable = 1 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0xc (12)

--------------------------------------
0100011c:  	0c0e8e93    	ADDI   x29, x29, 202276864
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xc0c0c000, input2=0xc0, res=0xc0c0c0c0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = c0c0c0c0 (3233857728), write_enable = 1 
	Output: data_rs1 = 0xc0c0c000 (3233857536), data_rs2 = 0x0 (0)

--------------------------------------
01000120:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000124:  	19df1a63    	BNE    x30, x29, 10002c1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000124, input2=0x194, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xc0c0c0c0 (3233857728), data_rs2 = 0xc0c0c0c0 (3233857728)

--------------------------------------
01000128:  	818180b7    	LUI    x1, 0x81818000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xd, input2=0x81818000, res=0x81818000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 24, addr_rd = 1, data_rd = 81818000 (2172747776), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0x18 (24)

--------------------------------------
0100012c:  	18108093    	ADDI   x1, x1, 403734528
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x81818000, input2=0x181, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818000 (2172747776), data_rs2 = 0x81818000 (2172747776)

--------------------------------------
01000130:  	4070df13    	SRAI     x30, 1 ,x7)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x81818181, input2=0x407, res=0xff030303) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = ff030303 (4278387459), write_enable = 1 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0x7 (7)

--------------------------------------
01000134:  	ff030eb7    	LUI    x29, 0xfffffff0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x6, input2=0xff030000, res=0xff030000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 16, addr_rd = 29, data_rd = ff030000 (4278386688), write_enable = 1 
	Output: data_rs1 = 0x6 (6), data_rs2 = 0x10 (16)

--------------------------------------
01000138:  	303e8e93    	ADDI   x29, x29, 771
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff030000, input2=0x303, res=0xff030303) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 3, addr_rd = 29, data_rd = ff030303 (4278387459), write_enable = 1 
	Output: data_rs1 = 0xff030000 (4278386688), data_rs2 = 0xd (13)

--------------------------------------
0100013c:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000140:  	17df1c63    	BNE    x30, x29, 10002b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000140, input2=0x178, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff030303 (4278387459), data_rs2 = 0xff030303 (4278387459)

--------------------------------------
01000144:  	818180b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xe, input2=0x81818000, res=0x81818000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 24, addr_rd = 1, data_rd = 81818000 (2172747776), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0x18 (24)

--------------------------------------
01000148:  	18108093    	ADDI   x1, x1, 385
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x81818000, input2=0x181, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818000 (2172747776), data_rs2 = 0x81818000 (2172747776)

--------------------------------------
0100014c:  	40e0df13    	SRAI     x30, 1 ,x14)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x81818181, input2=0x40e, res=0xfffe0606) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = fffe0606 (4294837766), write_enable = 1 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0xe (14)

--------------------------------------
01000150:  	fffe0eb7    	LUI    x29, 0xfffe0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1c, input2=0xfffe0000, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 28, addr_rs2 = 31, addr_rd = 29, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x1c (28), data_rs2 = 0x1f (31)

--------------------------------------
01000154:  	606e8e93    	ADDI   x29, x29, 1617854464
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfffe0000, input2=0x606, res=0xfffe0606) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 6, addr_rd = 29, data_rd = fffe0606 (4294837766), write_enable = 1 
	Output: data_rs1 = 0xfffe0000 (4294836224), data_rs2 = 0x6 (6)

--------------------------------------
01000158:  	00f00193    	ADDI   x3, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
0100015c:  	15df1e63    	BNE    x30, x29, 10002b9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100015c, input2=0x15c, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffe0606 (4294837766), data_rs2 = 0xfffe0606 (4294837766)

--------------------------------------
01000160:  	818180b7    	LUI    x1, 0x81818000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf, input2=0x81818000, res=0x81818000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 3, addr_rs2 = 24, addr_rd = 1, data_rd = 81818000 (2172747776), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0x18 (24)

--------------------------------------
01000164:  	18108093    	ADDI   x1, x1, 403734528
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x81818000, input2=0x181, res=0x81818181) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 81818181 (2172748161), write_enable = 1 
	Output: data_rs1 = 0x81818000 (2172747776), data_rs2 = 0x81818000 (2172747776)

--------------------------------------
01000168:  	41f0df13    	SRAI     x30, 1 ,x31)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x81818181, input2=0x41f, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x81818181 (2172748161), data_rs2 = 0x1f (31)

--------------------------------------
0100016c:  	fff00e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000170:  	01000193    	ADDI   x3, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000174:  	15df1263    	BNE    x30, x29, 10002d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000174, input2=0x144, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000178:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100017c:  	4070d093    	SRAI     x1, 1 ,x7)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x407, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 1, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
01000180:  	ff000eb7    	LUI    x29, 0xff000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff000000, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000184:  	01100193    	ADDI   x3, x0, 17825792
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000188:  	13d09863    	BNE    x1, x29, 10002b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000188, input2=0x130, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff000000 (4278190080), data_rs2 = 0xff000000 (4278190080)

--------------------------------------
0100018c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000190:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000194:  	4070df13    	SRAI     x30, 1 ,x7)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x407, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
01000198:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff000000, input2=0x0, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0xff000000 (4278190080), data_rs2 = 0x0 (0)

--------------------------------------
0100019c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010001a0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001a4:  	fe5216e3    	BNE    x4, x5, 1000189
Execute Stage Signals
	PCSel=ALU(branch_addr=1000190), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a4, input2=0xffffffec, res=0x1000190) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000190:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000194:  	4070df13    	SRAI     x30, 1 ,x7)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x407, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
01000198:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff000000, input2=0x0, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0xff000000 (4278190080), data_rs2 = 0x0 (0)

--------------------------------------
0100019c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010001a0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001a4:  	fe5216e3    	BNE    x4, x5, 1000189
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a4, input2=0xffffffec, res=0x1000190) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001a8:  	ff000eb7    	LUI    x29, 0xff000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff000000, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010001ac:  	01200193    	ADDI   x3, x0, 18874368
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
010001b0:  	11d31463    	BNE    x6, x29, 10002b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001b0, input2=0x108, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff000000 (4278190080), data_rs2 = 0xff000000 (4278190080)

--------------------------------------
010001b4:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b8:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001bc:  	40e0df13    	SRAI     x30, 1 ,x14)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x40e, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
010001c0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c4:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfffe0000, input2=0x0, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0xfffe0000 (4294836224), data_rs2 = 0x0 (0)

--------------------------------------
010001c8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010001cc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001d0:  	fe5214e3    	BNE    x4, x5, 10001b8
Execute Stage Signals
	PCSel=ALU(branch_addr=10001b8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d0, input2=0xffffffe8, res=0x10001b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001b8:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001bc:  	40e0df13    	SRAI     x30, 1 ,x14)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x40e, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
010001c0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c4:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xfffe0000, input2=0x0, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0xfffe0000 (4294836224), data_rs2 = 0x0 (0)

--------------------------------------
010001c8:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010001cc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001d0:  	fe5214e3    	BNE    x4, x5, 10001b5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d0, input2=0xffffffe8, res=0x10001b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001d4:  	fffe0eb7    	LUI    x29, 0xfffe0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1c, input2=0xfffe0000, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 28, addr_rs2 = 31, addr_rd = 29, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x1c (28), data_rs2 = 0x1f (31)

--------------------------------------
010001d8:  	01300193    	ADDI   x3, x0, 19922944
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
010001dc:  	0dd31e63    	BNE    x6, x29, 10002b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001dc, input2=0xdc, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffe0000 (4294836224), data_rs2 = 0xfffe0000 (4294836224)

--------------------------------------
010001e0:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e4:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e8:  	00108093    	ADDI   x1, x1, 1081344
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x1, res=0x80000001) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 80000001 (2147483649), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010001ec:  	41f0df13    	SRAI     x30, 1 ,x31)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x80000001, input2=0x41f, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x80000001 (2147483649), data_rs2 = 0x1f (31)

--------------------------------------
010001f0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f8:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xffffffff, input2=0x0, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
010001fc:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000001 (2147483649)

--------------------------------------
01000200:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000204:  	fe5210e3    	BNE    x4, x5, 10001e4
Execute Stage Signals
	PCSel=ALU(branch_addr=10001e4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000204, input2=0xffffffe0, res=0x10001e4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001e4:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e8:  	00108093    	ADDI   x1, x1, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x1, res=0x80000001) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 80000001 (2147483649), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010001ec:  	41f0df13    	SRAI     x30, 1 ,x31)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x80000001, input2=0x41f, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x80000001 (2147483649), data_rs2 = 0x1f (31)

--------------------------------------
010001f0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f8:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xffffffff, input2=0x0, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
010001fc:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000001 (2147483649)

--------------------------------------
01000200:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000204:  	fe5210e3    	BNE    x4, x5, 10001e9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000204, input2=0xffffffe0, res=0x10001e4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000208:  	fff00e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100020c:  	01400193    	ADDI   x3, x0, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
01000210:  	0bd31463    	BNE    x6, x29, 10002b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000210, input2=0xa8, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000214:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000218:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100021c:  	4070df13    	SRAI     x30, 1 ,x7)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x407, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
01000220:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000224:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000228:  	fe5218e3    	BNE    x4, x5, 1000218
Execute Stage Signals
	PCSel=ALU(branch_addr=1000218), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000228, input2=0xfffffff0, res=0x1000218) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 17, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000218:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100021c:  	4070df13    	SRAI     x30, 1 ,x7)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x407, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
01000220:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000224:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000228:  	fe5218e3    	BNE    x4, x5, 100020d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000228, input2=0xfffffff0, res=0x1000218) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 17, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100022c:  	ff000eb7    	LUI    x29, 0xff000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff000000, res=0xff000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = ff000000 (4278190080), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000230:  	01500193    	ADDI   x3, x0, 22020096
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
01000234:  	09df1263    	BNE    x30, x29, 10002b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000234, input2=0x84, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff000000 (4278190080), data_rs2 = 0xff000000 (4278190080)

--------------------------------------
01000238:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100023c:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000240:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000244:  	40e0df13    	SRAI     x30, 1 ,x14)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x40e, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
01000248:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
0100024c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000250:  	fe5216e3    	BNE    x4, x5, 1000235
Execute Stage Signals
	PCSel=ALU(branch_addr=100023c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000250, input2=0xffffffec, res=0x100023c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100023c:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000240:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000244:  	40e0df13    	SRAI     x30, 1 ,x14)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x80000000, input2=0x40e, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
01000248:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
0100024c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000250:  	fe5216e3    	BNE    x4, x5, 1000235
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000250, input2=0xffffffec, res=0x100023c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000254:  	fffe0eb7    	LUI    x29, 0xfffe0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1c, input2=0xfffe0000, res=0xfffe0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 28, addr_rs2 = 31, addr_rd = 29, data_rd = fffe0000 (4294836224), write_enable = 1 
	Output: data_rs1 = 0x1c (28), data_rs2 = 0x1f (31)

--------------------------------------
01000258:  	01600193    	ADDI   x3, x0, 23068672
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 3, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
0100025c:  	05df1e63    	BNE    x30, x29, 10002b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100025c, input2=0x5c, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffe0000 (4294836224), data_rs2 = 0xfffe0000 (4294836224)

--------------------------------------
01000260:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000264:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000268:  	00108093    	ADDI   x1, x1, 1081344
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x1, res=0x80000001) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 80000001 (2147483649), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
0100026c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000274:  	41f0df13    	SRAI     x30, 1 ,x31)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x80000001, input2=0x41f, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x80000001 (2147483649), data_rs2 = 0x1f (31)

--------------------------------------
01000278:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000001 (2147483649)

--------------------------------------
0100027c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000280:  	fe5212e3    	BNE    x4, x5, 1000265
Execute Stage Signals
	PCSel=ALU(branch_addr=1000264), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000280, input2=0xffffffe4, res=0x1000264) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000264:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000268:  	00108093    	ADDI   x1, x1, 1081344
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x1, res=0x80000001) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 80000001 (2147483649), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
0100026c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000274:  	41f0df13    	SRAI     x30, 1 ,x31)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x80000001, input2=0x41f, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x80000001 (2147483649), data_rs2 = 0x1f (31)

--------------------------------------
01000278:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000001 (2147483649)

--------------------------------------
0100027c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000280:  	fe5212e3    	BNE    x4, x5, 1000265
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000280, input2=0xffffffe4, res=0x1000264) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000284:  	fff00e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000288:  	01700193    	ADDI   x3, x0, 23
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 3, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
0100028c:  	03df1663    	BNE    x30, x29, 10002b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100028c, input2=0x2c, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000290:  	40405093    	SRAI     x1, 0 ,x4)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRA(input1=0x0, input2=0x404, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000294:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000298:  	01800193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 3, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
0100029c:  	01d09e63    	BNE    x1, x29, 10002b8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100029c, input2=0x1c, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a0:  	02100093    	ADDI   x1, x0, 2080
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x21, res=0x21) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 21 (33), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a4:  	40a0d013    	SRAI     x0, 1 ,x10)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SRA(input1=0x21, input2=0x40a, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 10, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x21 (33), data_rs2 = 0xa (10)

--------------------------------------
010002a8:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002ac:  	01900193    	ADDI   x3, x0, 25
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 3, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
010002b0:  	01d01463    	BNE    x0, x29, 10002cd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002b0, input2=0x8, res=0x10002b8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002b4:  	00301c63    	BNE    x0, x3, 10002cc
Execute Stage Signals
	PCSel=ALU(branch_addr=10002cc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002b4, input2=0x18, res=0x10002cc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
010002cc:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010002d0:  	00100193    	ADDI   x3, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x21 (33)

--------------------------------------
010002d4:  	00000073    	ECALL  
rv32ui-p-srl.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x0, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	80000eb7    	LUI    x29, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000010:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000014:  	57df1863    	BNE    x30, x29, 1000591
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000014, input2=0x570, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000018:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100001c:  	00100113    	ADDI   x2, x0, 1048576
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000020:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x1, res=0x40000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 40000000 (1073741824), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1 (1)

--------------------------------------
01000024:  	40000eb7    	LUI    x29, 0x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x40000000, res=0x40000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 40000000 (1073741824), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000028:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100002c:  	55df1c63    	BNE    x30, x29, 1000589
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100002c, input2=0x558, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x40000000 (1073741824), data_rs2 = 0x40000000 (1073741824)

--------------------------------------
01000030:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000034:  	00700113    	ADDI   x2, x0, 7340032
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000038:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x7, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
0100003c:  	01000eb7    	LUI    x29, 0x7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x1000000, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000040:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000044:  	55df1063    	BNE    x30, x29, 10005a1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000044, input2=0x540, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x1000000 (16777216)

--------------------------------------
01000048:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100004c:  	00e00113    	ADDI   x2, x0, 14680064
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000050:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0xe, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
01000054:  	00020eb7    	LUI    x29, 0xe
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x4, input2=0x20000, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 0, addr_rd = 29, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x0 (0)

--------------------------------------
01000058:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
0100005c:  	53df1463    	BNE    x30, x29, 1000599
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100005c, input2=0x528, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x20000 (131072), data_rs2 = 0x20000 (131072)

--------------------------------------
01000060:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000064:  	00108093    	ADDI   x1, x1, 1081344
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x1, res=0x80000001) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 80000001 (2147483649), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000068:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100006c:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000001, input2=0x1f, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000001 (2147483649), data_rs2 = 0x1f (31)

--------------------------------------
01000070:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000001 (2147483649)

--------------------------------------
01000074:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000078:  	51df1663    	BNE    x30, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000078, input2=0x50c, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
0100007c:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000080:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000084:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0xffffffff, input2=0x0, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000088:  	fff00e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100008c:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000090:  	4fdf1a63    	BNE    x30, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000090, input2=0x4f4, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000094:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000098:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100009c:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0xffffffff, input2=0x1, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1 (1)

--------------------------------------
010000a0:  	80000eb7    	LUI    x29, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000a4:  	fffe8e93    	ADDI   x29, x29, 4294868992
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000a8:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000ac:  	4ddf1c63    	BNE    x30, x29, 1000589
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000ac, input2=0x4d8, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x7fffffff (2147483647)

--------------------------------------
010000b0:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000b4:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000b8:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0xffffffff, input2=0x7, res=0x1ffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1ffffff (33554431), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x7 (7)

--------------------------------------
010000bc:  	02000eb7    	LUI    x29, 0x7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x2000000, res=0x2000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 2000000 (33554432), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000c0:  	fffe8e93    	ADDI   x29, x29, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x2000000, input2=0xffffffff, res=0x1ffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 1ffffff (33554431), write_enable = 1 
	Output: data_rs1 = 0x2000000 (33554432), data_rs2 = 0x1f (31)

--------------------------------------
010000c4:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
010000c8:  	4bdf1e63    	BNE    x30, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000c8, input2=0x4bc, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1ffffff (33554431), data_rs2 = 0x1ffffff (33554431)

--------------------------------------
010000cc:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000d0:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010000d4:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0xffffffff, input2=0xe, res=0x3ffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 3ffff (262143), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xe (14)

--------------------------------------
010000d8:  	00040eb7    	LUI    x29, 0x40000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x8, input2=0x40000, res=0x40000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 8, addr_rs2 = 0, addr_rd = 29, data_rd = 40000 (262144), write_enable = 1 
	Output: data_rs1 = 0x8 (8), data_rs2 = 0x0 (0)

--------------------------------------
010000dc:  	fffe8e93    	ADDI   x29, x29, 4294868992
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x40000, input2=0xffffffff, res=0x3ffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 3ffff (262143), write_enable = 1 
	Output: data_rs1 = 0x40000 (262144), data_rs2 = 0x1f (31)

--------------------------------------
010000e0:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010000e4:  	4bdf1063    	BNE    x30, x29, 10005a1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000e4, input2=0x4a0, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x3ffff (262143), data_rs2 = 0x3ffff (262143)

--------------------------------------
010000e8:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000ec:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000f0:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0xffffffff, input2=0x1f, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1f (31)

--------------------------------------
010000f4:  	00100e93    	ADDI   x29, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010000f8:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010000fc:  	49df1463    	BNE    x30, x29, 1000599
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000fc, input2=0x488, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000100:  	212120b7    	LUI    x1, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x12 (18)

--------------------------------------
01000104:  	12108093    	ADDI   x1, x1, 303071232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
01000108:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100010c:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRL(input1=0x21212121, input2=0x0, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x0 (0)

--------------------------------------
01000110:  	21212eb7    	LUI    x29, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 29, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
01000114:  	121e8e93    	ADDI   x29, x29, 303988736
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 1, addr_rd = 29, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212121 (555819297)

--------------------------------------
01000118:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
0100011c:  	47df1463    	BNE    x30, x29, 1000599
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100011c, input2=0x468, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x21212121 (555819297)

--------------------------------------
01000120:  	212120b7    	LUI    x1, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
01000124:  	12108093    	ADDI   x1, x1, 303071232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
01000128:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x21212121 (555819297)

--------------------------------------
0100012c:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRL(input1=0x21212121, input2=0x1, res=0x10909090) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 10909090 (277909648), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x1 (1)

--------------------------------------
01000130:  	10909eb7    	LUI    x29, 0x10909000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x21212121, input2=0x10909000, res=0x10909000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 9, addr_rd = 29, data_rd = 10909000 (277909504), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x9 (9)

--------------------------------------
01000134:  	090e8e93    	ADDI   x29, x29, 151945216
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10909000, input2=0x90, res=0x10909090) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = 10909090 (277909648), write_enable = 1 
	Output: data_rs1 = 0x10909000 (277909504), data_rs2 = 0x10 (16)

--------------------------------------
01000138:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100013c:  	45df1463    	BNE    x30, x29, 1000599
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100013c, input2=0x448, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x10909090 (277909648), data_rs2 = 0x10909090 (277909648)

--------------------------------------
01000140:  	212120b7    	LUI    x1, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x12 (18)

--------------------------------------
01000144:  	12108093    	ADDI   x1, x1, 303071232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
01000148:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100014c:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRL(input1=0x21212121, input2=0x7, res=0x424242) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 424242 (4342338), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x7 (7)

--------------------------------------
01000150:  	00424eb7    	LUI    x29, 0x424000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x4, input2=0x424000, res=0x424000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 4, addr_rd = 29, data_rd = 424000 (4341760), write_enable = 1 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x4 (4)

--------------------------------------
01000154:  	242e8e93    	ADDI   x29, x29, 607027200
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x424000, input2=0x242, res=0x424242) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 2, addr_rd = 29, data_rd = 424242 (4342338), write_enable = 1 
	Output: data_rs1 = 0x424000 (4341760), data_rs2 = 0x7 (7)

--------------------------------------
01000158:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100015c:  	43df1463    	BNE    x30, x29, 1000599
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100015c, input2=0x428, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x424242 (4342338), data_rs2 = 0x424242 (4342338)

--------------------------------------
01000160:  	212120b7    	LUI    x1, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x7, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x7 (7), data_rs2 = 0x12 (18)

--------------------------------------
01000164:  	12108093    	ADDI   x1, x1, 303071232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
01000168:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100016c:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRL(input1=0x21212121, input2=0xe, res=0x8484) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 8484 (33924), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0xe (14)

--------------------------------------
01000170:  	00008eb7    	LUI    x29, 0x8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x21212121, input2=0x8000, res=0x8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 29, data_rd = 8000 (32768), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x0 (0)

--------------------------------------
01000174:  	484e8e93    	ADDI   x29, x29, 1213104128
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x8000, input2=0x484, res=0x8484) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 4, addr_rd = 29, data_rd = 8484 (33924), write_enable = 1 
	Output: data_rs1 = 0x8000 (32768), data_rs2 = 0x4 (4)

--------------------------------------
01000178:  	00f00193    	ADDI   x3, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
0100017c:  	41df1463    	BNE    x30, x29, 1000599
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100017c, input2=0x408, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x8484 (33924), data_rs2 = 0x8484 (33924)

--------------------------------------
01000180:  	212120b7    	LUI    x1, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xe, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0x12 (18)

--------------------------------------
01000184:  	12108093    	ADDI   x1, x1, 303071232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
01000188:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100018c:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRL(input1=0x21212121, input2=0x1f, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x1f (31)

--------------------------------------
01000190:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000194:  	01000193    	ADDI   x3, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000198:  	3fdf1663    	BNE    x30, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000198, input2=0x3ec, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100019c:  	212120b7    	LUI    x1, 0xa00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x12 (18)

--------------------------------------
010001a0:  	12108093    	ADDI   x1, x1, 289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
010001a4:  	fc000113    	ADDI   x2, x0, 4294967232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffc0, res=0xffffffc0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = ffffffc0 (4294967232), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001a8:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRL(input1=0x21212121, input2=0xffffffc0, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0xffffffc0 (4294967232)

--------------------------------------
010001ac:  	21212eb7    	LUI    x29, 0xffffffc0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xffffffc0, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 29, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0xffffffc0 (4294967232), data_rs2 = 0x12 (18)

--------------------------------------
010001b0:  	121e8e93    	ADDI   x29, x29, 289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 1, addr_rd = 29, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212121 (555819297)

--------------------------------------
010001b4:  	01100193    	ADDI   x3, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010001b8:  	3ddf1663    	BNE    x30, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001b8, input2=0x3cc, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x21212121 (555819297)

--------------------------------------
010001bc:  	212120b7    	LUI    x1, 0xa00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xffffffc0, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0xffffffc0 (4294967232), data_rs2 = 0x12 (18)

--------------------------------------
010001c0:  	12108093    	ADDI   x1, x1, 289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
010001c4:  	fc100113    	ADDI   x2, x0, 4294967233
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffc1, res=0xffffffc1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = ffffffc1 (4294967233), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x21212121 (555819297)

--------------------------------------
010001c8:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRL(input1=0x21212121, input2=0xffffffc1, res=0x10909090) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 10909090 (277909648), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0xffffffc1 (4294967233)

--------------------------------------
010001cc:  	10909eb7    	LUI    x29, 0xffffffc1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x21212121, input2=0x10909000, res=0x10909000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 9, addr_rd = 29, data_rd = 10909000 (277909504), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x9 (9)

--------------------------------------
010001d0:  	090e8e93    	ADDI   x29, x29, 144
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10909000, input2=0x90, res=0x10909090) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = 10909090 (277909648), write_enable = 1 
	Output: data_rs1 = 0x10909000 (277909504), data_rs2 = 0x10 (16)

--------------------------------------
010001d4:  	01200193    	ADDI   x3, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
010001d8:  	3bdf1663    	BNE    x30, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d8, input2=0x3ac, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x10909090 (277909648), data_rs2 = 0x10909090 (277909648)

--------------------------------------
010001dc:  	212120b7    	LUI    x1, 0xa00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xffffffc1, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0xffffffc1 (4294967233), data_rs2 = 0x12 (18)

--------------------------------------
010001e0:  	12108093    	ADDI   x1, x1, 289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
010001e4:  	fc700113    	ADDI   x2, x0, 4294967239
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffc7, res=0xffffffc7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = ffffffc7 (4294967239), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010001e8:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRL(input1=0x21212121, input2=0xffffffc7, res=0x424242) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 424242 (4342338), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0xffffffc7 (4294967239)

--------------------------------------
010001ec:  	00424eb7    	LUI    x29, 0xffffffc7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x4, input2=0x424000, res=0x424000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 4, addr_rd = 29, data_rd = 424000 (4341760), write_enable = 1 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x4 (4)

--------------------------------------
010001f0:  	242e8e93    	ADDI   x29, x29, 578
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x424000, input2=0x242, res=0x424242) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 2, addr_rd = 29, data_rd = 424242 (4342338), write_enable = 1 
	Output: data_rs1 = 0x424000 (4341760), data_rs2 = 0xffffffc7 (4294967239)

--------------------------------------
010001f4:  	01300193    	ADDI   x3, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
010001f8:  	39df1663    	BNE    x30, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001f8, input2=0x38c, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x424242 (4342338), data_rs2 = 0x424242 (4342338)

--------------------------------------
010001fc:  	212120b7    	LUI    x1, 0xa00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xffffffc7, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0xffffffc7 (4294967239), data_rs2 = 0x12 (18)

--------------------------------------
01000200:  	12108093    	ADDI   x1, x1, 289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
01000204:  	fce00113    	ADDI   x2, x0, 4294967246
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffce, res=0xffffffce) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = ffffffce (4294967246), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000208:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRL(input1=0x21212121, input2=0xffffffce, res=0x8484) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 8484 (33924), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0xffffffce (4294967246)

--------------------------------------
0100020c:  	00008eb7    	LUI    x29, 0xffffffce
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x21212121, input2=0x8000, res=0x8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 29, data_rd = 8000 (32768), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x0 (0)

--------------------------------------
01000210:  	484e8e93    	ADDI   x29, x29, 1156
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x8000, input2=0x484, res=0x8484) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 4, addr_rd = 29, data_rd = 8484 (33924), write_enable = 1 
	Output: data_rs1 = 0x8000 (32768), data_rs2 = 0x4 (4)

--------------------------------------
01000214:  	01400193    	ADDI   x3, x0, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
01000218:  	37df1663    	BNE    x30, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000218, input2=0x36c, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x8484 (33924), data_rs2 = 0x8484 (33924)

--------------------------------------
0100021c:  	212120b7    	LUI    x1, 0xa00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xffffffce, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0xffffffce (4294967246), data_rs2 = 0x12 (18)

--------------------------------------
01000220:  	12108093    	ADDI   x1, x1, 289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
01000224:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000228:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRL(input1=0x21212121, input2=0xffffffff, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100022c:  	00000e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000230:  	01500193    	ADDI   x3, x0, 21
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
01000234:  	35df1863    	BNE    x30, x29, 1000591
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000234, input2=0x350, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000238:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100023c:  	00700113    	ADDI   x2, x0, 7340032
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000240:  	0020d0b3    	SRL     x1,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x7, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 1, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
01000244:  	01000eb7    	LUI    x29, 0x7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x1000000, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000248:  	01600193    	ADDI   x3, x0, 22
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 3, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
0100024c:  	33d09c63    	BNE    x1, x29, 1000589
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100024c, input2=0x338, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x1000000 (16777216)

--------------------------------------
01000250:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000254:  	00e00113    	ADDI   x2, x0, 14680064
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000258:  	0020d133    	SRL     x2,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0xe, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 2, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
0100025c:  	00020eb7    	LUI    x29, 0xe
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x4, input2=0x20000, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 0, addr_rd = 29, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x0 (0)

--------------------------------------
01000260:  	01700193    	ADDI   x3, x0, 23
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 3, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
01000264:  	33d11063    	BNE    x2, x29, 10005a1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000264, input2=0x320, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x20000 (131072), data_rs2 = 0x20000 (131072)

--------------------------------------
01000268:  	00700093    	ADDI   x1, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 1, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100026c:  	0010d0b3    	SRL     x1,, 1 ,1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRL(input1=0x7, input2=0x7, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x7 (7), data_rs2 = 0x7 (7)

--------------------------------------
01000270:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000274:  	01800193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 3, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
01000278:  	31d09663    	BNE    x1, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000278, input2=0x30c, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100027c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000280:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000284:  	00700113    	ADDI   x2, x0, 7340032
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000288:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x7, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
0100028c:  	000f0313    	ADDI   x6, x30, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000000, input2=0x0, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x0 (0)

--------------------------------------
01000290:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000294:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000298:  	fe5214e3    	BNE    x4, x5, 1000280
Execute Stage Signals
	PCSel=ALU(branch_addr=1000280), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000298, input2=0xffffffe8, res=0x1000280) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000280:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000284:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000288:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x7, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
0100028c:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000000, input2=0x0, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x0 (0)

--------------------------------------
01000290:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000294:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000298:  	fe5214e3    	BNE    x4, x5, 100027d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000298, input2=0xffffffe8, res=0x1000280) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100029c:  	01000eb7    	LUI    x29, 0x1000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x1000000, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010002a0:  	01900193    	ADDI   x3, x0, 26214400
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 3, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
010002a4:  	2fd31063    	BNE    x6, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002a4, input2=0x2e0, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x1000000 (16777216)

--------------------------------------
010002a8:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002ac:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002b0:  	00e00113    	ADDI   x2, x0, 14680064
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010002b4:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0xe, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
010002b8:  	00000013    	ADDI   x0, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002bc:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x20000, input2=0x0, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x20000 (131072), data_rs2 = 0x0 (0)

--------------------------------------
010002c0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010002c4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010002c8:  	fe5212e3    	BNE    x4, x5, 10002ad
Execute Stage Signals
	PCSel=ALU(branch_addr=10002ac), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c8, input2=0xffffffe4, res=0x10002ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002ac:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002b0:  	00e00113    	ADDI   x2, x0, 14680064
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010002b4:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0xe, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
010002b8:  	00000013    	ADDI   x0, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002bc:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x20000, input2=0x0, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x20000 (131072), data_rs2 = 0x0 (0)

--------------------------------------
010002c0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010002c4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010002c8:  	fe5212e3    	BNE    x4, x5, 10002ad
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c8, input2=0xffffffe4, res=0x10002ac) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002cc:  	00020eb7    	LUI    x29, 0x20000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x20000, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 0, addr_rd = 29, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x0 (0)

--------------------------------------
010002d0:  	01a00193    	ADDI   x3, x0, 27262976
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1a, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 26, addr_rd = 3, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1a (26)

--------------------------------------
010002d4:  	2bd31863    	BNE    x6, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002d4, input2=0x2b0, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x20000 (131072), data_rs2 = 0x20000 (131072)

--------------------------------------
010002d8:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002dc:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002e0:  	01f00113    	ADDI   x2, x0, 32505856
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010002e4:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x1f, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010002e8:  	00000013    	ADDI   x0, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002f0:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010002f4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010002f8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010002fc:  	fe5210e3    	BNE    x4, x5, 10002dc
Execute Stage Signals
	PCSel=ALU(branch_addr=10002dc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002fc, input2=0xffffffe0, res=0x10002dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002dc:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002e0:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010002e4:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x1f, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010002e8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002f0:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010002f4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010002f8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010002fc:  	fe5210e3    	BNE    x4, x5, 10002e1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002fc, input2=0xffffffe0, res=0x10002dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000300:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000304:  	01b00193    	ADDI   x3, x0, 27
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1b, res=0x1b) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 27, addr_rd = 3, data_rd = 1b (27), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1b (27)

--------------------------------------
01000308:  	27d31e63    	BNE    x6, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000308, input2=0x27c, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
0100030c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000310:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000314:  	00700113    	ADDI   x2, x0, 7340032
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000318:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x7, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
0100031c:  	00120213    	ADDI   x4, x4, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000320:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000324:  	fe5216e3    	BNE    x4, x5, 1000309
Execute Stage Signals
	PCSel=ALU(branch_addr=1000310), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000324, input2=0xffffffec, res=0x1000310) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000310:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000314:  	00700113    	ADDI   x2, x0, 7340032
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000318:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x7, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
0100031c:  	00120213    	ADDI   x4, x4, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000320:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000324:  	fe5216e3    	BNE    x4, x5, 1000309
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000324, input2=0xffffffec, res=0x1000310) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000328:  	01000eb7    	LUI    x29, 0x1000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x1000000, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
0100032c:  	01c00193    	ADDI   x3, x0, 29360128
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1c, res=0x1c) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 28, addr_rd = 3, data_rd = 1c (28), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1c (28)

--------------------------------------
01000330:  	25df1a63    	BNE    x30, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000330, input2=0x254, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x1000000 (16777216)

--------------------------------------
01000334:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000338:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100033c:  	00e00113    	ADDI   x2, x0, 14680064
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000340:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000344:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0xe, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
01000348:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
0100034c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000350:  	fe5214e3    	BNE    x4, x5, 1000338
Execute Stage Signals
	PCSel=ALU(branch_addr=1000338), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000350, input2=0xffffffe8, res=0x1000338) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000338:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100033c:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000340:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000344:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0xe, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
01000348:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
0100034c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000350:  	fe5214e3    	BNE    x4, x5, 1000335
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000350, input2=0xffffffe8, res=0x1000338) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000354:  	00020eb7    	LUI    x29, 0x20000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x20000, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 0, addr_rd = 29, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x0 (0)

--------------------------------------
01000358:  	01d00193    	ADDI   x3, x0, 30408704
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1d, res=0x1d) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 3, data_rd = 1d (29), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x20000 (131072)

--------------------------------------
0100035c:  	23df1463    	BNE    x30, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100035c, input2=0x228, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x20000 (131072), data_rs2 = 0x20000 (131072)

--------------------------------------
01000360:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000364:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000368:  	01f00113    	ADDI   x2, x0, 32505856
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100036c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000374:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x1f, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000378:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
0100037c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000380:  	fe5212e3    	BNE    x4, x5, 1000365
Execute Stage Signals
	PCSel=ALU(branch_addr=1000364), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000380, input2=0xffffffe4, res=0x1000364) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000364:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000368:  	01f00113    	ADDI   x2, x0, 32505856
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100036c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000374:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x1f, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000378:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
0100037c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000380:  	fe5212e3    	BNE    x4, x5, 1000365
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000380, input2=0xffffffe4, res=0x1000364) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000384:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000388:  	01e00193    	ADDI   x3, x0, 30
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1e, res=0x1e) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 3, data_rd = 1e (30), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
0100038c:  	1fdf1c63    	BNE    x30, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100038c, input2=0x1f8, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000390:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000394:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000398:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100039c:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010003a0:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x7, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
010003a4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010003a8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010003ac:  	fe5214e3    	BNE    x4, x5, 1000394
Execute Stage Signals
	PCSel=ALU(branch_addr=1000394), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003ac, input2=0xffffffe8, res=0x1000394) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000394:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000398:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100039c:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010003a0:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x7, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
010003a4:  	00120213    	ADDI   x4, x4, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010003a8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010003ac:  	fe5214e3    	BNE    x4, x5, 1000391
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003ac, input2=0xffffffe8, res=0x1000394) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010003b0:  	01000eb7    	LUI    x29, 0x1000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x1000000, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010003b4:  	01f00193    	ADDI   x3, x0, 32505856
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 3, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010003b8:  	1ddf1663    	BNE    x30, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003b8, input2=0x1cc, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x1000000 (16777216)

--------------------------------------
010003bc:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003c0:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003c4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003c8:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010003cc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003d0:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0xe, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
010003d4:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010003d8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010003dc:  	fe5212e3    	BNE    x4, x5, 10003c1
Execute Stage Signals
	PCSel=ALU(branch_addr=10003c0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003dc, input2=0xffffffe4, res=0x10003c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003c0:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003c4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003c8:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010003cc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003d0:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0xe, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
010003d4:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010003d8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010003dc:  	fe5212e3    	BNE    x4, x5, 10003c1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003dc, input2=0xffffffe4, res=0x10003c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010003e0:  	00020eb7    	LUI    x29, 0x20000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x20000, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 0, addr_rd = 29, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x0 (0)

--------------------------------------
010003e4:  	02000193    	ADDI   x3, x0, 33554432
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x20, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 3, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003e8:  	19df1e63    	BNE    x30, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003e8, input2=0x19c, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x20000 (131072), data_rs2 = 0x20000 (131072)

--------------------------------------
010003ec:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003f0:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003f4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003fc:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000400:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x1f, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000404:  	00120213    	ADDI   x4, x4, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000408:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100040c:  	fe5212e3    	BNE    x4, x5, 10003f1
Execute Stage Signals
	PCSel=ALU(branch_addr=10003f0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100040c, input2=0xffffffe4, res=0x10003f0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003f0:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003f4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003fc:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000400:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x1f, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000404:  	00120213    	ADDI   x4, x4, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000408:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100040c:  	fe5212e3    	BNE    x4, x5, 10003f1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100040c, input2=0xffffffe4, res=0x10003f0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000410:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000414:  	02100193    	ADDI   x3, x0, 33
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x21, res=0x21) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 21 (33), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000418:  	17df1663    	BNE    x30, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000418, input2=0x16c, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
0100041c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000420:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000424:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000428:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x7, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
0100042c:  	00120213    	ADDI   x4, x4, 2147483648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000430:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000434:  	fe5216e3    	BNE    x4, x5, 1000419
Execute Stage Signals
	PCSel=ALU(branch_addr=1000420), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000434, input2=0xffffffec, res=0x1000420) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000420:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000424:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000428:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x7, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
0100042c:  	00120213    	ADDI   x4, x4, 2147483648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000430:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000434:  	fe5216e3    	BNE    x4, x5, 1000419
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000434, input2=0xffffffec, res=0x1000420) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000438:  	01000eb7    	LUI    x29, 0x1000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x1000000, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
0100043c:  	02200193    	ADDI   x3, x0, 35651584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x22, res=0x22) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 22 (34), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000440:  	15df1263    	BNE    x30, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000440, input2=0x144, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x1000000 (16777216)

--------------------------------------
01000444:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000448:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100044c:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000450:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000454:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0xe, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
01000458:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
0100045c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000460:  	fe5214e3    	BNE    x4, x5, 1000448
Execute Stage Signals
	PCSel=ALU(branch_addr=1000448), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000460, input2=0xffffffe8, res=0x1000448) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000448:  	00e00113    	ADDI   x2, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100044c:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000450:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000454:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0xe, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
01000458:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
0100045c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000460:  	fe5214e3    	BNE    x4, x5, 1000445
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000460, input2=0xffffffe8, res=0x1000448) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000464:  	00020eb7    	LUI    x29, 0x20000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x20000, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 0, addr_rd = 29, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x0 (0)

--------------------------------------
01000468:  	02300193    	ADDI   x3, x0, 36700160
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x23, res=0x23) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 23 (35), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x22 (34)

--------------------------------------
0100046c:  	11df1c63    	BNE    x30, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100046c, input2=0x118, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x20000 (131072), data_rs2 = 0x20000 (131072)

--------------------------------------
01000470:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000474:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000478:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100047c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000484:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x1f, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000488:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
0100048c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000490:  	fe5212e3    	BNE    x4, x5, 1000475
Execute Stage Signals
	PCSel=ALU(branch_addr=1000474), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000490, input2=0xffffffe4, res=0x1000474) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000474:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000478:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100047c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000484:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x1f, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000488:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
0100048c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000490:  	fe5212e3    	BNE    x4, x5, 1000475
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000490, input2=0xffffffe4, res=0x1000474) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000494:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000498:  	02400193    	ADDI   x3, x0, 36
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x24, res=0x24) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 24 (36), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100049c:  	0fdf1463    	BNE    x30, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100049c, input2=0xe8, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010004a0:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004a4:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010004a8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004ac:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004b0:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x7, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
010004b4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010004b8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010004bc:  	fe5214e3    	BNE    x4, x5, 10004a4
Execute Stage Signals
	PCSel=ALU(branch_addr=10004a4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004bc, input2=0xffffffe8, res=0x10004a4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010004a4:  	00700113    	ADDI   x2, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010004a8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004ac:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004b0:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x7, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
010004b4:  	00120213    	ADDI   x4, x4, 2147483648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010004b8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010004bc:  	fe5214e3    	BNE    x4, x5, 10004a1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004bc, input2=0xffffffe8, res=0x10004a4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010004c0:  	01000eb7    	LUI    x29, 0x1000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x1000000, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010004c4:  	02500193    	ADDI   x3, x0, 38797312
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x25, res=0x25) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 25 (37), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010004c8:  	0bdf1e63    	BNE    x30, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004c8, input2=0xbc, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x1000000 (16777216)

--------------------------------------
010004cc:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004d0:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010004d4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004d8:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004dc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004e0:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0xe, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
010004e4:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010004e8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010004ec:  	fe5212e3    	BNE    x4, x5, 10004d1
Execute Stage Signals
	PCSel=ALU(branch_addr=10004d0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004ec, input2=0xffffffe4, res=0x10004d0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010004d0:  	00e00113    	ADDI   x2, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 2, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010004d4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004d8:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004dc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004e0:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0xe, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
010004e4:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010004e8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010004ec:  	fe5212e3    	BNE    x4, x5, 10004d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004ec, input2=0xffffffe4, res=0x10004d0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010004f0:  	00020eb7    	LUI    x29, 0x20000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x20000, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 0, addr_rd = 29, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x0 (0)

--------------------------------------
010004f4:  	02600193    	ADDI   x3, x0, 39845888
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x26, res=0x26) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 26 (38), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
010004f8:  	09df1663    	BNE    x30, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004f8, input2=0x8c, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x20000 (131072), data_rs2 = 0x20000 (131072)

--------------------------------------
010004fc:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000500:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000504:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100050c:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000510:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x1f, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000514:  	00120213    	ADDI   x4, x4, 2147483648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000518:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100051c:  	fe5212e3    	BNE    x4, x5, 1000501
Execute Stage Signals
	PCSel=ALU(branch_addr=1000500), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100051c, input2=0xffffffe4, res=0x1000500) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000500:  	01f00113    	ADDI   x2, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000504:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100050c:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000510:  	0020df33    	SRL     x30,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x1f, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000514:  	00120213    	ADDI   x4, x4, 2147483648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000518:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100051c:  	fe5212e3    	BNE    x4, x5, 1000501
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100051c, input2=0xffffffe4, res=0x1000500) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000520:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000524:  	02700193    	ADDI   x3, x0, 39
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x27, res=0x27) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 27 (39), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000528:  	05df1e63    	BNE    x30, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000528, input2=0x5c, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
0100052c:  	00f00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000530:  	00105133    	SRL     x2,, 0 ,1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x0, input2=0xf, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000534:  	00000e93    	ADDI   x29, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000538:  	02800193    	ADDI   x3, x0, 40
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x28, res=0x28) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 28 (40), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
0100053c:  	05d11463    	BNE    x2, x29, 1000599
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100053c, input2=0x48, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000540:  	02000093    	ADDI   x1, x0, 32
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x20, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000544:  	0000d133    	SRL     x2,, 1 ,0)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRL(input1=0x20, input2=0x0, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x20 (32), data_rs2 = 0x0 (0)

--------------------------------------
01000548:  	02000e93    	ADDI   x29, x0, 32
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x20, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100054c:  	02900193    	ADDI   x3, x0, 41
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x29, res=0x29) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 29 (41), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
01000550:  	03d11a63    	BNE    x2, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000550, input2=0x34, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x20 (32), data_rs2 = 0x20 (32)

--------------------------------------
01000554:  	000050b3    	SRL     x1,, 0 ,0)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SRL(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000558:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100055c:  	02a00193    	ADDI   x3, x0, 42
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2a, res=0x2a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = 2a (42), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
01000560:  	03d09263    	BNE    x1, x29, 1000584
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000560, input2=0x24, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000564:  	40000093    	ADDI   x1, x0, 3072
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x400, res=0x400) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 400 (1024), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000568:  	00001137    	LUI    x2, 0x1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x1000, res=0x1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 1000 (4096), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100056c:  	80010113    	ADDI   x2, x2, 2147549184
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000, input2=0xfffff800, res=0x800) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 2, data_rd = 800 (2048), write_enable = 1 
	Output: data_rs1 = 0x1000 (4096), data_rs2 = 0x0 (0)

--------------------------------------
01000570:  	0020d033    	SRL     x0,, 1 ,2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SRL(input1=0x400, input2=0x800, res=0x400) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 400 (1024), write_enable = 1 
	Output: data_rs1 = 0x400 (1024), data_rs2 = 0x800 (2048)

--------------------------------------
01000574:  	00000e93    	ADDI   x29, x0, 4294965248
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000578:  	02b00193    	ADDI   x3, x0, 43
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2b, res=0x2b) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = 2b (43), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100057c:  	01d01463    	BNE    x0, x29, 1000599
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100057c, input2=0x8, res=0x1000584) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000580:  	00301c63    	BNE    x0, x3, 1000598
Execute Stage Signals
	PCSel=ALU(branch_addr=1000598), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000580, input2=0x18, res=0x1000598) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2b (43)

--------------------------------------
01000598:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100059c:  	001rv32ui-p-srli.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	0000df13    	SRLI     x30,, 1 ,0)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x0, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	80000eb7    	LUI    x29, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	00200193    	ADDI   x3, x0, 2097152
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000010:  	29df1863    	BNE    x30, x29, 10002a0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000010, input2=0x290, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000014:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000018:  	0010df13    	SRLI     x30,, 1 ,1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x1, res=0x40000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 30, data_rd = 40000000 (1073741824), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
0100001c:  	40000eb7    	LUI    x29, 0x400
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x40000000, res=0x40000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 40000000 (1073741824), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000020:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000024:  	27df1e63    	BNE    x30, x29, 10002a1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000024, input2=0x27c, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x40000000 (1073741824), data_rs2 = 0x40000000 (1073741824)

--------------------------------------
01000028:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100002c:  	0070df13    	SRLI     x30,, 1 ,7)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x7, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
01000030:  	01000eb7    	LUI    x29, 0x1000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x1000000, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000034:  	00400193    	ADDI   x3, x0, 4194304
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000038:  	27df1463    	BNE    x30, x29, 10002a0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000038, input2=0x268, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x1000000 (16777216)

--------------------------------------
0100003c:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000040:  	00e0df13    	SRLI     x30,, 1 ,14)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0xe, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
01000044:  	00020eb7    	LUI    x29, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x4, input2=0x20000, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 0, addr_rd = 29, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x0 (0)

--------------------------------------
01000048:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
0100004c:  	25df1a63    	BNE    x30, x29, 10002a9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100004c, input2=0x254, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x20000 (131072), data_rs2 = 0x20000 (131072)

--------------------------------------
01000050:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000054:  	00108093    	ADDI   x1, x1, 1081344
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x1, res=0x80000001) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 80000001 (2147483649), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000058:  	01f0df13    	SRLI     x30,, 1 ,31)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0x80000001, input2=0x1f, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000001 (2147483649), data_rs2 = 0x1f (31)

--------------------------------------
0100005c:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000001 (2147483649)

--------------------------------------
01000060:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000064:  	23df1e63    	BNE    x30, x29, 10002a1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000064, input2=0x23c, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000068:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100006c:  	0000df13    	SRLI     x30,, 1 ,0)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0xffffffff, input2=0x0, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x0 (0)

--------------------------------------
01000070:  	fff00e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000074:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000078:  	23df1463    	BNE    x30, x29, 10002a0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000078, input2=0x228, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100007c:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000080:  	0010df13    	SRLI     x30,, 1 ,1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SRL(input1=0xffffffff, input2=0x1, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 30, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000084:  	80000eb7    	LUI    x29, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000088:  	fffe8e93    	ADDI   x29, x29, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
0100008c:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
01000090:  	21df1863    	BNE    x30, x29, 10002a0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000090, input2=0x210, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x7fffffff (2147483647)

--------------------------------------
01000094:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000098:  	0070df13    	SRLI     x30,, 1 ,7)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0xffffffff, input2=0x7, res=0x1ffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = 1ffffff (33554431), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x7 (7)

--------------------------------------
0100009c:  	02000eb7    	LUI    x29, 0x20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x2000000, res=0x2000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 2000000 (33554432), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000a0:  	fffe8e93    	ADDI   x29, x29, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x2000000, input2=0xffffffff, res=0x1ffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 1ffffff (33554431), write_enable = 1 
	Output: data_rs1 = 0x2000000 (33554432), data_rs2 = 0x1f (31)

--------------------------------------
010000a4:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
010000a8:  	1fdf1c63    	BNE    x30, x29, 10002a0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000a8, input2=0x1f8, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1ffffff (33554431), data_rs2 = 0x1ffffff (33554431)

--------------------------------------
010000ac:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000b0:  	00e0df13    	SRLI     x30,, 1 ,14)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0xffffffff, input2=0xe, res=0x3ffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = 3ffff (262143), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xe (14)

--------------------------------------
010000b4:  	00040eb7    	LUI    x29, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x8, input2=0x40000, res=0x40000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 8, addr_rs2 = 0, addr_rd = 29, data_rd = 40000 (262144), write_enable = 1 
	Output: data_rs1 = 0x8 (8), data_rs2 = 0x0 (0)

--------------------------------------
010000b8:  	fffe8e93    	ADDI   x29, x29, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x40000, input2=0xffffffff, res=0x3ffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 3ffff (262143), write_enable = 1 
	Output: data_rs1 = 0x40000 (262144), data_rs2 = 0x1f (31)

--------------------------------------
010000bc:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010000c0:  	1fdf1063    	BNE    x30, x29, 10002a0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000c0, input2=0x1e0, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x3ffff (262143), data_rs2 = 0x3ffff (262143)

--------------------------------------
010000c4:  	fff00093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000c8:  	01f0df13    	SRLI     x30,, 1 ,31)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0xffffffff, input2=0x1f, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1f (31)

--------------------------------------
010000cc:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
010000d0:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010000d4:  	1ddf1663    	BNE    x30, x29, 10002b1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000d4, input2=0x1cc, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010000d8:  	212120b7    	LUI    x1, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x12 (18)

--------------------------------------
010000dc:  	12108093    	ADDI   x1, x1, 303071232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
010000e0:  	0000df13    	SRLI     x30,, 1 ,0)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SRL(input1=0x21212121, input2=0x0, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x0 (0)

--------------------------------------
010000e4:  	21212eb7    	LUI    x29, 0x212
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 29, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x12 (18)

--------------------------------------
010000e8:  	121e8e93    	ADDI   x29, x29, 289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 1, addr_rd = 29, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212121 (555819297)

--------------------------------------
010000ec:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
010000f0:  	1bdf1863    	BNE    x30, x29, 10002a0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000f0, input2=0x1b0, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x21212121 (555819297)

--------------------------------------
010000f4:  	212120b7    	LUI    x1, 0xa00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x12 (18)

--------------------------------------
010000f8:  	12108093    	ADDI   x1, x1, 289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
010000fc:  	0010df13    	SRLI     x30,, 1 ,1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SRL(input1=0x21212121, input2=0x1, res=0x10909090) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 30, data_rd = 10909090 (277909648), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x21212121 (555819297)

--------------------------------------
01000100:  	10909eb7    	LUI    x29, 0x10909000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x21212121, input2=0x10909000, res=0x10909000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 9, addr_rd = 29, data_rd = 10909000 (277909504), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x9 (9)

--------------------------------------
01000104:  	090e8e93    	ADDI   x29, x29, 151945216
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10909000, input2=0x90, res=0x10909090) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = 10909090 (277909648), write_enable = 1 
	Output: data_rs1 = 0x10909000 (277909504), data_rs2 = 0x10 (16)

--------------------------------------
01000108:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100010c:  	19df1a63    	BNE    x30, x29, 10002a9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100010c, input2=0x194, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x10909090 (277909648), data_rs2 = 0x10909090 (277909648)

--------------------------------------
01000110:  	212120b7    	LUI    x1, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x12 (18)

--------------------------------------
01000114:  	12108093    	ADDI   x1, x1, 303071232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
01000118:  	0070df13    	SRLI     x30,, 1 ,7)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SRL(input1=0x21212121, input2=0x7, res=0x424242) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = 424242 (4342338), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x7 (7)

--------------------------------------
0100011c:  	00424eb7    	LUI    x29, 0x4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x4, input2=0x424000, res=0x424000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 4, addr_rd = 29, data_rd = 424000 (4341760), write_enable = 1 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x4 (4)

--------------------------------------
01000120:  	242e8e93    	ADDI   x29, x29, 578
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x424000, input2=0x242, res=0x424242) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 2, addr_rd = 29, data_rd = 424242 (4342338), write_enable = 1 
	Output: data_rs1 = 0x424000 (4341760), data_rs2 = 0x2 (2)

--------------------------------------
01000124:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000128:  	17df1c63    	BNE    x30, x29, 10002a0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000128, input2=0x178, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x424242 (4342338), data_rs2 = 0x424242 (4342338)

--------------------------------------
0100012c:  	212120b7    	LUI    x1, 0xa00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x12 (18)

--------------------------------------
01000130:  	12108093    	ADDI   x1, x1, 289
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
01000134:  	00e0df13    	SRLI     x30,, 1 ,14)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SRL(input1=0x21212121, input2=0xe, res=0x8484) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = 8484 (33924), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0xe (14)

--------------------------------------
01000138:  	00008eb7    	LUI    x29, 0x8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x21212121, input2=0x8000, res=0x8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 29, data_rd = 8000 (32768), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x0 (0)

--------------------------------------
0100013c:  	484e8e93    	ADDI   x29, x29, 1213104128
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x8000, input2=0x484, res=0x8484) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 4, addr_rd = 29, data_rd = 8484 (33924), write_enable = 1 
	Output: data_rs1 = 0x8000 (32768), data_rs2 = 0x4 (4)

--------------------------------------
01000140:  	00f00193    	ADDI   x3, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000144:  	15df1e63    	BNE    x30, x29, 10002a1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000144, input2=0x15c, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x8484 (33924), data_rs2 = 0x8484 (33924)

--------------------------------------
01000148:  	212120b7    	LUI    x1, 0x21212000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x21212000, res=0x21212000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 18, addr_rd = 1, data_rd = 21212000 (555819008), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x12 (18)

--------------------------------------
0100014c:  	12108093    	ADDI   x1, x1, 303071232
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x21212000, input2=0x121, res=0x21212121) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 21212121 (555819297), write_enable = 1 
	Output: data_rs1 = 0x21212000 (555819008), data_rs2 = 0x21212000 (555819008)

--------------------------------------
01000150:  	01f0df13    	SRLI     x30,, 1 ,31)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SRL(input1=0x21212121, input2=0x1f, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x21212121 (555819297), data_rs2 = 0x1f (31)

--------------------------------------
01000154:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000158:  	01000193    	ADDI   x3, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
0100015c:  	15df1263    	BNE    x30, x29, 10002b9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100015c, input2=0x144, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000160:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000164:  	0070d093    	SRLI     x1,, 1 ,7)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x7, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 1, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
01000168:  	01000eb7    	LUI    x29, 0x1000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x1000000, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
0100016c:  	01100193    	ADDI   x3, x0, 17825792
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000170:  	13d09863    	BNE    x1, x29, 10002a0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000170, input2=0x130, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x1000000 (16777216)

--------------------------------------
01000174:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000178:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100017c:  	0070df13    	SRLI     x30,, 1 ,7)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x7, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
01000180:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000000, input2=0x0, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x0 (0)

--------------------------------------
01000184:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000188:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100018c:  	fe5216e3    	BNE    x4, x5, 1000171
Execute Stage Signals
	PCSel=ALU(branch_addr=1000178), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100018c, input2=0xffffffec, res=0x1000178) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000178:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100017c:  	0070df13    	SRLI     x30,, 1 ,7)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x7, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
01000180:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000000, input2=0x0, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x0 (0)

--------------------------------------
01000184:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000188:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100018c:  	fe5216e3    	BNE    x4, x5, 1000171
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100018c, input2=0xffffffec, res=0x1000178) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000190:  	01000eb7    	LUI    x29, 0x1000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x1000000, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000194:  	01200193    	ADDI   x3, x0, 18874368
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
01000198:  	11d31463    	BNE    x6, x29, 10002a0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000198, input2=0x108, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x1000000 (16777216)

--------------------------------------
0100019c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001a0:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001a4:  	00e0df13    	SRLI     x30,, 1 ,14)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0xe, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
010001a8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001ac:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x20000, input2=0x0, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x20000 (131072), data_rs2 = 0x0 (0)

--------------------------------------
010001b0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010001b4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001b8:  	fe5214e3    	BNE    x4, x5, 10001a0
Execute Stage Signals
	PCSel=ALU(branch_addr=10001a0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001b8, input2=0xffffffe8, res=0x10001a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001a0:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001a4:  	00e0df13    	SRLI     x30,, 1 ,14)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0xe, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
010001a8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001ac:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x20000, input2=0x0, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x20000 (131072), data_rs2 = 0x0 (0)

--------------------------------------
010001b0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010001b4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001b8:  	fe5214e3    	BNE    x4, x5, 100019d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001b8, input2=0xffffffe8, res=0x10001a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001bc:  	00020eb7    	LUI    x29, 0x20000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x20000, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 0, addr_rd = 29, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x0 (0)

--------------------------------------
010001c0:  	01300193    	ADDI   x3, x0, 19922944
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
010001c4:  	0dd31e63    	BNE    x6, x29, 10002a0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c4, input2=0xdc, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x20000 (131072), data_rs2 = 0x20000 (131072)

--------------------------------------
010001c8:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001cc:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d0:  	00108093    	ADDI   x1, x1, 1081344
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x1, res=0x80000001) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 80000001 (2147483649), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010001d4:  	01f0df13    	SRLI     x30,, 1 ,31)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0x80000001, input2=0x1f, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000001 (2147483649), data_rs2 = 0x1f (31)

--------------------------------------
010001d8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e0:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010001e4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000001 (2147483649)

--------------------------------------
010001e8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001ec:  	fe5210e3    	BNE    x4, x5, 10001cc
Execute Stage Signals
	PCSel=ALU(branch_addr=10001cc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001ec, input2=0xffffffe0, res=0x10001cc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001cc:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d0:  	00108093    	ADDI   x1, x1, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x1, res=0x80000001) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 80000001 (2147483649), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
010001d4:  	01f0df13    	SRLI     x30,, 1 ,31)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0x80000001, input2=0x1f, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000001 (2147483649), data_rs2 = 0x1f (31)

--------------------------------------
010001d8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e0:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x0, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x0 (0)

--------------------------------------
010001e4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000001 (2147483649)

--------------------------------------
010001e8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001ec:  	fe5210e3    	BNE    x4, x5, 10001d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001ec, input2=0xffffffe0, res=0x10001cc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001f0:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000001 (2147483649)

--------------------------------------
010001f4:  	01400193    	ADDI   x3, x0, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
010001f8:  	0bd31463    	BNE    x6, x29, 10002a0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001f8, input2=0xa8, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
010001fc:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000200:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000204:  	0070df13    	SRLI     x30,, 1 ,7)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x7, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
01000208:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
0100020c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000210:  	fe5218e3    	BNE    x4, x5, 1000200
Execute Stage Signals
	PCSel=ALU(branch_addr=1000200), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000210, input2=0xfffffff0, res=0x1000200) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 17, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000200:  	800000b7    	LUI    x1, 0xfffff800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000204:  	0070df13    	SRLI     x30,, 1 ,7)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0x7, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 7, addr_rd = 30, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7 (7)

--------------------------------------
01000208:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
0100020c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000210:  	fe5218e3    	BNE    x4, x5, 10001f5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000210, input2=0xfffffff0, res=0x1000200) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 17, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000214:  	01000eb7    	LUI    x29, 0x1000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x1000000, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000218:  	01500193    	ADDI   x3, x0, 22020096
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
0100021c:  	09df1263    	BNE    x30, x29, 10002a0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100021c, input2=0x84, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x1000000 (16777216)

--------------------------------------
01000220:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000224:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000228:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	00e0df13    	SRLI     x30,, 1 ,14)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0xe, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
01000230:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000234:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000238:  	fe5216e3    	BNE    x4, x5, 100021d
Execute Stage Signals
	PCSel=ALU(branch_addr=1000224), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000238, input2=0xffffffec, res=0x1000224) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000224:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000228:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	00e0df13    	SRLI     x30,, 1 ,14)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0x80000000, input2=0xe, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 14, addr_rd = 30, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xe (14)

--------------------------------------
01000230:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000234:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000238:  	fe5216e3    	BNE    x4, x5, 100021d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000238, input2=0xffffffec, res=0x1000224) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100023c:  	00020eb7    	LUI    x29, 0x20000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x20000, res=0x20000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 0, addr_rd = 29, data_rd = 20000 (131072), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x0 (0)

--------------------------------------
01000240:  	01600193    	ADDI   x3, x0, 23068672
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 3, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
01000244:  	05df1e63    	BNE    x30, x29, 10002a0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000244, input2=0x5c, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x20000 (131072), data_rs2 = 0x20000 (131072)

--------------------------------------
01000248:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100024c:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000250:  	00108093    	ADDI   x1, x1, 1081344
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x1, res=0x80000001) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 80000001 (2147483649), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000254:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100025c:  	01f0df13    	SRLI     x30,, 1 ,31)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0x80000001, input2=0x1f, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000001 (2147483649), data_rs2 = 0x1f (31)

--------------------------------------
01000260:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000001 (2147483649)

--------------------------------------
01000264:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000268:  	fe5212e3    	BNE    x4, x5, 100024d
Execute Stage Signals
	PCSel=ALU(branch_addr=100024c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000268, input2=0xffffffe4, res=0x100024c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100024c:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000250:  	00108093    	ADDI   x1, x1, 1081344
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0x1, res=0x80000001) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 80000001 (2147483649), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000254:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100025c:  	01f0df13    	SRLI     x30,, 1 ,31)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0x80000001, input2=0x1f, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x80000001 (2147483649), data_rs2 = 0x1f (31)

--------------------------------------
01000260:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x80000001 (2147483649)

--------------------------------------
01000264:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000268:  	fe5212e3    	BNE    x4, x5, 100024d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000268, input2=0xffffffe4, res=0x100024c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100026c:  	00100e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x80000001 (2147483649)

--------------------------------------
01000270:  	01700193    	ADDI   x3, x0, 23
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 3, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
01000274:  	03df1663    	BNE    x30, x29, 10002a0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000274, input2=0x2c, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000278:  	00405093    	SRLI     x1,, 0 ,4)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=SRL(input1=0x0, input2=0x4, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100027c:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000280:  	01800193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 3, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
01000284:  	01d09e63    	BNE    x1, x29, 10002a0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000284, input2=0x1c, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000288:  	02100093    	ADDI   x1, x0, 2080
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x21, res=0x21) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 21 (33), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100028c:  	00a0d013    	SRLI     x0,, 1 ,10)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=SRL(input1=0x21, input2=0xa, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 10, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x21 (33), data_rs2 = 0xa (10)

--------------------------------------
01000290:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000294:  	01900193    	ADDI   x3, x0, 25
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 3, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
01000298:  	01d01463    	BNE    x0, x29, 10002b5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000298, input2=0x8, res=0x10002a0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100029c:  	00301c63    	BNE    x0, x3, 10002b4
Execute Stage Signals
	PCSel=ALU(branch_addr=10002b4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100029c, input2=0x18, res=0x10002b4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
010002b4:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010002b8:  	00100193    	ADDI   x3, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x21 (33)

--------------------------------------
010002bc:  	00000073    	ECALL  
rv32ui-p-sub.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100000c:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000010:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000014:  	4bdf1663    	BNE    x30, x29, 10004d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000014, input2=0x4ac, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000018:  	00100093    	ADDI   x1, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 1, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100001c:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1 (1)

--------------------------------------
01000020:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0x1, input2=0x1, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000024:  	00000e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000028:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100002c:  	49df1a63    	BNE    x30, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100002c, input2=0x494, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000030:  	00300093    	ADDI   x1, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 1, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
01000034:  	00700113    	ADDI   x2, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 2, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
01000038:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SUB(input1=0x3, input2=0x7, res=0xfffffffc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fffffffc (4294967292), write_enable = 1 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x7 (7)

--------------------------------------
0100003c:  	ffc00e93    	ADDI   x29, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffffffc, res=0xfffffffc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 28, addr_rd = 29, data_rd = fffffffc (4294967292), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1c (28)

--------------------------------------
01000040:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000044:  	47df1e63    	BNE    x30, x29, 10004c1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000044, input2=0x47c, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffffffc (4294967292), data_rs2 = 0xfffffffc (4294967292)

--------------------------------------
01000048:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100004c:  	ffff8137    	LUI    x2, 0xffffffff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xffff8000, res=0xffff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 2, data_rd = ffff8000 (4294934528), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
01000050:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0x0, input2=0xffff8000, res=0x8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 8000 (32768), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffff8000 (4294934528)

--------------------------------------
01000054:  	00008eb7    	LUI    x29, 0xffff8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x8000, res=0x8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 29, data_rd = 8000 (32768), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000058:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
0100005c:  	47df1263    	BNE    x30, x29, 10004d9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100005c, input2=0x464, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x8000 (32768), data_rs2 = 0x8000 (32768)

--------------------------------------
01000060:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000064:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000068:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SUB(input1=0x80000000, input2=0x0, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
0100006c:  	80000eb7    	LUI    x29, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000070:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000074:  	45df1663    	BNE    x30, x29, 10004d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000074, input2=0x44c, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000078:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100007c:  	ffff8137    	LUI    x2, 0xffff8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xffff8000, res=0xffff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 2, data_rd = ffff8000 (4294934528), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
01000080:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SUB(input1=0x80000000, input2=0xffff8000, res=0x80008000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80008000 (2147516416), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0xffff8000 (4294934528)

--------------------------------------
01000084:  	80008eb7    	LUI    x29, 0xffff8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x80000000, input2=0x80008000, res=0x80008000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 29, data_rd = 80008000 (2147516416), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
01000088:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
0100008c:  	43df1a63    	BNE    x30, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100008c, input2=0x434, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80008000 (2147516416), data_rs2 = 0x80008000 (2147516416)

--------------------------------------
01000090:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000094:  	00008137    	LUI    x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x8000, res=0x8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = 8000 (32768), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000098:  	fff10113    	ADDI   x2, x2, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x8000, input2=0xffffffff, res=0x7fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = 7fff (32767), write_enable = 1 
	Output: data_rs1 = 0x8000 (32768), data_rs2 = 0x1f (31)

--------------------------------------
0100009c:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SUB(input1=0x0, input2=0x7fff, res=0xffff8001) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ffff8001 (4294934529), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7fff (32767)

--------------------------------------
010000a0:  	ffff8eb7    	LUI    x29, 0xffff8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xffff8000, res=0xffff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 29, data_rd = ffff8000 (4294934528), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
010000a4:  	001e8e93    	ADDI   x29, x29, 1998848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xffff8000, input2=0x1, res=0xffff8001) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 1, addr_rd = 29, data_rd = ffff8001 (4294934529), write_enable = 1 
	Output: data_rs1 = 0xffff8000 (4294934528), data_rs2 = 0x0 (0)

--------------------------------------
010000a8:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000ac:  	41df1a63    	BNE    x30, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000ac, input2=0x414, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xffff8001 (4294934529), data_rs2 = 0xffff8001 (4294934529)

--------------------------------------
010000b0:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000b4:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000b8:  	00000113    	ADDI   x2, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000bc:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0x7fffffff, input2=0x0, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x0 (0)

--------------------------------------
010000c0:  	80000eb7    	LUI    x29, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000c4:  	fffe8e93    	ADDI   x29, x29, 4294868992
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000c8:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
010000cc:  	3fdf1a63    	BNE    x30, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000cc, input2=0x3f4, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x7fffffff (2147483647)

--------------------------------------
010000d0:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000d4:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
010000d8:  	00008137    	LUI    x2, 0x8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x7fffffff, input2=0x8000, res=0x8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = 8000 (32768), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x0 (0)

--------------------------------------
010000dc:  	fff10113    	ADDI   x2, x2, 4293984256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x8000, input2=0xffffffff, res=0x7fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = 7fff (32767), write_enable = 1 
	Output: data_rs1 = 0x8000 (32768), data_rs2 = 0x1f (31)

--------------------------------------
010000e0:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0x7fffffff, input2=0x7fff, res=0x7fff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 7fff8000 (2147450880), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x7fff (32767)

--------------------------------------
010000e4:  	7fff8eb7    	LUI    x29, 0xffffffff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0x7fff8000, res=0x7fff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 29, data_rd = 7fff8000 (2147450880), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
010000e8:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010000ec:  	3ddf1a63    	BNE    x30, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000ec, input2=0x3d4, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x7fff8000 (2147450880), data_rs2 = 0x7fff8000 (2147450880)

--------------------------------------
010000f0:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000f4:  	00008137    	LUI    x2, 0x8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x80000000, input2=0x8000, res=0x8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = 8000 (32768), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x0 (0)

--------------------------------------
010000f8:  	fff10113    	ADDI   x2, x2, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x8000, input2=0xffffffff, res=0x7fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 31, addr_rd = 2, data_rd = 7fff (32767), write_enable = 1 
	Output: data_rs1 = 0x8000 (32768), data_rs2 = 0x1f (31)

--------------------------------------
010000fc:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SUB(input1=0x80000000, input2=0x7fff, res=0x7fff8001) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 7fff8001 (2147450881), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x7fff (32767)

--------------------------------------
01000100:  	7fff8eb7    	LUI    x29, 0x7fff8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0x7fff8000, res=0x7fff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 29, data_rd = 7fff8000 (2147450880), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
01000104:  	001e8e93    	ADDI   x29, x29, 1998848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x7fff8000, input2=0x1, res=0x7fff8001) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 1, addr_rd = 29, data_rd = 7fff8001 (2147450881), write_enable = 1 
	Output: data_rs1 = 0x7fff8000 (2147450880), data_rs2 = 0x80000000 (2147483648)

--------------------------------------
01000108:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100010c:  	3bdf1a63    	BNE    x30, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100010c, input2=0x3b4, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x7fff8001 (2147450881), data_rs2 = 0x7fff8001 (2147450881)

--------------------------------------
01000110:  	800000b7    	LUI    x1, 0x80000000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x80000000, res=0x80000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 80000000 (2147483648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000114:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80000000, input2=0xffffffff, res=0x7fffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = 7fffffff (2147483647), write_enable = 1 
	Output: data_rs1 = 0x80000000 (2147483648), data_rs2 = 0x1f (31)

--------------------------------------
01000118:  	ffff8137    	LUI    x2, 0xffff8000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xffff8000, res=0xffff8000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 31, addr_rd = 2, data_rd = ffff8000 (4294934528), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x1f (31)

--------------------------------------
0100011c:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0x7fffffff, input2=0xffff8000, res=0x80007fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 80007fff (2147516415), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0xffff8000 (4294934528)

--------------------------------------
01000120:  	80008eb7    	LUI    x29, 0x80008000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x7fffffff, input2=0x80008000, res=0x80008000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 29, data_rd = 80008000 (2147516416), write_enable = 1 
	Output: data_rs1 = 0x7fffffff (2147483647), data_rs2 = 0x0 (0)

--------------------------------------
01000124:  	fffe8e93    	ADDI   x29, x29, 4294868992
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x80008000, input2=0xffffffff, res=0x80007fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = 80007fff (2147516415), write_enable = 1 
	Output: data_rs1 = 0x80008000 (2147516416), data_rs2 = 0x1f (31)

--------------------------------------
01000128:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
0100012c:  	39df1a63    	BNE    x30, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100012c, input2=0x394, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x80007fff (2147516415), data_rs2 = 0x80007fff (2147516415)

--------------------------------------
01000130:  	00000093    	ADDI   x1, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000134:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000138:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0x0, input2=0xffffffff, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100013c:  	00100e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 29, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000140:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000144:  	37df1e63    	BNE    x30, x29, 10004c1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000144, input2=0x37c, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x1 (1)

--------------------------------------
01000148:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100014c:  	00100113    	ADDI   x2, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
01000150:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SUB(input1=0xffffffff, input2=0x1, res=0xfffffffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = fffffffe (4294967294), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0x1 (1)

--------------------------------------
01000154:  	ffe00e93    	ADDI   x29, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffffffe, res=0xfffffffe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 29, data_rd = fffffffe (4294967294), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
01000158:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100015c:  	37df1263    	BNE    x30, x29, 10004d9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100015c, input2=0x364, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xfffffffe (4294967294), data_rs2 = 0xfffffffe (4294967294)

--------------------------------------
01000160:  	fff00093    	ADDI   x1, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000164:  	fff00113    	ADDI   x2, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xffffffff, res=0xffffffff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 2, data_rd = ffffffff (4294967295), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000168:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xffffffff, input2=0xffffffff, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xffffffff (4294967295), data_rs2 = 0xffffffff (4294967295)

--------------------------------------
0100016c:  	00000e93    	ADDI   x29, x0, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000170:  	00f00193    	ADDI   x3, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000174:  	35df1663    	BNE    x30, x29, 10004d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000174, input2=0x34c, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000178:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100017c:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000180:  	402080b3    	SUB    x1, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xd, input2=0xb, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 1, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
01000184:  	00200e93    	ADDI   x29, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 29, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000188:  	01000193    	ADDI   x3, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
0100018c:  	33d09a63    	BNE    x1, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100018c, input2=0x334, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000190:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000194:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000198:  	40208133    	SUB    x2, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xe, input2=0xb, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 2, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
0100019c:  	00300e93    	ADDI   x29, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 29, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010001a0:  	01100193    	ADDI   x3, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010001a4:  	31d11e63    	BNE    x2, x29, 10004c1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a4, input2=0x31c, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x3 (3)

--------------------------------------
010001a8:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001ac:  	401080b3    	SUB    x1, x1, x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xd, input2=0xd, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xd (13)

--------------------------------------
010001b0:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b4:  	01200193    	ADDI   x3, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
010001b8:  	31d09463    	BNE    x1, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001b8, input2=0x308, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001bc:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001c0:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001c4:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001c8:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xd, input2=0xb, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
010001cc:  	000f0313    	ADDI   x6, x30, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x2, input2=0x0, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x0 (0)

--------------------------------------
010001d0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001d4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001d8:  	fe5214e3    	BNE    x4, x5, 10001c0
Execute Stage Signals
	PCSel=ALU(branch_addr=10001c0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d8, input2=0xffffffe8, res=0x10001c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001c0:  	00d00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001c4:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001c8:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xd, input2=0xb, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
010001cc:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x2, input2=0x0, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x0 (0)

--------------------------------------
010001d0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xd (13)

--------------------------------------
010001d4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001d8:  	fe5214e3    	BNE    x4, x5, 10001bd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d8, input2=0xffffffe8, res=0x10001c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001dc:  	00200e93    	ADDI   x29, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 29, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001e0:  	01300193    	ADDI   x3, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
010001e4:  	2dd31e63    	BNE    x6, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e4, input2=0x2dc, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001e8:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001ec:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010001f0:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001f4:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xe, input2=0xb, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
010001f8:  	00000013    	ADDI   x0, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001fc:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x3, input2=0x0, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x0 (0)

--------------------------------------
01000200:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000204:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000208:  	fe5212e3    	BNE    x4, x5, 10001ed
Execute Stage Signals
	PCSel=ALU(branch_addr=10001ec), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000208, input2=0xffffffe4, res=0x10001ec) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001ec:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010001f0:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001f4:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xe, input2=0xb, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
010001f8:  	00000013    	ADDI   x0, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001fc:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x3, input2=0x0, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x0 (0)

--------------------------------------
01000200:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000204:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000208:  	fe5212e3    	BNE    x4, x5, 10001ed
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000208, input2=0xffffffe4, res=0x10001ec) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100020c:  	00300e93    	ADDI   x29, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 29, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
01000210:  	01400193    	ADDI   x3, x0, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
01000214:  	2bd31663    	BNE    x6, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000214, input2=0x2ac, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x3 (3)

--------------------------------------
01000218:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100021c:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000220:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000224:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xf, input2=0xb, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xb (11)

--------------------------------------
01000228:  	00000013    	ADDI   x0, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000230:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x4, input2=0x0, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x0 (0)

--------------------------------------
01000234:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000238:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100023c:  	fe5210e3    	BNE    x4, x5, 100021c
Execute Stage Signals
	PCSel=ALU(branch_addr=100021c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100023c, input2=0xffffffe0, res=0x100021c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100021c:  	00f00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000220:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000224:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xf, input2=0xb, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xb (11)

--------------------------------------
01000228:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000230:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x4, input2=0x0, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x0 (0)

--------------------------------------
01000234:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf (15)

--------------------------------------
01000238:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100023c:  	fe5210e3    	BNE    x4, x5, 1000221
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100023c, input2=0xffffffe0, res=0x100021c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000240:  	00400e93    	ADDI   x29, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 29, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000244:  	01500193    	ADDI   x3, x0, 21
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
01000248:  	27d31c63    	BNE    x6, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000248, input2=0x278, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x4 (4)

--------------------------------------
0100024c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000250:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000254:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000258:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xd, input2=0xb, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
0100025c:  	00120213    	ADDI   x4, x4, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000260:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000264:  	fe5216e3    	BNE    x4, x5, 1000249
Execute Stage Signals
	PCSel=ALU(branch_addr=1000250), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000264, input2=0xffffffec, res=0x1000250) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000250:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000254:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000258:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xd, input2=0xb, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
0100025c:  	00120213    	ADDI   x4, x4, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xd (13)

--------------------------------------
01000260:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000264:  	fe5216e3    	BNE    x4, x5, 1000249
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000264, input2=0xffffffec, res=0x1000250) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000268:  	00200e93    	ADDI   x29, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 29, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100026c:  	01600193    	ADDI   x3, x0, 22
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 3, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
01000270:  	25df1863    	BNE    x30, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000270, input2=0x250, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000274:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000278:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100027c:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000280:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000284:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xe, input2=0xb, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
01000288:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100028c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000290:  	fe5214e3    	BNE    x4, x5, 1000278
Execute Stage Signals
	PCSel=ALU(branch_addr=1000278), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000290, input2=0xffffffe8, res=0x1000278) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000278:  	00e00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100027c:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000280:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000284:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xe, input2=0xb, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
01000288:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
0100028c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000290:  	fe5214e3    	BNE    x4, x5, 1000275
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000290, input2=0xffffffe8, res=0x1000278) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000294:  	00300e93    	ADDI   x29, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 29, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
01000298:  	01700193    	ADDI   x3, x0, 23
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 3, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
0100029c:  	23df1263    	BNE    x30, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100029c, input2=0x224, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x3 (3)

--------------------------------------
010002a0:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a4:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010002a8:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010002ac:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002b4:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xf, input2=0xb, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xb (11)

--------------------------------------
010002b8:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010002bc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010002c0:  	fe5212e3    	BNE    x4, x5, 10002a5
Execute Stage Signals
	PCSel=ALU(branch_addr=10002a4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c0, input2=0xffffffe4, res=0x10002a4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002a4:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010002a8:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010002ac:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002b4:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xf, input2=0xb, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xb (11)

--------------------------------------
010002b8:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf (15)

--------------------------------------
010002bc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010002c0:  	fe5212e3    	BNE    x4, x5, 10002a5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c0, input2=0xffffffe4, res=0x10002a4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002c4:  	00400e93    	ADDI   x29, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 29, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010002c8:  	01800193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 3, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
010002cc:  	1fdf1a63    	BNE    x30, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002cc, input2=0x1f4, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x4 (4)

--------------------------------------
010002d0:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d4:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002d8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002dc:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010002e0:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xd, input2=0xb, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
010002e4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002e8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010002ec:  	fe5214e3    	BNE    x4, x5, 10002d4
Execute Stage Signals
	PCSel=ALU(branch_addr=10002d4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002ec, input2=0xffffffe8, res=0x10002d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002d4:  	00d00093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010002d8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002dc:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010002e0:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xd, input2=0xb, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
010002e4:  	00120213    	ADDI   x4, x4, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xd (13)

--------------------------------------
010002e8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010002ec:  	fe5214e3    	BNE    x4, x5, 10002d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002ec, input2=0xffffffe8, res=0x10002d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002f0:  	00200e93    	ADDI   x29, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 29, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010002f4:  	01900193    	ADDI   x3, x0, 25
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 3, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
010002f8:  	1ddf1463    	BNE    x30, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002f8, input2=0x1c8, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002fc:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000300:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000304:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000308:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100030c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000310:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xe, input2=0xb, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
01000314:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000318:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100031c:  	fe5212e3    	BNE    x4, x5, 1000301
Execute Stage Signals
	PCSel=ALU(branch_addr=1000300), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100031c, input2=0xffffffe4, res=0x1000300) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000300:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000304:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000308:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100030c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000310:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xe, input2=0xb, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
01000314:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000318:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100031c:  	fe5212e3    	BNE    x4, x5, 1000301
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100031c, input2=0xffffffe4, res=0x1000300) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000320:  	00300e93    	ADDI   x29, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 29, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
01000324:  	01a00193    	ADDI   x3, x0, 26
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1a, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 26, addr_rd = 3, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1a (26)

--------------------------------------
01000328:  	19df1c63    	BNE    x30, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000328, input2=0x198, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x3 (3)

--------------------------------------
0100032c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000330:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000334:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100033c:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000340:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xf, input2=0xb, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xb (11)

--------------------------------------
01000344:  	00120213    	ADDI   x4, x4, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000348:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100034c:  	fe5212e3    	BNE    x4, x5, 1000331
Execute Stage Signals
	PCSel=ALU(branch_addr=1000330), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100034c, input2=0xffffffe4, res=0x1000330) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000330:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000334:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100033c:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000340:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xf, input2=0xb, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xb (11)

--------------------------------------
01000344:  	00120213    	ADDI   x4, x4, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf (15)

--------------------------------------
01000348:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100034c:  	fe5212e3    	BNE    x4, x5, 1000331
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100034c, input2=0xffffffe4, res=0x1000330) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000350:  	00400e93    	ADDI   x29, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 29, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000354:  	01b00193    	ADDI   x3, x0, 27
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1b, res=0x1b) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 27, addr_rd = 3, data_rd = 1b (27), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1b (27)

--------------------------------------
01000358:  	17df1463    	BNE    x30, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000358, input2=0x168, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x4 (4)

--------------------------------------
0100035c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000360:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000364:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000368:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xd, input2=0xb, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
0100036c:  	00120213    	ADDI   x4, x4, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000370:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000374:  	fe5216e3    	BNE    x4, x5, 1000359
Execute Stage Signals
	PCSel=ALU(branch_addr=1000360), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000374, input2=0xffffffec, res=0x1000360) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000360:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000364:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
01000368:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xd, input2=0xb, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
0100036c:  	00120213    	ADDI   x4, x4, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xd (13)

--------------------------------------
01000370:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000374:  	fe5216e3    	BNE    x4, x5, 1000359
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000374, input2=0xffffffec, res=0x1000360) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000378:  	00200e93    	ADDI   x29, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 29, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100037c:  	01c00193    	ADDI   x3, x0, 28
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1c, res=0x1c) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 28, addr_rd = 3, data_rd = 1c (28), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1c (28)

--------------------------------------
01000380:  	15df1063    	BNE    x30, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000380, input2=0x140, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000384:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000388:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100038c:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000390:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000394:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xe, input2=0xb, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
01000398:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100039c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010003a0:  	fe5214e3    	BNE    x4, x5, 1000388
Execute Stage Signals
	PCSel=ALU(branch_addr=1000388), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003a0, input2=0xffffffe8, res=0x1000388) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000388:  	00b00113    	ADDI   x2, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100038c:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000390:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000394:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xe, input2=0xb, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
01000398:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
0100039c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010003a0:  	fe5214e3    	BNE    x4, x5, 1000385
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003a0, input2=0xffffffe8, res=0x1000388) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010003a4:  	00300e93    	ADDI   x29, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 29, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1c (28)

--------------------------------------
010003a8:  	01d00193    	ADDI   x3, x0, 29
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1d, res=0x1d) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 3, data_rd = 1d (29), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x3 (3)

--------------------------------------
010003ac:  	11df1a63    	BNE    x30, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003ac, input2=0x114, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x3 (3)

--------------------------------------
010003b0:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003b4:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010003b8:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010003bc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003c4:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xf, input2=0xb, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xb (11)

--------------------------------------
010003c8:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010003cc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010003d0:  	fe5212e3    	BNE    x4, x5, 10003b5
Execute Stage Signals
	PCSel=ALU(branch_addr=10003b4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003d0, input2=0xffffffe4, res=0x10003b4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003b4:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010003b8:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
010003bc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003c4:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xf, input2=0xb, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xb (11)

--------------------------------------
010003c8:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf (15)

--------------------------------------
010003cc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010003d0:  	fe5212e3    	BNE    x4, x5, 10003b5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003d0, input2=0xffffffe4, res=0x10003b4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010003d4:  	00400e93    	ADDI   x29, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 29, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010003d8:  	01e00193    	ADDI   x3, x0, 30
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1e, res=0x1e) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 3, data_rd = 1e (30), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
010003dc:  	0fdf1263    	BNE    x30, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003dc, input2=0xe4, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x4 (4)

--------------------------------------
010003e0:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003e4:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010003e8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003ec:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010003f0:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xd, input2=0xb, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
010003f4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010003f8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010003fc:  	fe5214e3    	BNE    x4, x5, 10003e4
Execute Stage Signals
	PCSel=ALU(branch_addr=10003e4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003fc, input2=0xffffffe8, res=0x10003e4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003e4:  	00b00113    	ADDI   x2, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010003e8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003ec:  	00d00093    	ADDI   x1, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 1, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010003f0:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xd, input2=0xb, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0xd (13), data_rs2 = 0xb (11)

--------------------------------------
010003f4:  	00120213    	ADDI   x4, x4, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xd (13)

--------------------------------------
010003f8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010003fc:  	fe5214e3    	BNE    x4, x5, 10003e1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003fc, input2=0xffffffe8, res=0x10003e4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000400:  	00200e93    	ADDI   x29, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 29, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000404:  	01f00193    	ADDI   x3, x0, 31
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 3, data_rd = 1f (31), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000408:  	0bdf1c63    	BNE    x30, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000408, input2=0xb8, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100040c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000410:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000414:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000418:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100041c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000420:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xe, input2=0xb, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
01000424:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000428:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100042c:  	fe5212e3    	BNE    x4, x5, 1000411
Execute Stage Signals
	PCSel=ALU(branch_addr=1000410), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100042c, input2=0xffffffe4, res=0x1000410) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000410:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000414:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000418:  	00e00093    	ADDI   x1, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 1, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
0100041c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000420:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xe, input2=0xb, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0xe (14), data_rs2 = 0xb (11)

--------------------------------------
01000424:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xe (14)

--------------------------------------
01000428:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100042c:  	fe5212e3    	BNE    x4, x5, 1000411
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100042c, input2=0xffffffe4, res=0x1000410) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000430:  	00300e93    	ADDI   x29, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 29, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000434:  	02000193    	ADDI   x3, x0, 32
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x20, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 3, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000438:  	09df1463    	BNE    x30, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000438, input2=0x88, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x3 (3), data_rs2 = 0x3 (3)

--------------------------------------
0100043c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000440:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000444:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100044c:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000450:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xf, input2=0xb, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xb (11)

--------------------------------------
01000454:  	00120213    	ADDI   x4, x4, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000458:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100045c:  	fe5212e3    	BNE    x4, x5, 1000441
Execute Stage Signals
	PCSel=ALU(branch_addr=1000440), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100045c, input2=0xffffffe4, res=0x1000440) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000440:  	00b00113    	ADDI   x2, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 2, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000444:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100044c:  	00f00093    	ADDI   x1, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 1, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000450:  	40208f33    	SUB    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0xf, input2=0xb, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xb (11)

--------------------------------------
01000454:  	00120213    	ADDI   x4, x4, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf (15)

--------------------------------------
01000458:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100045c:  	fe5212e3    	BNE    x4, x5, 1000441
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100045c, input2=0xffffffe4, res=0x1000440) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000460:  	00400e93    	ADDI   x29, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 29, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000464:  	02100193    	ADDI   x3, x0, 33
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x21, res=0x21) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 21 (33), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000468:  	05df1c63    	BNE    x30, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000468, input2=0x58, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x4 (4), data_rs2 = 0x4 (4)

--------------------------------------
0100046c:  	ff100093    	ADDI   x1, x0, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xfffffff1, res=0xfffffff1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 1, data_rd = fffffff1 (4294967281), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
01000470:  	40100133    	SUB    x2, x0, x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0x0, input2=0xfffffff1, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xfffffff1 (4294967281)

--------------------------------------
01000474:  	00f00e93    	ADDI   x29, x0, 4294967281
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 29, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000478:  	02200193    	ADDI   x3, x0, 34
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x22, res=0x22) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 22 (34), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
0100047c:  	05d11263    	BNE    x2, x29, 10004d9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100047c, input2=0x44, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf (15), data_rs2 = 0xf (15)

--------------------------------------
01000480:  	02000093    	ADDI   x1, x0, 32
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x20, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000484:  	40008133    	SUB    x2, x1, x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0x20, input2=0x0, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x20 (32), data_rs2 = 0x0 (0)

--------------------------------------
01000488:  	02000e93    	ADDI   x29, x0, 32
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x20, res=0x20) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 20 (32), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100048c:  	02300193    	ADDI   x3, x0, 35
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x23, res=0x23) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 23 (35), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x22 (34)

--------------------------------------
01000490:  	03d11863    	BNE    x2, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000490, input2=0x30, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x20 (32), data_rs2 = 0x20 (32)

--------------------------------------
01000494:  	400000b3    	SUB    x1, x0, x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=SUB(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000498:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100049c:  	02400193    	ADDI   x3, x0, 36
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x24, res=0x24) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 24 (36), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010004a0:  	03d09063    	BNE    x1, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004a0, input2=0x20, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004a4:  	01000093    	ADDI   x1, x0, 2048
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 1, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010004a8:  	01e00113    	ADDI   x2, x0, 30
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1e, res=0x1e) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 30, addr_rd = 2, data_rd = 1e (30), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
010004ac:  	40208033    	SUB    x0, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=SUB(input1=0x10, input2=0x1e, res=0xfffffff2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = fffffff2 (4294967282), write_enable = 1 
	Output: data_rs1 = 0x10 (16), data_rs2 = 0x1e (30)

--------------------------------------
010004b0:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004b4:  	02500193    	ADDI   x3, x0, 37
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x25, res=0x25) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 25 (37), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010004b8:  	01d01463    	BNE    x0, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004b8, input2=0x8, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004bc:  	00301c63    	BNE    x0, x3, 10004d4
Execute Stage Signals
	PCSel=ALU(branch_addr=10004d4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004bc, input2=0x18, res=0x10004d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x25 (37)

--------------------------------------
010004d4:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010004d8:  	00100193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010004dc:  	00000073    	ECALL  
rv32ui-p-sw.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00000097    	AUIPC  x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000000, input2=0x0, res=0x1000000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 1000000 (16777216), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000004:  	4c408093    	ADDI   x1, x1, 1279295488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000000, input2=0x4c4, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 4, addr_rd = 1, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x1000000 (16777216), data_rs2 = 0x4 (4)

--------------------------------------
01000008:  	00aa0137    	LUI    x2, 0xaa0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x14, input2=0xaa0000, res=0xaa0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 20, addr_rs2 = 10, addr_rd = 2, data_rd = aa0000 (11141120), write_enable = 1 
	Output: data_rs1 = 0x14 (20), data_rs2 = 0xa (10)

--------------------------------------
0100000c:  	0aa10113    	ADDI   x2, x2, 178323456
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xaa0000, input2=0xaa, res=0xaa00aa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 10, addr_rd = 2, data_rd = aa00aa (11141290), write_enable = 1 
	Output: data_rs1 = 0xaa0000 (11141120), data_rs2 = 0xa (10)

--------------------------------------
01000010:  	0020a023    	SW     x2, 0(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x0, res=0x10004c4) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xaa00aa (11141290)

--------------------------------------
01000014:  	0000af03    	LW     x30, 30(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x0, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = aa00aa (11141290), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x0 (0)

--------------------------------------
01000018:  	00aa0eb7    	LUI    x29, 0xaa0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x14, input2=0xaa0000, res=0xaa0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 20, addr_rs2 = 10, addr_rd = 29, data_rd = aa0000 (11141120), write_enable = 1 
	Output: data_rs1 = 0x14 (20), data_rs2 = 0xa (10)

--------------------------------------
0100001c:  	0aae8e93    	ADDI   x29, x29, 179208192
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xaa0000, input2=0xaa, res=0xaa00aa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 10, addr_rd = 29, data_rd = aa00aa (11141290), write_enable = 1 
	Output: data_rs1 = 0xaa0000 (11141120), data_rs2 = 0xa (10)

--------------------------------------
01000020:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xaa00aa (11141290)

--------------------------------------
01000024:  	47df1063    	BNE    x30, x29, 10004a1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000024, input2=0x460, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xaa00aa (11141290), data_rs2 = 0xaa00aa (11141290)

--------------------------------------
01000028:  	00000097    	AUIPC  x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000028, input2=0x0, res=0x1000028) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 1000028 (16777256), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100002c:  	49c08093    	ADDI   x1, x1, 1237352448
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000028, input2=0x49c, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 28, addr_rd = 1, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x1000028 (16777256), data_rs2 = 0x1c (28)

--------------------------------------
01000030:  	aa00b137    	LUI    x2, 0xaa00b000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x10004c4, input2=0xaa00b000, res=0xaa00b000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = aa00b000 (2852171776), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x0 (0)

--------------------------------------
01000034:  	a0010113    	ADDI   x2, x2, 2684420096
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xaa00b000, input2=0xfffffa00, res=0xaa00aa00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 2, data_rd = aa00aa00 (2852170240), write_enable = 1 
	Output: data_rs1 = 0xaa00b000 (2852171776), data_rs2 = 0x0 (0)

--------------------------------------
01000038:  	0020a223    	SW     x2, 4(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x4, res=0x10004c8) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xaa00aa00 (2852170240)

--------------------------------------
0100003c:  	0040af03    	LW     x30, 30(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x4, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 4, addr_rd = 30, data_rd = aa00aa00 (2852170240), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x4 (4)

--------------------------------------
01000040:  	aa00beb7    	LUI    x29, 0xaa00b000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x10004c4, input2=0xaa00b000, res=0xaa00b000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 29, data_rd = aa00b000 (2852171776), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x0 (0)

--------------------------------------
01000044:  	a00e8e93    	ADDI   x29, x29, 2685304832
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xaa00b000, input2=0xfffffa00, res=0xaa00aa00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = aa00aa00 (2852170240), write_enable = 1 
	Output: data_rs1 = 0xaa00b000 (2852171776), data_rs2 = 0x0 (0)

--------------------------------------
01000048:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
0100004c:  	43df1c63    	BNE    x30, x29, 1000489
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100004c, input2=0x438, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xaa00aa00 (2852170240), data_rs2 = 0xaa00aa00 (2852170240)

--------------------------------------
01000050:  	00000097    	AUIPC  x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000050, input2=0x0, res=0x1000050) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 1000050 (16777296), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000054:  	47408093    	ADDI   x1, x1, 1195409408
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000050, input2=0x474, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 20, addr_rd = 1, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x1000050 (16777296), data_rs2 = 0x14 (20)

--------------------------------------
01000058:  	0aa01137    	LUI    x2, 0xaa01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xaa01000, res=0xaa01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 2, data_rd = aa01000 (178262016), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
0100005c:  	aa010113    	ADDI   x2, x2, 2852192256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xaa01000, input2=0xfffffaa0, res=0xaa00aa0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 2, data_rd = aa00aa0 (178260640), write_enable = 1 
	Output: data_rs1 = 0xaa01000 (178262016), data_rs2 = 0x0 (0)

--------------------------------------
01000060:  	0020a423    	SW     x2, 8(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x8, res=0x10004cc) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xaa00aa0 (178260640)

--------------------------------------
01000064:  	0080af03    	LW     x30, 30(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x8, res=0x10004cc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 8, addr_rd = 30, data_rd = aa00aa0 (178260640), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x8 (8)

--------------------------------------
01000068:  	0aa01eb7    	LUI    x29, 0xaa01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xaa01000, res=0xaa01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 29, data_rd = aa01000 (178262016), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
0100006c:  	aa0e8e93    	ADDI   x29, x29, 2853076992
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xaa01000, input2=0xfffffaa0, res=0xaa00aa0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = aa00aa0 (178260640), write_enable = 1 
	Output: data_rs1 = 0xaa01000 (178262016), data_rs2 = 0x0 (0)

--------------------------------------
01000070:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000074:  	41df1863    	BNE    x30, x29, 1000491
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000074, input2=0x410, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xaa00aa0 (178260640), data_rs2 = 0xaa00aa0 (178260640)

--------------------------------------
01000078:  	00000097    	AUIPC  x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000078, input2=0x0, res=0x1000078) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 1000078 (16777336), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100007c:  	44c08093    	ADDI   x1, x1, 1153466368
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000078, input2=0x44c, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 12, addr_rd = 1, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x1000078 (16777336), data_rs2 = 0xc (12)

--------------------------------------
01000080:  	a00aa137    	LUI    x2, 0xa00aa000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x15, input2=0xa00aa000, res=0xa00aa000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 21, addr_rs2 = 0, addr_rd = 2, data_rd = a00aa000 (2685050880), write_enable = 1 
	Output: data_rs1 = 0x15 (21), data_rs2 = 0x0 (0)

--------------------------------------
01000084:  	00a10113    	ADDI   x2, x2, 10551296
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xa00aa000, input2=0xa, res=0xa00aa00a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 10, addr_rd = 2, data_rd = a00aa00a (2685050890), write_enable = 1 
	Output: data_rs1 = 0xa00aa000 (2685050880), data_rs2 = 0xa (10)

--------------------------------------
01000088:  	0020a623    	SW     x2, 12(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0xc, res=0x10004d0) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xa00aa00a (2685050890)

--------------------------------------
0100008c:  	00c0af03    	LW     x30, 30(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0xc, res=0x10004d0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 12, addr_rd = 30, data_rd = a00aa00a (2685050890), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xc (12)

--------------------------------------
01000090:  	a00aaeb7    	LUI    x29, 0xa00aa000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x15, input2=0xa00aa000, res=0xa00aa000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 21, addr_rs2 = 0, addr_rd = 29, data_rd = a00aa000 (2685050880), write_enable = 1 
	Output: data_rs1 = 0x15 (21), data_rs2 = 0x0 (0)

--------------------------------------
01000094:  	00ae8e93    	ADDI   x29, x29, 11436032
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xa00aa000, input2=0xa, res=0xa00aa00a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 10, addr_rd = 29, data_rd = a00aa00a (2685050890), write_enable = 1 
	Output: data_rs1 = 0xa00aa000 (2685050880), data_rs2 = 0xa (10)

--------------------------------------
01000098:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
0100009c:  	3fdf1463    	BNE    x30, x29, 1000499
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100009c, input2=0x3e8, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xa00aa00a (2685050890), data_rs2 = 0xa00aa00a (2685050890)

--------------------------------------
010000a0:  	00000097    	AUIPC  x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000a0, input2=0x0, res=0x10000a0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 10000a0 (16777376), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000a4:  	44008093    	ADDI   x1, x1, 1140883456
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10000a0, input2=0x440, res=0x10004e0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = 10004e0 (16778464), write_enable = 1 
	Output: data_rs1 = 0x10000a0 (16777376), data_rs2 = 0x0 (0)

--------------------------------------
010000a8:  	00aa0137    	LUI    x2, 0xaa0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x14, input2=0xaa0000, res=0xaa0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 20, addr_rs2 = 10, addr_rd = 2, data_rd = aa0000 (11141120), write_enable = 1 
	Output: data_rs1 = 0x14 (20), data_rs2 = 0xa (10)

--------------------------------------
010000ac:  	0aa10113    	ADDI   x2, x2, 178323456
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xaa0000, input2=0xaa, res=0xaa00aa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 10, addr_rd = 2, data_rd = aa00aa (11141290), write_enable = 1 
	Output: data_rs1 = 0xaa0000 (11141120), data_rs2 = 0xa (10)

--------------------------------------
010000b0:  	fe20aa23    	SW     x2, 4294967284(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004e0, input2=0xfffffff4, res=0x10004d4) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x10004e0 (16778464), data_rs2 = 0xaa00aa (11141290)

--------------------------------------
010000b4:  	ff40af03    	LW     x30, 4294967294(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004e0, input2=0xfffffff4, res=0x10004d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 20, addr_rd = 30, data_rd = aa00aa (11141290), write_enable = 1 
	Output: data_rs1 = 0x10004e0 (16778464), data_rs2 = 0x14 (20)

--------------------------------------
010000b8:  	00aa0eb7    	LUI    x29, 0xaa0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x14, input2=0xaa0000, res=0xaa0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 20, addr_rs2 = 10, addr_rd = 29, data_rd = aa0000 (11141120), write_enable = 1 
	Output: data_rs1 = 0x14 (20), data_rs2 = 0xa (10)

--------------------------------------
010000bc:  	0aae8e93    	ADDI   x29, x29, 179208192
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xaa0000, input2=0xaa, res=0xaa00aa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 10, addr_rd = 29, data_rd = aa00aa (11141290), write_enable = 1 
	Output: data_rs1 = 0xaa0000 (11141120), data_rs2 = 0xa (10)

--------------------------------------
010000c0:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
010000c4:  	3ddf1063    	BNE    x30, x29, 10004a1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000c4, input2=0x3c0, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xaa00aa (11141290), data_rs2 = 0xaa00aa (11141290)

--------------------------------------
010000c8:  	00000097    	AUIPC  x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000c8, input2=0x0, res=0x10000c8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 10000c8 (16777416), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000cc:  	41808093    	ADDI   x1, x1, 1098940416
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10000c8, input2=0x418, res=0x10004e0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 24, addr_rd = 1, data_rd = 10004e0 (16778464), write_enable = 1 
	Output: data_rs1 = 0x10000c8 (16777416), data_rs2 = 0x18 (24)

--------------------------------------
010000d0:  	aa00b137    	LUI    x2, 0xaa00b000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x10004e0, input2=0xaa00b000, res=0xaa00b000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = aa00b000 (2852171776), write_enable = 1 
	Output: data_rs1 = 0x10004e0 (16778464), data_rs2 = 0x0 (0)

--------------------------------------
010000d4:  	a0010113    	ADDI   x2, x2, 2684420096
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xaa00b000, input2=0xfffffa00, res=0xaa00aa00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 2, data_rd = aa00aa00 (2852170240), write_enable = 1 
	Output: data_rs1 = 0xaa00b000 (2852171776), data_rs2 = 0x0 (0)

--------------------------------------
010000d8:  	fe20ac23    	SW     x2, 4294967288(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004e0, input2=0xfffffff8, res=0x10004d8) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x10004e0 (16778464), data_rs2 = 0xaa00aa00 (2852170240)

--------------------------------------
010000dc:  	ff80af03    	LW     x30, 4294967294(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004e0, input2=0xfffffff8, res=0x10004d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 24, addr_rd = 30, data_rd = aa00aa00 (2852170240), write_enable = 1 
	Output: data_rs1 = 0x10004e0 (16778464), data_rs2 = 0x18 (24)

--------------------------------------
010000e0:  	aa00beb7    	LUI    x29, 0xaa00b000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x10004e0, input2=0xaa00b000, res=0xaa00b000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 29, data_rd = aa00b000 (2852171776), write_enable = 1 
	Output: data_rs1 = 0x10004e0 (16778464), data_rs2 = 0x0 (0)

--------------------------------------
010000e4:  	a00e8e93    	ADDI   x29, x29, 2685304832
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xaa00b000, input2=0xfffffa00, res=0xaa00aa00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = aa00aa00 (2852170240), write_enable = 1 
	Output: data_rs1 = 0xaa00b000 (2852171776), data_rs2 = 0x0 (0)

--------------------------------------
010000e8:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000ec:  	39df1c63    	BNE    x30, x29, 1000489
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000ec, input2=0x398, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xaa00aa00 (2852170240), data_rs2 = 0xaa00aa00 (2852170240)

--------------------------------------
010000f0:  	00000097    	AUIPC  x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000f0, input2=0x0, res=0x10000f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 10000f0 (16777456), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000f4:  	3f008093    	ADDI   x1, x1, 1056997376
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10000f0, input2=0x3f0, res=0x10004e0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = 10004e0 (16778464), write_enable = 1 
	Output: data_rs1 = 0x10000f0 (16777456), data_rs2 = 0x10 (16)

--------------------------------------
010000f8:  	0aa01137    	LUI    x2, 0xaa01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xaa01000, res=0xaa01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 2, data_rd = aa01000 (178262016), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
010000fc:  	aa010113    	ADDI   x2, x2, 2852192256
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xaa01000, input2=0xfffffaa0, res=0xaa00aa0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 2, data_rd = aa00aa0 (178260640), write_enable = 1 
	Output: data_rs1 = 0xaa01000 (178262016), data_rs2 = 0x0 (0)

--------------------------------------
01000100:  	fe20ae23    	SW     x2, 4294967292(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004e0, input2=0xfffffffc, res=0x10004dc) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x10004e0 (16778464), data_rs2 = 0xaa00aa0 (178260640)

--------------------------------------
01000104:  	ffc0af03    	LW     x30, 4294967294(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004e0, input2=0xfffffffc, res=0x10004dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 28, addr_rd = 30, data_rd = aa00aa0 (178260640), write_enable = 1 
	Output: data_rs1 = 0x10004e0 (16778464), data_rs2 = 0x1c (28)

--------------------------------------
01000108:  	0aa01eb7    	LUI    x29, 0xaa01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xaa01000, res=0xaa01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 29, data_rd = aa01000 (178262016), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
0100010c:  	aa0e8e93    	ADDI   x29, x29, 2853076992
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xaa01000, input2=0xfffffaa0, res=0xaa00aa0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = aa00aa0 (178260640), write_enable = 1 
	Output: data_rs1 = 0xaa01000 (178262016), data_rs2 = 0x0 (0)

--------------------------------------
01000110:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
01000114:  	37df1863    	BNE    x30, x29, 1000491
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000114, input2=0x370, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xaa00aa0 (178260640), data_rs2 = 0xaa00aa0 (178260640)

--------------------------------------
01000118:  	00000097    	AUIPC  x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000118, input2=0x0, res=0x1000118) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 1000118 (16777496), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100011c:  	3c808093    	ADDI   x1, x1, 1015054336
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000118, input2=0x3c8, res=0x10004e0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 8, addr_rd = 1, data_rd = 10004e0 (16778464), write_enable = 1 
	Output: data_rs1 = 0x1000118 (16777496), data_rs2 = 0x8 (8)

--------------------------------------
01000120:  	a00aa137    	LUI    x2, 0xa00aa000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x15, input2=0xa00aa000, res=0xa00aa000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 21, addr_rs2 = 0, addr_rd = 2, data_rd = a00aa000 (2685050880), write_enable = 1 
	Output: data_rs1 = 0x15 (21), data_rs2 = 0x0 (0)

--------------------------------------
01000124:  	00a10113    	ADDI   x2, x2, 10551296
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xa00aa000, input2=0xa, res=0xa00aa00a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 10, addr_rd = 2, data_rd = a00aa00a (2685050890), write_enable = 1 
	Output: data_rs1 = 0xa00aa000 (2685050880), data_rs2 = 0xa (10)

--------------------------------------
01000128:  	0020a023    	SW     x2, 0(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004e0, input2=0x0, res=0x10004e0) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x10004e0 (16778464), data_rs2 = 0xa00aa00a (2685050890)

--------------------------------------
0100012c:  	0000af03    	LW     x30, 30(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004e0, input2=0x0, res=0x10004e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 30, data_rd = a00aa00a (2685050890), write_enable = 1 
	Output: data_rs1 = 0x10004e0 (16778464), data_rs2 = 0x0 (0)

--------------------------------------
01000130:  	a00aaeb7    	LUI    x29, 0xa00aa000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x15, input2=0xa00aa000, res=0xa00aa000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 21, addr_rs2 = 0, addr_rd = 29, data_rd = a00aa000 (2685050880), write_enable = 1 
	Output: data_rs1 = 0x15 (21), data_rs2 = 0x0 (0)

--------------------------------------
01000134:  	00ae8e93    	ADDI   x29, x29, 11436032
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xa00aa000, input2=0xa, res=0xa00aa00a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 10, addr_rd = 29, data_rd = a00aa00a (2685050890), write_enable = 1 
	Output: data_rs1 = 0xa00aa000 (2685050880), data_rs2 = 0xa (10)

--------------------------------------
01000138:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
0100013c:  	35df1463    	BNE    x30, x29, 1000499
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100013c, input2=0x348, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xa00aa00a (2685050890), data_rs2 = 0xa00aa00a (2685050890)

--------------------------------------
01000140:  	00000097    	AUIPC  x1, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000140, input2=0x0, res=0x1000140) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 1000140 (16777536), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000144:  	3a408093    	ADDI   x1, x1, 977305600
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000140, input2=0x3a4, res=0x10004e4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 4, addr_rd = 1, data_rd = 10004e4 (16778468), write_enable = 1 
	Output: data_rs1 = 0x1000140 (16777536), data_rs2 = 0x4 (4)

--------------------------------------
01000148:  	12345137    	LUI    x2, 0x12345000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x8, input2=0x12345000, res=0x12345000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 8, addr_rs2 = 3, addr_rd = 2, data_rd = 12345000 (305418240), write_enable = 1 
	Output: data_rs1 = 0x8 (8), data_rs2 = 0x9 (9)

--------------------------------------
0100014c:  	67810113    	ADDI   x2, x2, 1736507392
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x12345000, input2=0x678, res=0x12345678) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 24, addr_rd = 2, data_rd = 12345678 (305419896), write_enable = 1 
	Output: data_rs1 = 0x12345000 (305418240), data_rs2 = 0x18 (24)

--------------------------------------
01000150:  	fe008213    	ADDI   x4, x1, 4294967264
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004e4, input2=0xffffffe0, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 4, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x10004e4 (16778468), data_rs2 = 0x0 (0)

--------------------------------------
01000154:  	02222023    	SW     x2, 34(x4)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x20, res=0x10004e4) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 2, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x12345678 (305419896)

--------------------------------------
01000158:  	0000a283    	LW     x5, 0(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004e4, input2=0x0, res=0x10004e4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 5, data_rd = 12345678 (305419896), write_enable = 1 
	Output: data_rs1 = 0x10004e4 (16778468), data_rs2 = 0x0 (0)

--------------------------------------
0100015c:  	12345eb7    	LUI    x29, 0x123
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x8, input2=0x12345000, res=0x12345000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 8, addr_rs2 = 3, addr_rd = 29, data_rd = 12345000 (305418240), write_enable = 1 
	Output: data_rs1 = 0x8 (8), data_rs2 = 0x9 (9)

--------------------------------------
01000160:  	678e8e93    	ADDI   x29, x29, 1656
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x12345000, input2=0x678, res=0x12345678) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 24, addr_rd = 29, data_rd = 12345678 (305419896), write_enable = 1 
	Output: data_rs1 = 0x12345000 (305418240), data_rs2 = 0x18 (24)

--------------------------------------
01000164:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
01000168:  	31d29e63    	BNE    x5, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000168, input2=0x31c, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 5, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x12345678 (305419896), data_rs2 = 0x12345678 (305419896)

--------------------------------------
0100016c:  	00000097    	AUIPC  x1, 0x800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100016c, input2=0x0, res=0x100016c) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 100016c (16777580), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000170:  	37808093    	ADDI   x1, x1, 888
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x100016c, input2=0x378, res=0x10004e4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 24, addr_rd = 1, data_rd = 10004e4 (16778468), write_enable = 1 
	Output: data_rs1 = 0x100016c (16777580), data_rs2 = 0x18 (24)

--------------------------------------
01000174:  	58213137    	LUI    x2, 0x582
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x12345678, input2=0x58213000, res=0x58213000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 2, addr_rd = 2, data_rd = 58213000 (1478569984), write_enable = 1 
	Output: data_rs1 = 0x12345678 (305419896), data_rs2 = 0x12345678 (305419896)

--------------------------------------
01000178:  	09810113    	ADDI   x2, x2, 152
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x58213000, input2=0x98, res=0x58213098) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 24, addr_rd = 2, data_rd = 58213098 (1478570136), write_enable = 1 
	Output: data_rs1 = 0x58213000 (1478569984), data_rs2 = 0x18 (24)

--------------------------------------
0100017c:  	ffd08093    	ADDI   x1, x1, 4294967293
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004e4, input2=0xfffffffd, res=0x10004e1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 1, data_rd = 10004e1 (16778465), write_enable = 1 
	Output: data_rs1 = 0x10004e4 (16778468), data_rs2 = 0x12345678 (305419896)

--------------------------------------
01000180:  	0020a3a3    	SW     x2, 7(x1)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004e1, input2=0x7, res=0x10004e8) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 7, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x10004e1 (16778465), data_rs2 = 0x58213098 (1478570136)

--------------------------------------
01000184:  	00000217    	AUIPC  x4, 0x4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000184, input2=0x0, res=0x1000184) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 1000184 (16777604), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000188:  	36420213    	ADDI   x4, x4, 868
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000184, input2=0x364, res=0x10004e8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 4, addr_rd = 4, data_rd = 10004e8 (16778472), write_enable = 1 
	Output: data_rs1 = 0x1000184 (16777604), data_rs2 = 0x1000184 (16777604)

--------------------------------------
0100018c:  	00022283    	LW     x5, 0(x4)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004e8, input2=0x0, res=0x10004e8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 0, addr_rd = 5, data_rd = 58213098 (1478570136), write_enable = 1 
	Output: data_rs1 = 0x10004e8 (16778472), data_rs2 = 0x0 (0)

--------------------------------------
01000190:  	58213eb7    	LUI    x29, 0x58213000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x58213098, input2=0x58213000, res=0x58213000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 2, addr_rd = 29, data_rd = 58213000 (1478569984), write_enable = 1 
	Output: data_rs1 = 0x58213098 (1478570136), data_rs2 = 0x58213098 (1478570136)

--------------------------------------
01000194:  	098e8e93    	ADDI   x29, x29, 160333824
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x58213000, input2=0x98, res=0x58213098) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 24, addr_rd = 29, data_rd = 58213098 (1478570136), write_enable = 1 
	Output: data_rs1 = 0x58213000 (1478569984), data_rs2 = 0x18 (24)

--------------------------------------
01000198:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
0100019c:  	2fd29463    	BNE    x5, x29, 1000499
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100019c, input2=0x2e8, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 5, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x58213098 (1478570136), data_rs2 = 0x58213098 (1478570136)

--------------------------------------
010001a0:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
010001a4:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001a8:  	aabbd0b7    	LUI    x1, 0xaabbd000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x17, input2=0xaabbd000, res=0xaabbd000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 23, addr_rs2 = 11, addr_rd = 1, data_rd = aabbd000 (2864435200), write_enable = 1 
	Output: data_rs1 = 0x17 (23), data_rs2 = 0xb (11)

--------------------------------------
010001ac:  	cdd08093    	ADDI   x1, x1, 3452993536
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xaabbd000, input2=0xfffffcdd, res=0xaabbccdd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 1, data_rd = aabbccdd (2864434397), write_enable = 1 
	Output: data_rs1 = 0xaabbd000 (2864435200), data_rs2 = 0x58213098 (1478570136)

--------------------------------------
010001b0:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001b0, input2=0x0, res=0x10001b0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 10001b0 (16777648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b4:  	31410113    	ADDI   x2, x2, 826343424
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10001b0, input2=0x314, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 20, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x10001b0 (16777648), data_rs2 = 0x14 (20)

--------------------------------------
010001b8:  	00112023    	SW     x1, 0(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x0, res=0x10004c4) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 0, data_rd = aa00aa (11141290), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xaabbccdd (2864434397)

--------------------------------------
010001bc:  	00012f03    	LW     x30, 30(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x0, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 30, data_rd = aabbccdd (2864434397), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x0 (0)

--------------------------------------
010001c0:  	aabbdeb7    	LUI    x29, 0xaabbd000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x17, input2=0xaabbd000, res=0xaabbd000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 23, addr_rs2 = 11, addr_rd = 29, data_rd = aabbd000 (2864435200), write_enable = 1 
	Output: data_rs1 = 0x17 (23), data_rs2 = 0xb (11)

--------------------------------------
010001c4:  	cdde8e93    	ADDI   x29, x29, 3453911040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xaabbd000, input2=0xfffffcdd, res=0xaabbccdd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 29, addr_rd = 29, data_rd = aabbccdd (2864434397), write_enable = 1 
	Output: data_rs1 = 0xaabbd000 (2864435200), data_rs2 = 0xaabbd000 (2864435200)

--------------------------------------
010001c8:  	2bdf1e63    	BNE    x30, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c8, input2=0x2bc, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xaabbccdd (2864434397), data_rs2 = 0xaabbccdd (2864434397)

--------------------------------------
010001cc:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xaabbccdd (2864434397)

--------------------------------------
010001d0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
010001d4:  	fc521ae3    	BNE    x4, x5, 1000199
Execute Stage Signals
	PCSel=ALU(branch_addr=10001a8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d4, input2=0xffffffd4, res=0x10001a8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 21, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001a8:  	aabbd0b7    	LUI    x1, 0xaabbd000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x17, input2=0xaabbd000, res=0xaabbd000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 23, addr_rs2 = 11, addr_rd = 1, data_rd = aabbd000 (2864435200), write_enable = 1 
	Output: data_rs1 = 0x17 (23), data_rs2 = 0xb (11)

--------------------------------------
010001ac:  	cdd08093    	ADDI   x1, x1, 3452993536
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xaabbd000, input2=0xfffffcdd, res=0xaabbccdd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 1, data_rd = aabbccdd (2864434397), write_enable = 1 
	Output: data_rs1 = 0xaabbd000 (2864435200), data_rs2 = 0xaabbccdd (2864434397)

--------------------------------------
010001b0:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001b0, input2=0x0, res=0x10001b0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 10001b0 (16777648), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001b4:  	31410113    	ADDI   x2, x2, 826343424
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10001b0, input2=0x314, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 20, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x10001b0 (16777648), data_rs2 = 0x14 (20)

--------------------------------------
010001b8:  	00112023    	SW     x1, 0(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x0, res=0x10004c4) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 0, data_rd = aabbccdd (2864434397), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xaabbccdd (2864434397)

--------------------------------------
010001bc:  	00012f03    	LW     x30, 30(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x0, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 30, data_rd = aabbccdd (2864434397), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x0 (0)

--------------------------------------
010001c0:  	aabbdeb7    	LUI    x29, 0xaabbd000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x17, input2=0xaabbd000, res=0xaabbd000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 23, addr_rs2 = 11, addr_rd = 29, data_rd = aabbd000 (2864435200), write_enable = 1 
	Output: data_rs1 = 0x17 (23), data_rs2 = 0xb (11)

--------------------------------------
010001c4:  	cdde8e93    	ADDI   x29, x29, 3453911040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xaabbd000, input2=0xfffffcdd, res=0xaabbccdd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 29, addr_rd = 29, data_rd = aabbccdd (2864434397), write_enable = 1 
	Output: data_rs1 = 0xaabbd000 (2864435200), data_rs2 = 0xaabbd000 (2864435200)

--------------------------------------
010001c8:  	2bdf1e63    	BNE    x30, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c8, input2=0x2bc, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xaabbccdd (2864434397), data_rs2 = 0xaabbccdd (2864434397)

--------------------------------------
010001cc:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xaabbccdd (2864434397)

--------------------------------------
010001d0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
010001d4:  	fc521ae3    	BNE    x4, x5, 1000199
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d4, input2=0xffffffd4, res=0x10001a8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 21, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001d8:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001dc:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e0:  	daabc0b7    	LUI    x1, 0xdaabc000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x17, input2=0xdaabc000, res=0xdaabc000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 23, addr_rs2 = 10, addr_rd = 1, data_rd = daabc000 (3668688896), write_enable = 1 
	Output: data_rs1 = 0x17 (23), data_rs2 = 0xa (10)

--------------------------------------
010001e4:  	ccd08093    	ADDI   x1, x1, 3436216320
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xdaabc000, input2=0xfffffccd, res=0xdaabbccd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 13, addr_rd = 1, data_rd = daabbccd (3668688077), write_enable = 1 
	Output: data_rs1 = 0xdaabc000 (3668688896), data_rs2 = 0xd (13)

--------------------------------------
010001e8:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e8, input2=0x0, res=0x10001e8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 10001e8 (16777704), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001ec:  	2dc10113    	ADDI   x2, x2, 767623168
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10001e8, input2=0x2dc, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 28, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x10001e8 (16777704), data_rs2 = 0x1c (28)

--------------------------------------
010001f0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f4:  	00112223    	SW     x1, 1(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x4, res=0x10004c8) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 4, data_rd = aa00aa00 (2852170240), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xdaabbccd (3668688077)

--------------------------------------
010001f8:  	00412f03    	LW     x30, 4(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x4, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 4, addr_rd = 30, data_rd = daabbccd (3668688077), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x0 (0)

--------------------------------------
010001fc:  	daabceb7    	LUI    x29, 0xfffffdaa
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x17, input2=0xdaabc000, res=0xdaabc000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 23, addr_rs2 = 10, addr_rd = 29, data_rd = daabc000 (3668688896), write_enable = 1 
	Output: data_rs1 = 0x17 (23), data_rs2 = 0xa (10)

--------------------------------------
01000200:  	ccde8e93    	ADDI   x29, x29, 4294966477
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xdaabc000, input2=0xfffffccd, res=0xdaabbccd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 13, addr_rd = 29, data_rd = daabbccd (3668688077), write_enable = 1 
	Output: data_rs1 = 0xdaabc000 (3668688896), data_rs2 = 0xd (13)

--------------------------------------
01000204:  	29df1063    	BNE    x30, x29, 10004a1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000204, input2=0x280, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xdaabbccd (3668688077), data_rs2 = 0xdaabbccd (3668688077)

--------------------------------------
01000208:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xdaabbccd (3668688077)

--------------------------------------
0100020c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
01000210:  	fc5218e3    	BNE    x4, x5, 10001e0
Execute Stage Signals
	PCSel=ALU(branch_addr=10001e0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000210, input2=0xffffffd0, res=0x10001e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 17, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001e0:  	daabc0b7    	LUI    x1, 0xfffffda0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x17, input2=0xdaabc000, res=0xdaabc000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 23, addr_rs2 = 10, addr_rd = 1, data_rd = daabc000 (3668688896), write_enable = 1 
	Output: data_rs1 = 0x17 (23), data_rs2 = 0xa (10)

--------------------------------------
010001e4:  	ccd08093    	ADDI   x1, x1, 4294966477
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xdaabc000, input2=0xfffffccd, res=0xdaabbccd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 13, addr_rd = 1, data_rd = daabbccd (3668688077), write_enable = 1 
	Output: data_rs1 = 0xdaabc000 (3668688896), data_rs2 = 0xd (13)

--------------------------------------
010001e8:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e8, input2=0x0, res=0x10001e8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 10001e8 (16777704), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001ec:  	2dc10113    	ADDI   x2, x2, 732
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10001e8, input2=0x2dc, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 28, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x10001e8 (16777704), data_rs2 = 0x1c (28)

--------------------------------------
010001f0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f4:  	00112223    	SW     x1, 4(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x4, res=0x10004c8) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 4, data_rd = daabbccd (3668688077), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xdaabbccd (3668688077)

--------------------------------------
010001f8:  	00412f03    	LW     x30, 30(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x4, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 4, addr_rd = 30, data_rd = daabbccd (3668688077), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x1 (1)

--------------------------------------
010001fc:  	daabceb7    	LUI    x29, 0xdaabc000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x17, input2=0xdaabc000, res=0xdaabc000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 23, addr_rs2 = 10, addr_rd = 29, data_rd = daabc000 (3668688896), write_enable = 1 
	Output: data_rs1 = 0x17 (23), data_rs2 = 0xa (10)

--------------------------------------
01000200:  	ccde8e93    	ADDI   x29, x29, 3437133824
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xdaabc000, input2=0xfffffccd, res=0xdaabbccd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 13, addr_rd = 29, data_rd = daabbccd (3668688077), write_enable = 1 
	Output: data_rs1 = 0xdaabc000 (3668688896), data_rs2 = 0xd (13)

--------------------------------------
01000204:  	29df1063    	BNE    x30, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000204, input2=0x280, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xdaabbccd (3668688077), data_rs2 = 0xdaabbccd (3668688077)

--------------------------------------
01000208:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xdaabbccd (3668688077)

--------------------------------------
0100020c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
01000210:  	fc5218e3    	BNE    x4, x5, 10001d5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000210, input2=0xffffffd0, res=0x10001e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 17, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000214:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000218:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100021c:  	ddaac0b7    	LUI    x1, 0xddaac000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x15, input2=0xddaac000, res=0xddaac000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 21, addr_rs2 = 26, addr_rd = 1, data_rd = ddaac000 (3718955008), write_enable = 1 
	Output: data_rs1 = 0x15 (21), data_rs2 = 0x1a (26)

--------------------------------------
01000220:  	bcc08093    	ADDI   x1, x1, 3166732288
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xddaac000, input2=0xfffffbcc, res=0xddaabbcc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 12, addr_rd = 1, data_rd = ddaabbcc (3718953932), write_enable = 1 
	Output: data_rs1 = 0xddaac000 (3718955008), data_rs2 = 0xc (12)

--------------------------------------
01000224:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000224, input2=0x0, res=0x1000224) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 1000224 (16777764), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000228:  	2a010113    	ADDI   x2, x2, 704708608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000224, input2=0x2a0, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x1000224 (16777764), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000234:  	00112423    	SW     x1, 8(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x8, res=0x10004cc) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 8, data_rd = aa00aa0 (178260640), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xddaabbcc (3718953932)

--------------------------------------
01000238:  	00812f03    	LW     x30, 30(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x8, res=0x10004cc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 8, addr_rd = 30, data_rd = ddaabbcc (3718953932), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x8 (8)

--------------------------------------
0100023c:  	ddaaceb7    	LUI    x29, 0xddaac000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x15, input2=0xddaac000, res=0xddaac000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 21, addr_rs2 = 26, addr_rd = 29, data_rd = ddaac000 (3718955008), write_enable = 1 
	Output: data_rs1 = 0x15 (21), data_rs2 = 0x1a (26)

--------------------------------------
01000240:  	bcce8e93    	ADDI   x29, x29, 3167649792
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xddaac000, input2=0xfffffbcc, res=0xddaabbcc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 12, addr_rd = 29, data_rd = ddaabbcc (3718953932), write_enable = 1 
	Output: data_rs1 = 0xddaac000 (3718955008), data_rs2 = 0xc (12)

--------------------------------------
01000244:  	25df1063    	BNE    x30, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000244, input2=0x240, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xddaabbcc (3718953932), data_rs2 = 0xddaabbcc (3718953932)

--------------------------------------
01000248:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xddaabbcc (3718953932)

--------------------------------------
0100024c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
01000250:  	fc5216e3    	BNE    x4, x5, 1000215
Execute Stage Signals
	PCSel=ALU(branch_addr=100021c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000250, input2=0xffffffcc, res=0x100021c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100021c:  	ddaac0b7    	LUI    x1, 0xddaac000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x15, input2=0xddaac000, res=0xddaac000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 21, addr_rs2 = 26, addr_rd = 1, data_rd = ddaac000 (3718955008), write_enable = 1 
	Output: data_rs1 = 0x15 (21), data_rs2 = 0x1a (26)

--------------------------------------
01000220:  	bcc08093    	ADDI   x1, x1, 3166732288
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xddaac000, input2=0xfffffbcc, res=0xddaabbcc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 12, addr_rd = 1, data_rd = ddaabbcc (3718953932), write_enable = 1 
	Output: data_rs1 = 0xddaac000 (3718955008), data_rs2 = 0xc (12)

--------------------------------------
01000224:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000224, input2=0x0, res=0x1000224) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 1000224 (16777764), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000228:  	2a010113    	ADDI   x2, x2, 704708608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000224, input2=0x2a0, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x1000224 (16777764), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000234:  	00112423    	SW     x1, 8(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x8, res=0x10004cc) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 8, data_rd = ddaabbcc (3718953932), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xddaabbcc (3718953932)

--------------------------------------
01000238:  	00812f03    	LW     x30, 30(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x8, res=0x10004cc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 8, addr_rd = 30, data_rd = ddaabbcc (3718953932), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x8 (8)

--------------------------------------
0100023c:  	ddaaceb7    	LUI    x29, 0xddaac000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x15, input2=0xddaac000, res=0xddaac000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 21, addr_rs2 = 26, addr_rd = 29, data_rd = ddaac000 (3718955008), write_enable = 1 
	Output: data_rs1 = 0x15 (21), data_rs2 = 0x1a (26)

--------------------------------------
01000240:  	bcce8e93    	ADDI   x29, x29, 3167649792
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xddaac000, input2=0xfffffbcc, res=0xddaabbcc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 12, addr_rd = 29, data_rd = ddaabbcc (3718953932), write_enable = 1 
	Output: data_rs1 = 0xddaac000 (3718955008), data_rs2 = 0xc (12)

--------------------------------------
01000244:  	25df1063    	BNE    x30, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000244, input2=0x240, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xddaabbcc (3718953932), data_rs2 = 0xddaabbcc (3718953932)

--------------------------------------
01000248:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xddaabbcc (3718953932)

--------------------------------------
0100024c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
01000250:  	fc5216e3    	BNE    x4, x5, 1000215
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000250, input2=0xffffffcc, res=0x100021c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000254:  	00f00193    	ADDI   x3, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000258:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100025c:  	cddab0b7    	LUI    x1, 0xcddab000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x15, input2=0xcddab000, res=0xcddab000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 21, addr_rs2 = 29, addr_rd = 1, data_rd = cddab000 (3453661184), write_enable = 1 
	Output: data_rs1 = 0x15 (21), data_rs2 = 0xddaabbcc (3718953932)

--------------------------------------
01000260:  	bbc08093    	ADDI   x1, x1, 3149955072
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xcddab000, input2=0xfffffbbc, res=0xcddaabbc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 28, addr_rd = 1, data_rd = cddaabbc (3453660092), write_enable = 1 
	Output: data_rs1 = 0xcddab000 (3453661184), data_rs2 = 0x1c (28)

--------------------------------------
01000264:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000268:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000268, input2=0x0, res=0x1000268) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 1000268 (16777832), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100026c:  	25c10113    	ADDI   x2, x2, 604
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000268, input2=0x25c, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 28, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x1000268 (16777832), data_rs2 = 0x1c (28)

--------------------------------------
01000270:  	00112623    	SW     x1, 1(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0xc, res=0x10004d0) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 12, data_rd = a00aa00a (2685050890), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xcddaabbc (3453660092)

--------------------------------------
01000274:  	00c12f03    	LW     x30, 12(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0xc, res=0x10004d0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 12, addr_rd = 30, data_rd = cddaabbc (3453660092), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xc (12)

--------------------------------------
01000278:  	cddabeb7    	LUI    x29, 0xfffffcdd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x15, input2=0xcddab000, res=0xcddab000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 21, addr_rs2 = 29, addr_rd = 29, data_rd = cddab000 (3453661184), write_enable = 1 
	Output: data_rs1 = 0x15 (21), data_rs2 = 0xddaabbcc (3718953932)

--------------------------------------
0100027c:  	bbce8e93    	ADDI   x29, x29, 4294966204
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xcddab000, input2=0xfffffbbc, res=0xcddaabbc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 28, addr_rd = 29, data_rd = cddaabbc (3453660092), write_enable = 1 
	Output: data_rs1 = 0xcddab000 (3453661184), data_rs2 = 0x1c (28)

--------------------------------------
01000280:  	21df1263    	BNE    x30, x29, 100049d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000280, input2=0x204, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xcddaabbc (3453660092), data_rs2 = 0xcddaabbc (3453660092)

--------------------------------------
01000284:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xcddaabbc (3453660092)

--------------------------------------
01000288:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
0100028c:  	fc5218e3    	BNE    x4, x5, 100025c
Execute Stage Signals
	PCSel=ALU(branch_addr=100025c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100028c, input2=0xffffffd0, res=0x100025c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 17, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100025c:  	cddab0b7    	LUI    x1, 0xfffffcc0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x15, input2=0xcddab000, res=0xcddab000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 21, addr_rs2 = 29, addr_rd = 1, data_rd = cddab000 (3453661184), write_enable = 1 
	Output: data_rs1 = 0x15 (21), data_rs2 = 0xcddaabbc (3453660092)

--------------------------------------
01000260:  	bbc08093    	ADDI   x1, x1, 4294966204
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xcddab000, input2=0xfffffbbc, res=0xcddaabbc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 28, addr_rd = 1, data_rd = cddaabbc (3453660092), write_enable = 1 
	Output: data_rs1 = 0xcddab000 (3453661184), data_rs2 = 0x1c (28)

--------------------------------------
01000264:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000268:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000268, input2=0x0, res=0x1000268) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 1000268 (16777832), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100026c:  	25c10113    	ADDI   x2, x2, 633405440
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000268, input2=0x25c, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 28, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x1000268 (16777832), data_rs2 = 0x1c (28)

--------------------------------------
01000270:  	00112623    	SW     x1, 12(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0xc, res=0x10004d0) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 12, data_rd = cddaabbc (3453660092), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xcddaabbc (3453660092)

--------------------------------------
01000274:  	00c12f03    	LW     x30, 30(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0xc, res=0x10004d0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 12, addr_rd = 30, data_rd = cddaabbc (3453660092), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xc (12)

--------------------------------------
01000278:  	cddabeb7    	LUI    x29, 0xcddab000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x15, input2=0xcddab000, res=0xcddab000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 21, addr_rs2 = 29, addr_rd = 29, data_rd = cddab000 (3453661184), write_enable = 1 
	Output: data_rs1 = 0x15 (21), data_rs2 = 0xcddaabbc (3453660092)

--------------------------------------
0100027c:  	bbce8e93    	ADDI   x29, x29, 3150872576
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xcddab000, input2=0xfffffbbc, res=0xcddaabbc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 28, addr_rd = 29, data_rd = cddaabbc (3453660092), write_enable = 1 
	Output: data_rs1 = 0xcddab000 (3453661184), data_rs2 = 0x1c (28)

--------------------------------------
01000280:  	21df1263    	BNE    x30, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000280, input2=0x204, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xcddaabbc (3453660092), data_rs2 = 0xcddaabbc (3453660092)

--------------------------------------
01000284:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xcddaabbc (3453660092)

--------------------------------------
01000288:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
0100028c:  	fc5218e3    	BNE    x4, x5, 1000251
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100028c, input2=0xffffffd0, res=0x100025c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 17, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000290:  	01000193    	ADDI   x3, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000294:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000298:  	ccddb0b7    	LUI    x1, 0xccddb000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1b, input2=0xccddb000, res=0xccddb000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 27, addr_rs2 = 13, addr_rd = 1, data_rd = ccddb000 (3437080576), write_enable = 1 
	Output: data_rs1 = 0x1b (27), data_rs2 = 0xd (13)

--------------------------------------
0100029c:  	abb08093    	ADDI   x1, x1, 2880471040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xccddb000, input2=0xfffffabb, res=0xccddaabb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 27, addr_rd = 1, data_rd = ccddaabb (3437079227), write_enable = 1 
	Output: data_rs1 = 0xccddb000 (3437080576), data_rs2 = 0x1b (27)

--------------------------------------
010002a0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a4:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002a4, input2=0x0, res=0x10002a4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 10002a4 (16777892), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a8:  	22010113    	ADDI   x2, x2, 544
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10002a4, input2=0x220, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x10002a4 (16777892), data_rs2 = 0x0 (0)

--------------------------------------
010002ac:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002b0:  	00112823    	SW     x1, 16(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x10, res=0x10004d4) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 16, data_rd = aa00aa (11141290), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xccddaabb (3437079227)

--------------------------------------
010002b4:  	01012f03    	LW     x30, 30(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x10, res=0x10004d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 30, data_rd = ccddaabb (3437079227), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x10 (16)

--------------------------------------
010002b8:  	ccddbeb7    	LUI    x29, 0xccddb000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1b, input2=0xccddb000, res=0xccddb000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 27, addr_rs2 = 13, addr_rd = 29, data_rd = ccddb000 (3437080576), write_enable = 1 
	Output: data_rs1 = 0x1b (27), data_rs2 = 0xd (13)

--------------------------------------
010002bc:  	abbe8e93    	ADDI   x29, x29, 2881388544
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xccddb000, input2=0xfffffabb, res=0xccddaabb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 27, addr_rd = 29, data_rd = ccddaabb (3437079227), write_enable = 1 
	Output: data_rs1 = 0xccddb000 (3437080576), data_rs2 = 0x1b (27)

--------------------------------------
010002c0:  	1ddf1263    	BNE    x30, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c0, input2=0x1c4, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xccddaabb (3437079227), data_rs2 = 0xccddaabb (3437079227)

--------------------------------------
010002c4:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xccddaabb (3437079227)

--------------------------------------
010002c8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
010002cc:  	fc5216e3    	BNE    x4, x5, 1000291
Execute Stage Signals
	PCSel=ALU(branch_addr=1000298), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002cc, input2=0xffffffcc, res=0x1000298) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000298:  	ccddb0b7    	LUI    x1, 0xccddb000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1b, input2=0xccddb000, res=0xccddb000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 27, addr_rs2 = 13, addr_rd = 1, data_rd = ccddb000 (3437080576), write_enable = 1 
	Output: data_rs1 = 0x1b (27), data_rs2 = 0xd (13)

--------------------------------------
0100029c:  	abb08093    	ADDI   x1, x1, 2880471040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xccddb000, input2=0xfffffabb, res=0xccddaabb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 27, addr_rd = 1, data_rd = ccddaabb (3437079227), write_enable = 1 
	Output: data_rs1 = 0xccddb000 (3437080576), data_rs2 = 0x1b (27)

--------------------------------------
010002a0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a4:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002a4, input2=0x0, res=0x10002a4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 10002a4 (16777892), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a8:  	22010113    	ADDI   x2, x2, 544
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10002a4, input2=0x220, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x10002a4 (16777892), data_rs2 = 0x0 (0)

--------------------------------------
010002ac:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002b0:  	00112823    	SW     x1, 16(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x10, res=0x10004d4) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 16, data_rd = ccddaabb (3437079227), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xccddaabb (3437079227)

--------------------------------------
010002b4:  	01012f03    	LW     x30, 30(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x10, res=0x10004d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 30, data_rd = ccddaabb (3437079227), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x10 (16)

--------------------------------------
010002b8:  	ccddbeb7    	LUI    x29, 0xccddb000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1b, input2=0xccddb000, res=0xccddb000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 27, addr_rs2 = 13, addr_rd = 29, data_rd = ccddb000 (3437080576), write_enable = 1 
	Output: data_rs1 = 0x1b (27), data_rs2 = 0xd (13)

--------------------------------------
010002bc:  	abbe8e93    	ADDI   x29, x29, 2881388544
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xccddb000, input2=0xfffffabb, res=0xccddaabb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 27, addr_rd = 29, data_rd = ccddaabb (3437079227), write_enable = 1 
	Output: data_rs1 = 0xccddb000 (3437080576), data_rs2 = 0x1b (27)

--------------------------------------
010002c0:  	1ddf1263    	BNE    x30, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002c0, input2=0x1c4, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xccddaabb (3437079227), data_rs2 = 0xccddaabb (3437079227)

--------------------------------------
010002c4:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xccddaabb (3437079227)

--------------------------------------
010002c8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
010002cc:  	fc5216e3    	BNE    x4, x5, 1000291
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002cc, input2=0xffffffcc, res=0x1000298) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002d0:  	01100193    	ADDI   x3, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010002d4:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d8:  	bccde0b7    	LUI    x1, 0xbccde000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1b, input2=0xbccde000, res=0xbccde000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 27, addr_rs2 = 12, addr_rd = 1, data_rd = bccde000 (3167608832), write_enable = 1 
	Output: data_rs1 = 0x1b (27), data_rs2 = 0xc (12)

--------------------------------------
010002dc:  	aab08093    	ADDI   x1, x1, 2863693824
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xbccde000, input2=0xfffffaab, res=0xbccddaab) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 11, addr_rd = 1, data_rd = bccddaab (3167607467), write_enable = 1 
	Output: data_rs1 = 0xbccde000 (3167608832), data_rs2 = 0xb (11)

--------------------------------------
010002e0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002e8:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002e8, input2=0x0, res=0x10002e8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 10002e8 (16777960), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002ec:  	1dc10113    	ADDI   x2, x2, 499187712
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10002e8, input2=0x1dc, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 28, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x10002e8 (16777960), data_rs2 = 0x1c (28)

--------------------------------------
010002f0:  	00112a23    	SW     x1, 20(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x14, res=0x10004d8) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 20, data_rd = aa00aa00 (2852170240), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xbccddaab (3167607467)

--------------------------------------
010002f4:  	01412f03    	LW     x30, 30(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x14, res=0x10004d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 20, addr_rd = 30, data_rd = bccddaab (3167607467), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x14 (20)

--------------------------------------
010002f8:  	bccdeeb7    	LUI    x29, 0xbccde000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1b, input2=0xbccde000, res=0xbccde000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 27, addr_rs2 = 12, addr_rd = 29, data_rd = bccde000 (3167608832), write_enable = 1 
	Output: data_rs1 = 0x1b (27), data_rs2 = 0xc (12)

--------------------------------------
010002fc:  	aabe8e93    	ADDI   x29, x29, 2864611328
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xbccde000, input2=0xfffffaab, res=0xbccddaab) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 11, addr_rd = 29, data_rd = bccddaab (3167607467), write_enable = 1 
	Output: data_rs1 = 0xbccde000 (3167608832), data_rs2 = 0xb (11)

--------------------------------------
01000300:  	19df1263    	BNE    x30, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000300, input2=0x184, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xbccddaab (3167607467), data_rs2 = 0xbccddaab (3167607467)

--------------------------------------
01000304:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xbccddaab (3167607467)

--------------------------------------
01000308:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
0100030c:  	fc5216e3    	BNE    x4, x5, 10002d1
Execute Stage Signals
	PCSel=ALU(branch_addr=10002d8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100030c, input2=0xffffffcc, res=0x10002d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002d8:  	bccde0b7    	LUI    x1, 0xbccde000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1b, input2=0xbccde000, res=0xbccde000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 27, addr_rs2 = 12, addr_rd = 1, data_rd = bccde000 (3167608832), write_enable = 1 
	Output: data_rs1 = 0x1b (27), data_rs2 = 0xc (12)

--------------------------------------
010002dc:  	aab08093    	ADDI   x1, x1, 2863693824
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xbccde000, input2=0xfffffaab, res=0xbccddaab) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 11, addr_rd = 1, data_rd = bccddaab (3167607467), write_enable = 1 
	Output: data_rs1 = 0xbccde000 (3167608832), data_rs2 = 0xb (11)

--------------------------------------
010002e0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002e8:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002e8, input2=0x0, res=0x10002e8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 10002e8 (16777960), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002ec:  	1dc10113    	ADDI   x2, x2, 499187712
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10002e8, input2=0x1dc, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 28, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x10002e8 (16777960), data_rs2 = 0x1c (28)

--------------------------------------
010002f0:  	00112a23    	SW     x1, 20(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x14, res=0x10004d8) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 20, data_rd = bccddaab (3167607467), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xbccddaab (3167607467)

--------------------------------------
010002f4:  	01412f03    	LW     x30, 30(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x14, res=0x10004d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 20, addr_rd = 30, data_rd = bccddaab (3167607467), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x14 (20)

--------------------------------------
010002f8:  	bccdeeb7    	LUI    x29, 0xbccde000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1b, input2=0xbccde000, res=0xbccde000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 27, addr_rs2 = 12, addr_rd = 29, data_rd = bccde000 (3167608832), write_enable = 1 
	Output: data_rs1 = 0x1b (27), data_rs2 = 0xc (12)

--------------------------------------
010002fc:  	aabe8e93    	ADDI   x29, x29, 2864611328
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xbccde000, input2=0xfffffaab, res=0xbccddaab) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 11, addr_rd = 29, data_rd = bccddaab (3167607467), write_enable = 1 
	Output: data_rs1 = 0xbccde000 (3167608832), data_rs2 = 0xb (11)

--------------------------------------
01000300:  	19df1263    	BNE    x30, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000300, input2=0x184, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xbccddaab (3167607467), data_rs2 = 0xbccddaab (3167607467)

--------------------------------------
01000304:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xbccddaab (3167607467)

--------------------------------------
01000308:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
0100030c:  	fc5216e3    	BNE    x4, x5, 10002d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100030c, input2=0xffffffcc, res=0x10002d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000310:  	01200193    	ADDI   x3, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
01000314:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000318:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000318, input2=0x0, res=0x1000318) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 1000318 (16778008), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100031c:  	1ac10113    	ADDI   x2, x2, 448856064
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000318, input2=0x1ac, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 12, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x1000318 (16778008), data_rs2 = 0xc (12)

--------------------------------------
01000320:  	001120b7    	LUI    x1, 0x112000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x10004c4, input2=0x112000, res=0x112000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 1, data_rd = 112000 (1122304), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xbccddaab (3167607467)

--------------------------------------
01000324:  	23308093    	ADDI   x1, x1, 590381056
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x112000, input2=0x233, res=0x112233) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 19, addr_rd = 1, data_rd = 112233 (1122867), write_enable = 1 
	Output: data_rs1 = 0x112000 (1122304), data_rs2 = 0x13 (19)

--------------------------------------
01000328:  	00112023    	SW     x1, 0(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x0, res=0x10004c4) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 0, data_rd = aabbccdd (2864434397), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x112233 (1122867)

--------------------------------------
0100032c:  	00012f03    	LW     x30, 30(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x0, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 30, data_rd = 112233 (1122867), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x0 (0)

--------------------------------------
01000330:  	00112eb7    	LUI    x29, 0x112000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x10004c4, input2=0x112000, res=0x112000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 29, data_rd = 112000 (1122304), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x112233 (1122867)

--------------------------------------
01000334:  	233e8e93    	ADDI   x29, x29, 591298560
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x112000, input2=0x233, res=0x112233) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 19, addr_rd = 29, data_rd = 112233 (1122867), write_enable = 1 
	Output: data_rs1 = 0x112000 (1122304), data_rs2 = 0x13 (19)

--------------------------------------
01000338:  	15df1663    	BNE    x30, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000338, input2=0x14c, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x112233 (1122867), data_rs2 = 0x112233 (1122867)

--------------------------------------
0100033c:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x112233 (1122867)

--------------------------------------
01000340:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
01000344:  	fc521ae3    	BNE    x4, x5, 1000309
Execute Stage Signals
	PCSel=ALU(branch_addr=1000318), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000344, input2=0xffffffd4, res=0x1000318) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 21, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000318:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000318, input2=0x0, res=0x1000318) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 1000318 (16778008), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100031c:  	1ac10113    	ADDI   x2, x2, 448856064
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000318, input2=0x1ac, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 12, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x1000318 (16778008), data_rs2 = 0xc (12)

--------------------------------------
01000320:  	001120b7    	LUI    x1, 0x112000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x10004c4, input2=0x112000, res=0x112000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 1, data_rd = 112000 (1122304), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x112233 (1122867)

--------------------------------------
01000324:  	23308093    	ADDI   x1, x1, 590381056
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x112000, input2=0x233, res=0x112233) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 19, addr_rd = 1, data_rd = 112233 (1122867), write_enable = 1 
	Output: data_rs1 = 0x112000 (1122304), data_rs2 = 0x13 (19)

--------------------------------------
01000328:  	00112023    	SW     x1, 0(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x0, res=0x10004c4) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 0, data_rd = 112233 (1122867), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x112233 (1122867)

--------------------------------------
0100032c:  	00012f03    	LW     x30, 30(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x0, res=0x10004c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 30, data_rd = 112233 (1122867), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x0 (0)

--------------------------------------
01000330:  	00112eb7    	LUI    x29, 0x112000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x10004c4, input2=0x112000, res=0x112000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 29, data_rd = 112000 (1122304), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x112233 (1122867)

--------------------------------------
01000334:  	233e8e93    	ADDI   x29, x29, 591298560
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x112000, input2=0x233, res=0x112233) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 19, addr_rd = 29, data_rd = 112233 (1122867), write_enable = 1 
	Output: data_rs1 = 0x112000 (1122304), data_rs2 = 0x13 (19)

--------------------------------------
01000338:  	15df1663    	BNE    x30, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000338, input2=0x14c, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x112233 (1122867), data_rs2 = 0x112233 (1122867)

--------------------------------------
0100033c:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x112233 (1122867)

--------------------------------------
01000340:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
01000344:  	fc521ae3    	BNE    x4, x5, 1000309
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000344, input2=0xffffffd4, res=0x1000318) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 21, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000348:  	01300193    	ADDI   x3, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
0100034c:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000350:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000350, input2=0x0, res=0x1000350) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 1000350 (16778064), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000354:  	17410113    	ADDI   x2, x2, 390135808
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000350, input2=0x174, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 20, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x1000350 (16778064), data_rs2 = 0x14 (20)

--------------------------------------
01000358:  	300110b7    	LUI    x1, 0x30011000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x10004c4, input2=0x30011000, res=0x30011000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 1, data_rd = 30011000 (805376000), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x0 (0)

--------------------------------------
0100035c:  	22308093    	ADDI   x1, x1, 573603840
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x30011000, input2=0x223, res=0x30011223) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 3, addr_rd = 1, data_rd = 30011223 (805376547), write_enable = 1 
	Output: data_rs1 = 0x30011000 (805376000), data_rs2 = 0x13 (19)

--------------------------------------
01000360:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000364:  	00112223    	SW     x1, 1(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x4, res=0x10004c8) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 4, data_rd = daabbccd (3668688077), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x30011223 (805376547)

--------------------------------------
01000368:  	00412f03    	LW     x30, 4(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x4, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 4, addr_rd = 30, data_rd = 30011223 (805376547), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x0 (0)

--------------------------------------
0100036c:  	30011eb7    	LUI    x29, 0x300
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x10004c4, input2=0x30011000, res=0x30011000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 29, data_rd = 30011000 (805376000), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x0 (0)

--------------------------------------
01000370:  	223e8e93    	ADDI   x29, x29, 547
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x30011000, input2=0x223, res=0x30011223) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 3, addr_rd = 29, data_rd = 30011223 (805376547), write_enable = 1 
	Output: data_rs1 = 0x30011000 (805376000), data_rs2 = 0x13 (19)

--------------------------------------
01000374:  	11df1863    	BNE    x30, x29, 1000491
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000374, input2=0x110, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x30011223 (805376547), data_rs2 = 0x30011223 (805376547)

--------------------------------------
01000378:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x30011223 (805376547)

--------------------------------------
0100037c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
01000380:  	fc5218e3    	BNE    x4, x5, 1000350
Execute Stage Signals
	PCSel=ALU(branch_addr=1000350), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000380, input2=0xffffffd0, res=0x1000350) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 17, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000350:  	00000117    	AUIPC  x2, 0x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000350, input2=0x0, res=0x1000350) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 1000350 (16778064), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000354:  	17410113    	ADDI   x2, x2, 372
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000350, input2=0x174, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 20, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x1000350 (16778064), data_rs2 = 0x14 (20)

--------------------------------------
01000358:  	300110b7    	LUI    x1, 0x300
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x10004c4, input2=0x30011000, res=0x30011000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 1, data_rd = 30011000 (805376000), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x0 (0)

--------------------------------------
0100035c:  	22308093    	ADDI   x1, x1, 547
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x30011000, input2=0x223, res=0x30011223) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 3, addr_rd = 1, data_rd = 30011223 (805376547), write_enable = 1 
	Output: data_rs1 = 0x30011000 (805376000), data_rs2 = 0x13 (19)

--------------------------------------
01000360:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000364:  	00112223    	SW     x1, 4(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x4, res=0x10004c8) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 4, data_rd = 30011223 (805376547), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x30011223 (805376547)

--------------------------------------
01000368:  	00412f03    	LW     x30, 30(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x4, res=0x10004c8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 4, addr_rd = 30, data_rd = 30011223 (805376547), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x1 (1)

--------------------------------------
0100036c:  	30011eb7    	LUI    x29, 0x30011000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x10004c4, input2=0x30011000, res=0x30011000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 0, addr_rd = 29, data_rd = 30011000 (805376000), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x0 (0)

--------------------------------------
01000370:  	223e8e93    	ADDI   x29, x29, 574521344
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x30011000, input2=0x223, res=0x30011223) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 3, addr_rd = 29, data_rd = 30011223 (805376547), write_enable = 1 
	Output: data_rs1 = 0x30011000 (805376000), data_rs2 = 0x13 (19)

--------------------------------------
01000374:  	11df1863    	BNE    x30, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000374, input2=0x110, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x30011223 (805376547), data_rs2 = 0x30011223 (805376547)

--------------------------------------
01000378:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x30011223 (805376547)

--------------------------------------
0100037c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
01000380:  	fc5218e3    	BNE    x4, x5, 1000345
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000380, input2=0xffffffd0, res=0x1000350) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 17, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000384:  	01400193    	ADDI   x3, x0, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
01000388:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100038c:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100038c, input2=0x0, res=0x100038c) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 100038c (16778124), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000390:  	13810113    	ADDI   x2, x2, 327221248
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x100038c, input2=0x138, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 24, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x100038c (16778124), data_rs2 = 0x18 (24)

--------------------------------------
01000394:  	330010b7    	LUI    x1, 0x33001000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x33001000, res=0x33001000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 1, data_rd = 33001000 (855642112), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000398:  	12208093    	ADDI   x1, x1, 304119808
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x33001000, input2=0x122, res=0x33001122) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 1, data_rd = 33001122 (855642402), write_enable = 1 
	Output: data_rs1 = 0x33001000 (855642112), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
0100039c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003a4:  	00112423    	SW     x1, 8(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x8, res=0x10004cc) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 8, data_rd = ddaabbcc (3718953932), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x33001122 (855642402)

--------------------------------------
010003a8:  	00812f03    	LW     x30, 30(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x8, res=0x10004cc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 8, addr_rd = 30, data_rd = 33001122 (855642402), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x8 (8)

--------------------------------------
010003ac:  	33001eb7    	LUI    x29, 0x33001000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x33001000, res=0x33001000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = 33001000 (855642112), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010003b0:  	122e8e93    	ADDI   x29, x29, 305037312
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x33001000, input2=0x122, res=0x33001122) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 2, addr_rd = 29, data_rd = 33001122 (855642402), write_enable = 1 
	Output: data_rs1 = 0x33001000 (855642112), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
010003b4:  	0ddf1863    	BNE    x30, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003b4, input2=0xd0, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x33001122 (855642402), data_rs2 = 0x33001122 (855642402)

--------------------------------------
010003b8:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x33001122 (855642402)

--------------------------------------
010003bc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
010003c0:  	fc5216e3    	BNE    x4, x5, 1000385
Execute Stage Signals
	PCSel=ALU(branch_addr=100038c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003c0, input2=0xffffffcc, res=0x100038c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100038c:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100038c, input2=0x0, res=0x100038c) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 100038c (16778124), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000390:  	13810113    	ADDI   x2, x2, 327221248
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x100038c, input2=0x138, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 24, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x100038c (16778124), data_rs2 = 0x18 (24)

--------------------------------------
01000394:  	330010b7    	LUI    x1, 0x33001000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x33001000, res=0x33001000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 1, data_rd = 33001000 (855642112), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
01000398:  	12208093    	ADDI   x1, x1, 304119808
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x33001000, input2=0x122, res=0x33001122) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 1, data_rd = 33001122 (855642402), write_enable = 1 
	Output: data_rs1 = 0x33001000 (855642112), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
0100039c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003a4:  	00112423    	SW     x1, 8(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x8, res=0x10004cc) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 8, data_rd = 33001122 (855642402), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x33001122 (855642402)

--------------------------------------
010003a8:  	00812f03    	LW     x30, 30(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x8, res=0x10004cc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 8, addr_rd = 30, data_rd = 33001122 (855642402), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x8 (8)

--------------------------------------
010003ac:  	33001eb7    	LUI    x29, 0x33001000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x33001000, res=0x33001000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = 33001000 (855642112), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010003b0:  	122e8e93    	ADDI   x29, x29, 305037312
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x33001000, input2=0x122, res=0x33001122) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 2, addr_rd = 29, data_rd = 33001122 (855642402), write_enable = 1 
	Output: data_rs1 = 0x33001000 (855642112), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
010003b4:  	0ddf1863    	BNE    x30, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003b4, input2=0xd0, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x33001122 (855642402), data_rs2 = 0x33001122 (855642402)

--------------------------------------
010003b8:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x33001122 (855642402)

--------------------------------------
010003bc:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
010003c0:  	fc5216e3    	BNE    x4, x5, 1000385
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003c0, input2=0xffffffcc, res=0x100038c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010003c4:  	01500193    	ADDI   x3, x0, 21
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
010003c8:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003cc:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003cc, input2=0x0, res=0x10003cc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 10003cc (16778188), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003d0:  	0f810113    	ADDI   x2, x2, 260112384
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10003cc, input2=0xf8, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 24, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x10003cc (16778188), data_rs2 = 0x18 (24)

--------------------------------------
010003d4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003d8:  	233000b7    	LUI    x1, 0x233
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x23300000, res=0x23300000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 1, data_rd = 23300000 (590348288), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
010003dc:  	11208093    	ADDI   x1, x1, 274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x23300000, input2=0x112, res=0x23300112) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 18, addr_rd = 1, data_rd = 23300112 (590348562), write_enable = 1 
	Output: data_rs1 = 0x23300000 (590348288), data_rs2 = 0x12 (18)

--------------------------------------
010003e0:  	00112623    	SW     x1, 1(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0xc, res=0x10004d0) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 12, data_rd = cddaabbc (3453660092), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x23300112 (590348562)

--------------------------------------
010003e4:  	00c12f03    	LW     x30, 12(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0xc, res=0x10004d0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 12, addr_rd = 30, data_rd = 23300112 (590348562), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xc (12)

--------------------------------------
010003e8:  	23300eb7    	LUI    x29, 0x233
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x23300000, res=0x23300000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 29, data_rd = 23300000 (590348288), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
010003ec:  	112e8e93    	ADDI   x29, x29, 274
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x23300000, input2=0x112, res=0x23300112) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 18, addr_rd = 29, data_rd = 23300112 (590348562), write_enable = 1 
	Output: data_rs1 = 0x23300000 (590348288), data_rs2 = 0x12 (18)

--------------------------------------
010003f0:  	09df1a63    	BNE    x30, x29, 100048d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003f0, input2=0x94, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x23300112 (590348562), data_rs2 = 0x23300112 (590348562)

--------------------------------------
010003f4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x23300112 (590348562)

--------------------------------------
010003f8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
010003fc:  	fc5218e3    	BNE    x4, x5, 10003cc
Execute Stage Signals
	PCSel=ALU(branch_addr=10003cc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003fc, input2=0xffffffd0, res=0x10003cc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 17, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003cc:  	00000117    	AUIPC  x2, 0x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003cc, input2=0x0, res=0x10003cc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 10003cc (16778188), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003d0:  	0f810113    	ADDI   x2, x2, 248
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10003cc, input2=0xf8, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 24, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x10003cc (16778188), data_rs2 = 0x18 (24)

--------------------------------------
010003d4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003d8:  	233000b7    	LUI    x1, 0x23300000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x23300000, res=0x23300000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 1, data_rd = 23300000 (590348288), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
010003dc:  	11208093    	ADDI   x1, x1, 287342592
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x23300000, input2=0x112, res=0x23300112) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 18, addr_rd = 1, data_rd = 23300112 (590348562), write_enable = 1 
	Output: data_rs1 = 0x23300000 (590348288), data_rs2 = 0x12 (18)

--------------------------------------
010003e0:  	00112623    	SW     x1, 12(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0xc, res=0x10004d0) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 12, data_rd = 23300112 (590348562), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x23300112 (590348562)

--------------------------------------
010003e4:  	00c12f03    	LW     x30, 30(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0xc, res=0x10004d0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 12, addr_rd = 30, data_rd = 23300112 (590348562), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0xc (12)

--------------------------------------
010003e8:  	23300eb7    	LUI    x29, 0x23300000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0x23300000, res=0x23300000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 29, data_rd = 23300000 (590348288), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
010003ec:  	112e8e93    	ADDI   x29, x29, 288260096
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x23300000, input2=0x112, res=0x23300112) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 18, addr_rd = 29, data_rd = 23300112 (590348562), write_enable = 1 
	Output: data_rs1 = 0x23300000 (590348288), data_rs2 = 0x12 (18)

--------------------------------------
010003f0:  	09df1a63    	BNE    x30, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003f0, input2=0x94, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x23300112 (590348562), data_rs2 = 0x23300112 (590348562)

--------------------------------------
010003f4:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x23300112 (590348562)

--------------------------------------
010003f8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
010003fc:  	fc5218e3    	BNE    x4, x5, 10003c1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003fc, input2=0xffffffd0, res=0x10003cc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 17, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000400:  	01600193    	ADDI   x3, x0, 22
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 3, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
01000404:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000408:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000408, input2=0x0, res=0x1000408) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 1000408 (16778248), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100040c:  	0bc10113    	ADDI   x2, x2, 197197824
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000408, input2=0xbc, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 28, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x1000408 (16778248), data_rs2 = 0x1c (28)

--------------------------------------
01000410:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000414:  	223300b7    	LUI    x1, 0x223
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x6, input2=0x22330000, res=0x22330000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 3, addr_rd = 1, data_rd = 22330000 (573767680), write_enable = 1 
	Output: data_rs1 = 0x6 (6), data_rs2 = 0x16 (22)

--------------------------------------
01000418:  	01108093    	ADDI   x1, x1, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x22330000, input2=0x11, res=0x22330011) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 17, addr_rd = 1, data_rd = 22330011 (573767697), write_enable = 1 
	Output: data_rs1 = 0x22330000 (573767680), data_rs2 = 0x11 (17)

--------------------------------------
0100041c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000420:  	00112823    	SW     x1, 16(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x10, res=0x10004d4) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 16, data_rd = ccddaabb (3437079227), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x22330011 (573767697)

--------------------------------------
01000424:  	01012f03    	LW     x30, 30(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x10, res=0x10004d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 30, data_rd = 22330011 (573767697), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x10 (16)

--------------------------------------
01000428:  	22330eb7    	LUI    x29, 0x22330000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x6, input2=0x22330000, res=0x22330000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 3, addr_rd = 29, data_rd = 22330000 (573767680), write_enable = 1 
	Output: data_rs1 = 0x6 (6), data_rs2 = 0x16 (22)

--------------------------------------
0100042c:  	011e8e93    	ADDI   x29, x29, 18776064
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x22330000, input2=0x11, res=0x22330011) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 17, addr_rd = 29, data_rd = 22330011 (573767697), write_enable = 1 
	Output: data_rs1 = 0x22330000 (573767680), data_rs2 = 0x11 (17)

--------------------------------------
01000430:  	05df1a63    	BNE    x30, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000430, input2=0x54, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x22330011 (573767697), data_rs2 = 0x22330011 (573767697)

--------------------------------------
01000434:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x22330011 (573767697)

--------------------------------------
01000438:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
0100043c:  	fc5216e3    	BNE    x4, x5, 1000401
Execute Stage Signals
	PCSel=ALU(branch_addr=1000408), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100043c, input2=0xffffffcc, res=0x1000408) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000408:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000408, input2=0x0, res=0x1000408) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 1000408 (16778248), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100040c:  	0bc10113    	ADDI   x2, x2, 197197824
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000408, input2=0xbc, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 28, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x1000408 (16778248), data_rs2 = 0x1c (28)

--------------------------------------
01000410:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000414:  	223300b7    	LUI    x1, 0x223
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x6, input2=0x22330000, res=0x22330000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 3, addr_rd = 1, data_rd = 22330000 (573767680), write_enable = 1 
	Output: data_rs1 = 0x6 (6), data_rs2 = 0x16 (22)

--------------------------------------
01000418:  	01108093    	ADDI   x1, x1, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x22330000, input2=0x11, res=0x22330011) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 17, addr_rd = 1, data_rd = 22330011 (573767697), write_enable = 1 
	Output: data_rs1 = 0x22330000 (573767680), data_rs2 = 0x11 (17)

--------------------------------------
0100041c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000420:  	00112823    	SW     x1, 16(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x10, res=0x10004d4) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 16, data_rd = 22330011 (573767697), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x22330011 (573767697)

--------------------------------------
01000424:  	01012f03    	LW     x30, 30(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x10, res=0x10004d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 30, data_rd = 22330011 (573767697), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x10 (16)

--------------------------------------
01000428:  	22330eb7    	LUI    x29, 0x22330000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x6, input2=0x22330000, res=0x22330000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 3, addr_rd = 29, data_rd = 22330000 (573767680), write_enable = 1 
	Output: data_rs1 = 0x6 (6), data_rs2 = 0x16 (22)

--------------------------------------
0100042c:  	011e8e93    	ADDI   x29, x29, 18776064
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x22330000, input2=0x11, res=0x22330011) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 17, addr_rd = 29, data_rd = 22330011 (573767697), write_enable = 1 
	Output: data_rs1 = 0x22330000 (573767680), data_rs2 = 0x11 (17)

--------------------------------------
01000430:  	05df1a63    	BNE    x30, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000430, input2=0x54, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x22330011 (573767697), data_rs2 = 0x22330011 (573767697)

--------------------------------------
01000434:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x22330011 (573767697)

--------------------------------------
01000438:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
0100043c:  	fc5216e3    	BNE    x4, x5, 1000401
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100043c, input2=0xffffffcc, res=0x1000408) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000440:  	01700193    	ADDI   x3, x0, 23
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 3, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
01000444:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000448:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000448, input2=0x0, res=0x1000448) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 1000448 (16778312), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100044c:  	07c10113    	ADDI   x2, x2, 130088960
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000448, input2=0x7c, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 28, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x1000448 (16778312), data_rs2 = 0x1c (28)

--------------------------------------
01000450:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000458:  	122330b7    	LUI    x1, 0x12233000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x6, input2=0x12233000, res=0x12233000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 2, addr_rd = 1, data_rd = 12233000 (304295936), write_enable = 1 
	Output: data_rs1 = 0x6 (6), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
0100045c:  	00108093    	ADDI   x1, x1, 1081344
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x12233000, input2=0x1, res=0x12233001) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 12233001 (304295937), write_enable = 1 
	Output: data_rs1 = 0x12233000 (304295936), data_rs2 = 0x12233000 (304295936)

--------------------------------------
01000460:  	00112a23    	SW     x1, 20(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x14, res=0x10004d8) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 20, data_rd = bccddaab (3167607467), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x12233001 (304295937)

--------------------------------------
01000464:  	01412f03    	LW     x30, 30(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x14, res=0x10004d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 20, addr_rd = 30, data_rd = 12233001 (304295937), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x14 (20)

--------------------------------------
01000468:  	12233eb7    	LUI    x29, 0x12233000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x6, input2=0x12233000, res=0x12233000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 2, addr_rd = 29, data_rd = 12233000 (304295936), write_enable = 1 
	Output: data_rs1 = 0x6 (6), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
0100046c:  	001e8e93    	ADDI   x29, x29, 1998848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x12233000, input2=0x1, res=0x12233001) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 1, addr_rd = 29, data_rd = 12233001 (304295937), write_enable = 1 
	Output: data_rs1 = 0x12233000 (304295936), data_rs2 = 0x12233001 (304295937)

--------------------------------------
01000470:  	01df1a63    	BNE    x30, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000470, input2=0x14, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x12233001 (304295937), data_rs2 = 0x12233001 (304295937)

--------------------------------------
01000474:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12233001 (304295937)

--------------------------------------
01000478:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
0100047c:  	fc5216e3    	BNE    x4, x5, 1000441
Execute Stage Signals
	PCSel=ALU(branch_addr=1000448), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100047c, input2=0xffffffcc, res=0x1000448) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000448:  	00000117    	AUIPC  x2, 0x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000448, input2=0x0, res=0x1000448) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 2, data_rd = 1000448 (16778312), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100044c:  	07c10113    	ADDI   x2, x2, 130088960
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1000448, input2=0x7c, res=0x10004c4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 28, addr_rd = 2, data_rd = 10004c4 (16778436), write_enable = 1 
	Output: data_rs1 = 0x1000448 (16778312), data_rs2 = 0x1c (28)

--------------------------------------
01000450:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000458:  	122330b7    	LUI    x1, 0x12233000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x6, input2=0x12233000, res=0x12233000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 2, addr_rd = 1, data_rd = 12233000 (304295936), write_enable = 1 
	Output: data_rs1 = 0x6 (6), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
0100045c:  	00108093    	ADDI   x1, x1, 1081344
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x12233000, input2=0x1, res=0x12233001) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 12233001 (304295937), write_enable = 1 
	Output: data_rs1 = 0x12233000 (304295936), data_rs2 = 0x12233000 (304295936)

--------------------------------------
01000460:  	00112a23    	SW     x1, 20(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x14, res=0x10004d8) ,MemRW=Read, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 1, addr_rd = 20, data_rd = 12233001 (304295937), write_enable = 0 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x12233001 (304295937)

--------------------------------------
01000464:  	01412f03    	LW     x30, 30(x2)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x10004c4, input2=0x14, res=0x10004d8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 20, addr_rd = 30, data_rd = 12233001 (304295937), write_enable = 1 
	Output: data_rs1 = 0x10004c4 (16778436), data_rs2 = 0x14 (20)

--------------------------------------
01000468:  	12233eb7    	LUI    x29, 0x12233000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x6, input2=0x12233000, res=0x12233000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 2, addr_rd = 29, data_rd = 12233000 (304295936), write_enable = 1 
	Output: data_rs1 = 0x6 (6), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
0100046c:  	001e8e93    	ADDI   x29, x29, 1998848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x12233000, input2=0x1, res=0x12233001) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 1, addr_rd = 29, data_rd = 12233001 (304295937), write_enable = 1 
	Output: data_rs1 = 0x12233000 (304295936), data_rs2 = 0x12233001 (304295937)

--------------------------------------
01000470:  	01df1a63    	BNE    x30, x29, 1000484
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000470, input2=0x14, res=0x1000484) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x12233001 (304295937), data_rs2 = 0x12233001 (304295937)

--------------------------------------
01000474:  	00120213    	ADDI   x4, x4, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x12233001 (304295937)

--------------------------------------
01000478:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10004c4 (16778436)

--------------------------------------
0100047c:  	fc5216e3    	BNE    x4, x5, 1000441
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100047c, input2=0xffffffcc, res=0x1000448) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000480:  	00301c63    	BNE    x0, x3, 1000498
Execute Stage Signals
	PCSel=ALU(branch_addr=1000498), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000480, input2=0x18, res=0x1000498) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
01000498:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100049c:  	00100193    	ADDI   x3, x0, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12233001 (304295937)

--------------------------------------
010004a0:  	00000073    	ECALL  
rv32ui-p-xor.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x10 (16)

--------------------------------------
01000004:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1e, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0x1e (30), data_rs2 = 0x10 (16)

--------------------------------------
0100000c:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000010:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000014:  	f00ffeb7    	LUI    x29, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 29, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
01000018:  	00fe8e93    	ADDI   x29, x29, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
0100001c:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000020:  	4bdf1063    	BNE    x30, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000020, input2=0x4a0, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
01000024:  	0ff010b7    	LUI    x1, 0x8e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000028:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
0100002c:  	f0f0f137    	LUI    x2, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000030:  	0f010113    	ADDI   x2, x2, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
01000034:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000038:  	ff010eb7    	LUI    x29, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f0, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 29, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f0 (4042322160), data_rs2 = 0x10 (16)

--------------------------------------
0100003c:  	f00e8e93    	ADDI   x29, x29, 4027482112
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000040:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000044:  	47df1e63    	BNE    x30, x29, 10004c1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000044, input2=0x47c, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000048:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff00, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf (15)

--------------------------------------
0100004c:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000050:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff00, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0x10 (16)

--------------------------------------
01000054:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000058:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff, input2=0xf0f0f0f, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100005c:  	0ff01eb7    	LUI    x29, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000060:  	ff0e8e93    	ADDI   x29, x29, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000064:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000068:  	45df1c63    	BNE    x30, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000068, input2=0x458, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
0100006c:  	f00ff0b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 1, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
01000070:  	00f08093    	ADDI   x1, x1, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 1, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
01000074:  	f0f0f137    	LUI    x2, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf00ff00f, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0xf (15)

--------------------------------------
01000078:  	0f010113    	ADDI   x2, x2, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
0100007c:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xf00ff00f, input2=0xf0f0f0f0, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000080:  	00ff0eb7    	LUI    x29, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 29, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf (15)

--------------------------------------
01000084:  	0ffe8e93    	ADDI   x29, x29, 268337152
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000088:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
0100008c:  	43df1a63    	BNE    x30, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100008c, input2=0x434, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000090:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f0, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f0 (4042322160), data_rs2 = 0x10 (16)

--------------------------------------
01000094:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000098:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0x10 (16)

--------------------------------------
0100009c:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010000a0:  	0020c0b3    	XOR    x1, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 1, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010000a4:  	f00ffeb7    	LUI    x29, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 29, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
010000a8:  	00fe8e93    	ADDI   x29, x29, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
010000ac:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
010000b0:  	41d09863    	BNE    x1, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000b0, input2=0x410, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
010000b4:  	ff0100b7    	LUI    x1, 0xffffffe0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
010000b8:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010000bc:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0x10 (16)

--------------------------------------
010000c0:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010000c4:  	0020c133    	XOR    x2, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 2, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010000c8:  	f00ffeb7    	LUI    x29, 0xf00ff000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 29, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
010000cc:  	00fe8e93    	ADDI   x29, x29, 16678912
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
010000d0:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000d4:  	3fd11663    	BNE    x2, x29, 10004d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000d4, input2=0x3ec, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
010000d8:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf00ff00f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x10 (16)

--------------------------------------
010000dc:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010000e0:  	0010c0b3    	XOR    x1, x1, x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff00, input2=0xff00ff00, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 1, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
010000e4:  	00000e93    	ADDI   x29, x0, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000e8:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000ec:  	3dd09a63    	BNE    x1, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000ec, input2=0x3d4, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000f0:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000f4:  	ff0100b7    	LUI    x1, 0xfffffff0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf00ff00f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x10 (16)

--------------------------------------
010000f8:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010000fc:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0x10 (16)

--------------------------------------
01000100:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000104:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000108:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff00f, input2=0x0, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x0 (0)

--------------------------------------
0100010c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000110:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000114:  	fe5210e3    	BNE    x4, x5, 10000f9
Execute Stage Signals
	PCSel=ALU(branch_addr=10000f4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000114, input2=0xffffffe0, res=0x10000f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010000f4:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
010000f8:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010000fc:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf00ff00f, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x10 (16)

--------------------------------------
01000100:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000104:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000108:  	000f0313    	ADDI   x6, x30, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff00f, input2=0x0, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x0 (0)

--------------------------------------
0100010c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000110:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000114:  	fe5210e3    	BNE    x4, x5, 10000f4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000114, input2=0xffffffe0, res=0x10000f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000118:  	f00ffeb7    	LUI    x29, 0xffffff1c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 29, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
0100011c:  	00fe8e93    	ADDI   x29, x29, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
01000120:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
01000124:  	39d31e63    	BNE    x6, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000124, input2=0x39c, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
01000128:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100012c:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000130:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000134:  	f0f0f137    	LUI    x2, 0xf0f0f000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000138:  	0f010113    	ADDI   x2, x2, 251723776
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
0100013c:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000140:  	00000013    	ADDI   x0, x0, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000144:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff00ff00, input2=0x0, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0x0 (0)

--------------------------------------
01000148:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
0100014c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000150:  	fc521ee3    	BNE    x4, x5, 1000115
Execute Stage Signals
	PCSel=ALU(branch_addr=100012c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000150, input2=0xffffffdc, res=0x100012c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100012c:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000130:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000134:  	f0f0f137    	LUI    x2, 0xf0f0f000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000138:  	0f010113    	ADDI   x2, x2, 251723776
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
0100013c:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000140:  	00000013    	ADDI   x0, x0, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000144:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff00ff00, input2=0x0, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0x0 (0)

--------------------------------------
01000148:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
0100014c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000150:  	fc521ee3    	BNE    x4, x5, 1000115
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000150, input2=0xffffffdc, res=0x100012c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000154:  	ff010eb7    	LUI    x29, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f0, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 29, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f0 (4042322160), data_rs2 = 0x10 (16)

--------------------------------------
01000158:  	f00e8e93    	ADDI   x29, x29, 4027482112
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
0100015c:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
01000160:  	37d31063    	BNE    x6, x29, 10004dd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000160, input2=0x360, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000164:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000168:  	00ff00b7    	LUI    x1, 0xf
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff00, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf (15)

--------------------------------------
0100016c:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000170:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff00, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0x10 (16)

--------------------------------------
01000174:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000178:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff, input2=0xf0f0f0f, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100017c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000184:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff00ff0, input2=0x0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x0 (0)

--------------------------------------
01000188:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
0100018c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000190:  	fc521ce3    	BNE    x4, x5, 1000155
Execute Stage Signals
	PCSel=ALU(branch_addr=1000168), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000190, input2=0xffffffd8, res=0x1000168) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 25, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000168:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
0100016c:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000170:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x10 (16)

--------------------------------------
01000174:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000178:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff, input2=0xf0f0f0f, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100017c:  	00000013    	ADDI   x0, x0, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000184:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff00ff0, input2=0x0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x0 (0)

--------------------------------------
01000188:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff (16711935)

--------------------------------------
0100018c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000190:  	fc521ce3    	BNE    x4, x5, 1000168
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000190, input2=0xffffffd8, res=0x1000168) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 25, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000194:  	0ff01eb7    	LUI    x29, 0x8fc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000198:  	ff0e8e93    	ADDI   x29, x29, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
0100019c:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
010001a0:  	33d31063    	BNE    x6, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a0, input2=0x320, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
010001a4:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001a8:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
010001ac:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010001b0:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x10 (16)

--------------------------------------
010001b4:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010001b8:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010001bc:  	00120213    	ADDI   x4, x4, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
010001c0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010001c4:  	fe5212e3    	BNE    x4, x5, 10001a9
Execute Stage Signals
	PCSel=ALU(branch_addr=10001a8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c4, input2=0xffffffe4, res=0x10001a8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001a8:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
010001ac:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010001b0:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf00ff00f, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x10 (16)

--------------------------------------
010001b4:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010001b8:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010001bc:  	00120213    	ADDI   x4, x4, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
010001c0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010001c4:  	fe5212e3    	BNE    x4, x5, 10001a9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c4, input2=0xffffffe4, res=0x10001a8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001c8:  	f00ffeb7    	LUI    x29, 0xf00ff000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 29, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
010001cc:  	00fe8e93    	ADDI   x29, x29, 16678912
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
010001d0:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
010001d4:  	2fdf1663    	BNE    x30, x29, 10004d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001d4, input2=0x2ec, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
010001d8:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001dc:  	0ff010b7    	LUI    x1, 0xff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001e0:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
010001e4:  	f0f0f137    	LUI    x2, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
010001e8:  	0f010113    	ADDI   x2, x2, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
010001ec:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f0:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010001f4:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
010001f8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010001fc:  	fe5210e3    	BNE    x4, x5, 10001e1
Execute Stage Signals
	PCSel=ALU(branch_addr=10001dc), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001fc, input2=0xffffffe0, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010001dc:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001e0:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
010001e4:  	f0f0f137    	LUI    x2, 0xf0f0f000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
010001e8:  	0f010113    	ADDI   x2, x2, 251723776
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
010001ec:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001f0:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010001f4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
010001f8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010001fc:  	fe5210e3    	BNE    x4, x5, 10001dc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001fc, input2=0xffffffe0, res=0x10001dc) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000200:  	ff010eb7    	LUI    x29, 0xfffffffc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f0, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 29, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f0 (4042322160), data_rs2 = 0x10 (16)

--------------------------------------
01000204:  	f00e8e93    	ADDI   x29, x29, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000208:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
0100020c:  	2bdf1a63    	BNE    x30, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100020c, input2=0x2b4, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000210:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000214:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff00, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf (15)

--------------------------------------
01000218:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
0100021c:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff00, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0x10 (16)

--------------------------------------
01000220:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000224:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff, input2=0xf0f0f0f, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000230:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000234:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000238:  	fc521ee3    	BNE    x4, x5, 10001fd
Execute Stage Signals
	PCSel=ALU(branch_addr=1000214), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000238, input2=0xffffffdc, res=0x1000214) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000214:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000218:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
0100021c:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x10 (16)

--------------------------------------
01000220:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000224:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100022c:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff, input2=0xf0f0f0f, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000230:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000234:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000238:  	fc521ee3    	BNE    x4, x5, 10001fd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000238, input2=0xffffffdc, res=0x1000214) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
0100023c:  	0ff01eb7    	LUI    x29, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000240:  	ff0e8e93    	ADDI   x29, x29, 4279140352
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000244:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
01000248:  	27df1c63    	BNE    x30, x29, 10004c5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000248, input2=0x278, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
0100024c:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000250:  	ff0100b7    	LUI    x1, 0xfffffff0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
01000254:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000258:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100025c:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x10 (16)

--------------------------------------
01000260:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000264:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000268:  	00120213    	ADDI   x4, x4, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
0100026c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000270:  	fe5210e3    	BNE    x4, x5, 1000255
Execute Stage Signals
	PCSel=ALU(branch_addr=1000250), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000270, input2=0xffffffe0, res=0x1000250) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000250:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
01000254:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000258:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100025c:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf00ff00f, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x10 (16)

--------------------------------------
01000260:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000264:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000268:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
0100026c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000270:  	fe5210e3    	BNE    x4, x5, 1000250
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000270, input2=0xffffffe0, res=0x1000250) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000274:  	f00ffeb7    	LUI    x29, 0xffffff1c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 29, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
01000278:  	00fe8e93    	ADDI   x29, x29, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
0100027c:  	00f00193    	ADDI   x3, x0, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf, res=0xf) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 15, addr_rd = 3, data_rd = f (15), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf (15)

--------------------------------------
01000280:  	25df1063    	BNE    x30, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000280, input2=0x240, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
01000284:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000288:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100028c:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000290:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000294:  	f0f0f137    	LUI    x2, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000298:  	0f010113    	ADDI   x2, x2, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
0100029c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a0:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010002a4:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
010002a8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010002ac:  	fc521ee3    	BNE    x4, x5, 1000271
Execute Stage Signals
	PCSel=ALU(branch_addr=1000288), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002ac, input2=0xffffffdc, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000288:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100028c:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000290:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000294:  	f0f0f137    	LUI    x2, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000298:  	0f010113    	ADDI   x2, x2, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
0100029c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002a0:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010002a4:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
010002a8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010002ac:  	fc521ee3    	BNE    x4, x5, 1000271
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002ac, input2=0xffffffdc, res=0x1000288) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002b0:  	ff010eb7    	LUI    x29, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f0, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 29, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f0 (4042322160), data_rs2 = 0x10 (16)

--------------------------------------
010002b4:  	f00e8e93    	ADDI   x29, x29, 4027482112
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010002b8:  	01000193    	ADDI   x3, x0, 16
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x10, res=0x10) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 3, data_rd = 10 (16), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010002bc:  	21df1263    	BNE    x30, x29, 10004d9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002bc, input2=0x204, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
010002c0:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002c4:  	00ff00b7    	LUI    x1, 0xf
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff00, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf (15)

--------------------------------------
010002c8:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
010002cc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d4:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff00, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0x10 (16)

--------------------------------------
010002d8:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010002dc:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff, input2=0xf0f0f0f, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010002e0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
010002e4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010002e8:  	fc521ee3    	BNE    x4, x5, 10002c4
Execute Stage Signals
	PCSel=ALU(branch_addr=10002c4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002e8, input2=0xffffffdc, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010002c4:  	00ff00b7    	LUI    x1, 0x800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
010002c8:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
010002cc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010002d4:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x10 (16)

--------------------------------------
010002d8:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010002dc:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff, input2=0xf0f0f0f, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010002e0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff (16711935)

--------------------------------------
010002e4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010002e8:  	fc521ee3    	BNE    x4, x5, 10002c4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002e8, input2=0xffffffdc, res=0x10002c4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010002ec:  	0ff01eb7    	LUI    x29, 0x8fc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010002f0:  	ff0e8e93    	ADDI   x29, x29, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
010002f4:  	01100193    	ADDI   x3, x0, 17
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x11, res=0x11) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 17, addr_rd = 3, data_rd = 11 (17), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11 (17)

--------------------------------------
010002f8:  	1ddf1463    	BNE    x30, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10002f8, input2=0x1c8, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
010002fc:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000300:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x10 (16)

--------------------------------------
01000304:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000308:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
0100030c:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000310:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000314:  	00120213    	ADDI   x4, x4, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000318:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100031c:  	fe5212e3    	BNE    x4, x5, 1000301
Execute Stage Signals
	PCSel=ALU(branch_addr=1000300), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100031c, input2=0xffffffe4, res=0x1000300) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000300:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf00ff00f, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x10 (16)

--------------------------------------
01000304:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000308:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
0100030c:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000310:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000314:  	00120213    	ADDI   x4, x4, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000318:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
0100031c:  	fe5212e3    	BNE    x4, x5, 1000301
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100031c, input2=0xffffffe4, res=0x1000300) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000320:  	f00ffeb7    	LUI    x29, 0xf00ff000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 29, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
01000324:  	00fe8e93    	ADDI   x29, x29, 16678912
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
01000328:  	01200193    	ADDI   x3, x0, 18
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x12, res=0x12) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 18, addr_rd = 3, data_rd = 12 (18), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x12 (18)

--------------------------------------
0100032c:  	19df1a63    	BNE    x30, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100032c, input2=0x194, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
01000330:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000334:  	f0f0f137    	LUI    x2, 0xffffff0f
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff00, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf (15)

--------------------------------------
01000338:  	0f010113    	ADDI   x2, x2, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
0100033c:  	0ff010b7    	LUI    x1, 0xff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000340:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000344:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000348:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
0100034c:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000350:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000354:  	fe5210e3    	BNE    x4, x5, 1000339
Execute Stage Signals
	PCSel=ALU(branch_addr=1000334), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000354, input2=0xffffffe0, res=0x1000334) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000334:  	f0f0f137    	LUI    x2, 0xf0f0f000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000338:  	0f010113    	ADDI   x2, x2, 251723776
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
0100033c:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000340:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000344:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000348:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
0100034c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000350:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000354:  	fe5210e3    	BNE    x4, x5, 1000334
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000354, input2=0xffffffe0, res=0x1000334) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000358:  	ff010eb7    	LUI    x29, 0xfffffffc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f0, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 29, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f0 (4042322160), data_rs2 = 0x10 (16)

--------------------------------------
0100035c:  	f00e8e93    	ADDI   x29, x29, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000360:  	01300193    	ADDI   x3, x0, 19
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x13, res=0x13) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 19, addr_rd = 3, data_rd = 13 (19), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x13 (19)

--------------------------------------
01000364:  	15df1e63    	BNE    x30, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000364, input2=0x15c, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000368:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100036c:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff00, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0x10 (16)

--------------------------------------
01000370:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000374:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff00, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf (15)

--------------------------------------
01000378:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
0100037c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000384:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff, input2=0xf0f0f0f, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000388:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
0100038c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000390:  	fc521ee3    	BNE    x4, x5, 1000355
Execute Stage Signals
	PCSel=ALU(branch_addr=100036c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000390, input2=0xffffffdc, res=0x100036c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100036c:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x10 (16)

--------------------------------------
01000370:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000374:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000378:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
0100037c:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000384:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff, input2=0xf0f0f0f, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000388:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff (16711935)

--------------------------------------
0100038c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000390:  	fc521ee3    	BNE    x4, x5, 1000355
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000390, input2=0xffffffdc, res=0x100036c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000394:  	0ff01eb7    	LUI    x29, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000398:  	ff0e8e93    	ADDI   x29, x29, 4279140352
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
0100039c:  	01400193    	ADDI   x3, x0, 20
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x14, res=0x14) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 20, addr_rd = 3, data_rd = 14 (20), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x14 (20)

--------------------------------------
010003a0:  	13df1063    	BNE    x30, x29, 10004dd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003a0, input2=0x120, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
010003a4:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003a8:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x10 (16)

--------------------------------------
010003ac:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010003b0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003b4:  	ff0100b7    	LUI    x1, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
010003b8:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010003bc:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010003c0:  	00120213    	ADDI   x4, x4, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
010003c4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010003c8:  	fe5210e3    	BNE    x4, x5, 10003ad
Execute Stage Signals
	PCSel=ALU(branch_addr=10003a8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003c8, input2=0xffffffe0, res=0x10003a8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003a8:  	0f0f1137    	LUI    x2, 0xf0f1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf00ff00f, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x10 (16)

--------------------------------------
010003ac:  	f0f10113    	ADDI   x2, x2, 4042326016
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
010003b0:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003b4:  	ff0100b7    	LUI    x1, 0xfffffff0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
010003b8:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
010003bc:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff00, input2=0xf0f0f0f, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010003c0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
010003c4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
010003c8:  	fe5210e3    	BNE    x4, x5, 10003a8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003c8, input2=0xffffffe0, res=0x10003a8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010003cc:  	f00ffeb7    	LUI    x29, 0xffffff1c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 29, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
010003d0:  	00fe8e93    	ADDI   x29, x29, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
010003d4:  	01500193    	ADDI   x3, x0, 21
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x15, res=0x15) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 21, addr_rd = 3, data_rd = 15 (21), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x15 (21)

--------------------------------------
010003d8:  	0fdf1463    	BNE    x30, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10003d8, input2=0xe8, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
010003dc:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003e0:  	f0f0f137    	LUI    x2, 0xf0f0f000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff00, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf (15)

--------------------------------------
010003e4:  	0f010113    	ADDI   x2, x2, 251723776
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
010003e8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003ec:  	0ff010b7    	LUI    x1, 0xff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010003f0:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
010003f4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003f8:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010003fc:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000400:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000404:  	fc521ee3    	BNE    x4, x5, 10003c9
Execute Stage Signals
	PCSel=ALU(branch_addr=10003e0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000404, input2=0xffffffdc, res=0x10003e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010003e0:  	f0f0f137    	LUI    x2, 0xf0f0f000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f0f000, res=0xf0f0f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f000 (4042321920), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
010003e4:  	0f010113    	ADDI   x2, x2, 251723776
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f0f000, input2=0xf0, res=0xf0f0f0f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 2, data_rd = f0f0f0f0 (4042322160), write_enable = 1 
	Output: data_rs1 = 0xf0f0f000 (4042321920), data_rs2 = 0x10 (16)

--------------------------------------
010003e8:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003ec:  	0ff010b7    	LUI    x1, 0xff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010003f0:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
010003f4:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010003f8:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff0, input2=0xf0f0f0f0, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
010003fc:  	00120213    	ADDI   x4, x4, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000400:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f0 (4042322160)

--------------------------------------
01000404:  	fc521ee3    	BNE    x4, x5, 10003c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000404, input2=0xffffffdc, res=0x10003e0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000408:  	ff010eb7    	LUI    x29, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f0, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 29, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f0 (4042322160), data_rs2 = 0x10 (16)

--------------------------------------
0100040c:  	f00e8e93    	ADDI   x29, x29, 4027482112
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000410:  	01600193    	ADDI   x3, x0, 22
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x16, res=0x16) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 22, addr_rd = 3, data_rd = 16 (22), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x16 (22)

--------------------------------------
01000414:  	0bdf1663    	BNE    x30, x29, 10004d1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000414, input2=0xac, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000418:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100041c:  	0f0f1137    	LUI    x2, 0xf0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff00, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0x10 (16)

--------------------------------------
01000420:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000424:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100042c:  	00ff00b7    	LUI    x1, 0xf
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff00, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xf (15)

--------------------------------------
01000430:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000434:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff, input2=0xf0f0f0f, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000438:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
0100043c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000440:  	fc521ee3    	BNE    x4, x5, 100041c
Execute Stage Signals
	PCSel=ALU(branch_addr=100041c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000440, input2=0xffffffdc, res=0x100041c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100041c:  	0f0f1137    	LUI    x2, 0xe2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xf0f1000, res=0xf0f1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 16, addr_rd = 2, data_rd = f0f1000 (252645376), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x10 (16)

--------------------------------------
01000420:  	f0f10113    	ADDI   x2, x2, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf0f1000, input2=0xffffff0f, res=0xf0f0f0f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 15, addr_rd = 2, data_rd = f0f0f0f (252645135), write_enable = 1 
	Output: data_rs1 = 0xf0f1000 (252645376), data_rs2 = 0xf (15)

--------------------------------------
01000424:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100042c:  	00ff00b7    	LUI    x1, 0xf
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000430:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000434:  	0020cf33    	XOR    x30, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff, input2=0xf0f0f0f, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 30, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000438:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff (16711935)

--------------------------------------
0100043c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf0f0f0f (252645135)

--------------------------------------
01000440:  	fc521ee3    	BNE    x4, x5, 100041c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000440, input2=0xffffffdc, res=0x100041c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 29, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000444:  	0ff01eb7    	LUI    x29, 0x8fc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000448:  	ff0e8e93    	ADDI   x29, x29, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
0100044c:  	01700193    	ADDI   x3, x0, 23
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x17, res=0x17) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 23, addr_rd = 3, data_rd = 17 (23), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x17 (23)

--------------------------------------
01000450:  	07df1863    	BNE    x30, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000450, input2=0x70, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
01000454:  	ff0100b7    	LUI    x1, 0xffffffe0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf0f0f0f, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 1, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xf0f0f0f (252645135), data_rs2 = 0x10 (16)

--------------------------------------
01000458:  	f0008093    	ADDI   x1, x1, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
0100045c:  	00104133    	XOR    x2, x0, x1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=XOR(input1=0x0, input2=0xff00ff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 2, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000460:  	ff010eb7    	LUI    x29, 0xff010000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff00, input2=0xff010000, res=0xff010000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 16, addr_rd = 29, data_rd = ff010000 (4278255616), write_enable = 1 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0x10 (16)

--------------------------------------
01000464:  	f00e8e93    	ADDI   x29, x29, 4027482112
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff010000, input2=0xffffff00, res=0xff00ff00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = ff00ff00 (4278255360), write_enable = 1 
	Output: data_rs1 = 0xff010000 (4278255616), data_rs2 = 0x0 (0)

--------------------------------------
01000468:  	01800193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x18, res=0x18) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 24, addr_rd = 3, data_rd = 18 (24), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x18 (24)

--------------------------------------
0100046c:  	05d11a63    	BNE    x2, x29, 10004c9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100046c, input2=0x54, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff00 (4278255360), data_rs2 = 0xff00ff00 (4278255360)

--------------------------------------
01000470:  	00ff00b7    	LUI    x1, 0xff0000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000474:  	0ff08093    	ADDI   x1, x1, 267419648
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000478:  	0000c133    	XOR    x2, x1, x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=XOR(input1=0xff00ff, input2=0x0, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 2, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0x0 (0)

--------------------------------------
0100047c:  	00ff0eb7    	LUI    x29, 0xff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff0, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 29, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0xf (15)

--------------------------------------
01000480:  	0ffe8e93    	ADDI   x29, x29, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
01000484:  	01900193    	ADDI   x3, x0, 25
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x19, res=0x19) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 25, addr_rd = 3, data_rd = 19 (25), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x19 (25)

--------------------------------------
01000488:  	03d11c63    	BNE    x2, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000488, input2=0x38, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xff00ff (16711935)

--------------------------------------
0100048c:  	000040b3    	XOR    x1, x0, x0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=reg, ASel=reg, ALUSel=XOR(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 1, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000490:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000494:  	01a00193    	ADDI   x3, x0, 26
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1a, res=0x1a) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 26, addr_rd = 3, data_rd = 1a (26), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1a (26)

--------------------------------------
01000498:  	03d09463    	BNE    x1, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000498, input2=0x28, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100049c:  	111110b7    	LUI    x1, 0x900
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00ff, input2=0x11111000, res=0x11111000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 17, addr_rd = 1, data_rd = 11111000 (286330880), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0x11 (17)

--------------------------------------
010004a0:  	11108093    	ADDI   x1, x1, 273
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x11111000, input2=0x111, res=0x11111111) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 17, addr_rd = 1, data_rd = 11111111 (286331153), write_enable = 1 
	Output: data_rs1 = 0x11111000 (286330880), data_rs2 = 0x11 (17)

--------------------------------------
010004a4:  	22222137    	LUI    x2, 0x222
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x2, input2=0x22222000, res=0x22222000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 2, addr_rd = 2, data_rd = 22222000 (572661760), write_enable = 1 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0xff00ff (16711935)

--------------------------------------
010004a8:  	22210113    	ADDI   x2, x2, 546
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x22222000, input2=0x222, res=0x22222222) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 2, addr_rs2 = 2, addr_rd = 2, data_rd = 22222222 (572662306), write_enable = 1 
	Output: data_rs1 = 0x22222000 (572661760), data_rs2 = 0x22222000 (572661760)

--------------------------------------
010004ac:  	0020c033    	XOR    x0, x1, x2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=XOR(input1=0x11111111, input2=0x22222222, res=0x33333333) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 2, addr_rd = 0, data_rd = 33333333 (858993459), write_enable = 1 
	Output: data_rs1 = 0x11111111 (286331153), data_rs2 = 0x22222222 (572662306)

--------------------------------------
010004b0:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004b4:  	01b00193    	ADDI   x3, x0, 27
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1b, res=0x1b) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 27, addr_rd = 3, data_rd = 1b (27), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1b (27)

--------------------------------------
010004b8:  	01d01463    	BNE    x0, x29, 10004c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004b8, input2=0x8, res=0x10004c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010004bc:  	00301c63    	BNE    x0, x3, 10004d4
Execute Stage Signals
	PCSel=ALU(branch_addr=10004d4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10004bc, input2=0x18, res=0x10004d4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1b (27)

--------------------------------------
010004d4:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010004d8:  	00100193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x11111111 (286331153)

--------------------------------------
010004dc:  	00000073    	ECALL  
rv32ui-p-xori.x
WARNING: ./components/memory.v:48: $readmemh(program.x): Not enough words in the file for the requested range [0:262143].
VCD info: dumpfile testbench.vcd opened for output.
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0xxxxxxxxx, input2=0xxxxxxxxx, res=0xxxxxxxxx) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = x, addr_rs2 = x, addr_rd = x, data_rd = xxxxxxxx (x), write_enable = x 
	Output: data_rs1 = 0xxxxxxxxx (x), data_rs2 = 0xxxxxxxxx (x)

--------------------------------------
01000000:  	00ff10b7    	LUI    x1, 0xff1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1e, input2=0xff1000, res=0xff1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff1000 (16715776), write_enable = 1 
	Output: data_rs1 = 0x1e (30), data_rs2 = 0xf (15)

--------------------------------------
01000004:  	f0008093    	ADDI   x1, x1, 4026564608
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff1000, input2=0xffffff00, res=0xff0f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff0f00 (16715520), write_enable = 1 
	Output: data_rs1 = 0xff1000 (16715776), data_rs2 = 0x0 (0)

--------------------------------------
01000008:  	f0f0cf13    	XORI   x30, x1, 4294967055
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=XOR(input1=0xff0f00, input2=0xffffff0f, res=0xff00f00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = ff00f00f (4278251535), write_enable = 1 
	Output: data_rs1 = 0xff0f00 (16715520), data_rs2 = 0xf (15)

--------------------------------------
0100000c:  	ff00feb7    	LUI    x29, 0xfffffff0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff0f00, input2=0xff00f000, res=0xff00f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 29, data_rd = ff00f000 (4278251520), write_enable = 1 
	Output: data_rs1 = 0xff0f00 (16715520), data_rs2 = 0x10 (16)

--------------------------------------
01000010:  	00fe8e93    	ADDI   x29, x29, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff00f000, input2=0xf, res=0xff00f00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = ff00f00f (4278251535), write_enable = 1 
	Output: data_rs1 = 0xff00f000 (4278251520), data_rs2 = 0xf (15)

--------------------------------------
01000014:  	00200193    	ADDI   x3, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 3, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000018:  	1ddf1663    	BNE    x30, x29, 10001e4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000018, input2=0x1cc, res=0x10001e4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00f00f (4278251535), data_rs2 = 0xff00f00f (4278251535)

--------------------------------------
0100001c:  	0ff010b7    	LUI    x1, 0x8e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000020:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000024:  	0f00cf13    	XORI   x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=XOR(input1=0xff00ff0, input2=0xf0, res=0xff00f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = ff00f00 (267390720), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x10 (16)

--------------------------------------
01000028:  	0ff01eb7    	LUI    x29, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
0100002c:  	f00e8e93    	ADDI   x29, x29, 4027482112
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xffffff00, res=0xff00f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = ff00f00 (267390720), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x0 (0)

--------------------------------------
01000030:  	00300193    	ADDI   x3, x0, 3
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x3, res=0x3) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 3, data_rd = 3 (3), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000034:  	1bdf1863    	BNE    x30, x29, 10001f1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000034, input2=0x1b0, res=0x10001e4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00f00 (267390720), data_rs2 = 0xff00f00 (267390720)

--------------------------------------
01000038:  	00ff10b7    	LUI    x1, 0xff1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00f00, input2=0xff1000, res=0xff1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff1000 (16715776), write_enable = 1 
	Output: data_rs1 = 0xff00f00 (267390720), data_rs2 = 0xf (15)

--------------------------------------
0100003c:  	8ff08093    	ADDI   x1, x1, 2414903296
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff1000, input2=0xfffff8ff, res=0xff08ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff08ff (16713983), write_enable = 1 
	Output: data_rs1 = 0xff1000 (16715776), data_rs2 = 0x1f (31)

--------------------------------------
01000040:  	70f0cf13    	XORI   x30, x1, 1807
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=XOR(input1=0xff08ff, input2=0x70f, res=0xff0ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = ff0ff0 (16715760), write_enable = 1 
	Output: data_rs1 = 0xff08ff (16713983), data_rs2 = 0xf (15)

--------------------------------------
01000044:  	00ff1eb7    	LUI    x29, 0xf
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff0ff0, input2=0xff1000, res=0xff1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 29, data_rd = ff1000 (16715776), write_enable = 1 
	Output: data_rs1 = 0xff0ff0 (16715760), data_rs2 = 0xf (15)

--------------------------------------
01000048:  	ff0e8e93    	ADDI   x29, x29, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff1000, input2=0xfffffff0, res=0xff0ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = ff0ff0 (16715760), write_enable = 1 
	Output: data_rs1 = 0xff1000 (16715776), data_rs2 = 0x10 (16)

--------------------------------------
0100004c:  	00400193    	ADDI   x3, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x4, res=0x4) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 4, addr_rd = 3, data_rd = 4 (4), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x4 (4)

--------------------------------------
01000050:  	19df1a63    	BNE    x30, x29, 10001e4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000050, input2=0x194, res=0x10001e4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff0ff0 (16715760), data_rs2 = 0xff0ff0 (16715760)

--------------------------------------
01000054:  	f00ff0b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 1, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
01000058:  	00f08093    	ADDI   x1, x1, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 1, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
0100005c:  	0f00cf13    	XORI   x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=XOR(input1=0xf00ff00f, input2=0xf0, res=0xf00ff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = f00ff0ff (4027576575), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x10 (16)

--------------------------------------
01000060:  	f00ffeb7    	LUI    x29, 0xf00ff000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 29, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
01000064:  	0ffe8e93    	ADDI   x29, x29, 268337152
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xff, res=0xf00ff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = f00ff0ff (4027576575), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0x1f (31)

--------------------------------------
01000068:  	00500193    	ADDI   x3, x0, 5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x5, res=0x5) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 5, addr_rd = 3, data_rd = 5 (5), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x5 (5)

--------------------------------------
0100006c:  	17df1c63    	BNE    x30, x29, 10001e9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x100006c, input2=0x178, res=0x10001e4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf00ff0ff (4027576575), data_rs2 = 0xf00ff0ff (4027576575)

--------------------------------------
01000070:  	ff00f0b7    	LUI    x1, 0xff00f000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf00ff00f, input2=0xff00f000, res=0xff00f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00f000 (4278251520), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x10 (16)

--------------------------------------
01000074:  	70008093    	ADDI   x1, x1, 1879080960
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff00f000, input2=0x700, res=0xff00f700) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 0, addr_rd = 1, data_rd = ff00f700 (4278253312), write_enable = 1 
	Output: data_rs1 = 0xff00f000 (4278251520), data_rs2 = 0x0 (0)

--------------------------------------
01000078:  	70f0c093    	XORI   x1, x1, 1807
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=XOR(input1=0xff00f700, input2=0x70f, res=0xff00f00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 1, data_rd = ff00f00f (4278251535), write_enable = 1 
	Output: data_rs1 = 0xff00f700 (4278253312), data_rs2 = 0xf (15)

--------------------------------------
0100007c:  	ff00feb7    	LUI    x29, 0xfffffff0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00f00f, input2=0xff00f000, res=0xff00f000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 29, data_rd = ff00f000 (4278251520), write_enable = 1 
	Output: data_rs1 = 0xff00f00f (4278251535), data_rs2 = 0x10 (16)

--------------------------------------
01000080:  	00fe8e93    	ADDI   x29, x29, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff00f000, input2=0xf, res=0xff00f00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 15, addr_rd = 29, data_rd = ff00f00f (4278251535), write_enable = 1 
	Output: data_rs1 = 0xff00f000 (4278251520), data_rs2 = 0xf (15)

--------------------------------------
01000084:  	00600193    	ADDI   x3, x0, 6
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x6, res=0x6) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 6, addr_rd = 3, data_rd = 6 (6), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x6 (6)

--------------------------------------
01000088:  	15d09e63    	BNE    x1, x29, 10001e4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000088, input2=0x15c, res=0x10001e4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 28, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00f00f (4278251535), data_rs2 = 0xff00f00f (4278251535)

--------------------------------------
0100008c:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000090:  	0ff010b7    	LUI    x1, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000094:  	ff008093    	ADDI   x1, x1, 4278222848
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000098:  	0f00cf13    	XORI   x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=XOR(input1=0xff00ff0, input2=0xf0, res=0xff00f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = ff00f00 (267390720), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x10 (16)

--------------------------------------
0100009c:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff00f00, input2=0x0, res=0xff00f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ff00f00 (267390720), write_enable = 1 
	Output: data_rs1 = 0xff00f00 (267390720), data_rs2 = 0x0 (0)

--------------------------------------
010000a0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
010000a4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010000a8:  	fe5214e3    	BNE    x4, x5, 1000090
Execute Stage Signals
	PCSel=ALU(branch_addr=1000090), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000a8, input2=0xffffffe8, res=0x1000090) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000090:  	0ff010b7    	LUI    x1, 0x8e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000094:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000098:  	0f00cf13    	XORI   x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=XOR(input1=0xff00ff0, input2=0xf0, res=0xff00f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = ff00f00 (267390720), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x10 (16)

--------------------------------------
0100009c:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff00f00, input2=0x0, res=0xff00f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ff00f00 (267390720), write_enable = 1 
	Output: data_rs1 = 0xff00f00 (267390720), data_rs2 = 0x0 (0)

--------------------------------------
010000a0:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
010000a4:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010000a8:  	fe5214e3    	BNE    x4, x5, 100008d
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000a8, input2=0xffffffe8, res=0x1000090) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010000ac:  	0ff01eb7    	LUI    x29, 0xff01000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010000b0:  	f00e8e93    	ADDI   x29, x29, 4027482112
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xffffff00, res=0xff00f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = ff00f00 (267390720), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x0 (0)

--------------------------------------
010000b4:  	00700193    	ADDI   x3, x0, 7
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x7, res=0x7) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 7, addr_rd = 3, data_rd = 7 (7), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x7 (7)

--------------------------------------
010000b8:  	13d31663    	BNE    x6, x29, 10001f5
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000b8, input2=0x12c, res=0x10001e4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 12, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00f00 (267390720), data_rs2 = 0xff00f00 (267390720)

--------------------------------------
010000bc:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000c0:  	00ff10b7    	LUI    x1, 0xf
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00f00, input2=0xff1000, res=0xff1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff1000 (16715776), write_enable = 1 
	Output: data_rs1 = 0xff00f00 (267390720), data_rs2 = 0xf (15)

--------------------------------------
010000c4:  	8ff08093    	ADDI   x1, x1, 4294965503
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff1000, input2=0xfffff8ff, res=0xff08ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff08ff (16713983), write_enable = 1 
	Output: data_rs1 = 0xff1000 (16715776), data_rs2 = 0x1f (31)

--------------------------------------
010000c8:  	70f0cf13    	XORI   x30, x1, 1807
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=XOR(input1=0xff08ff, input2=0x70f, res=0xff0ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = ff0ff0 (16715760), write_enable = 1 
	Output: data_rs1 = 0xff08ff (16713983), data_rs2 = 0xf (15)

--------------------------------------
010000cc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000d0:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0ff0, input2=0x0, res=0xff0ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ff0ff0 (16715760), write_enable = 1 
	Output: data_rs1 = 0xff0ff0 (16715760), data_rs2 = 0x0 (0)

--------------------------------------
010000d4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff08ff (16713983)

--------------------------------------
010000d8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010000dc:  	fe5212e3    	BNE    x4, x5, 10000c0
Execute Stage Signals
	PCSel=ALU(branch_addr=10000c0), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000dc, input2=0xffffffe4, res=0x10000c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010000c0:  	00ff10b7    	LUI    x1, 0x800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff0ff0, input2=0xff1000, res=0xff1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff1000 (16715776), write_enable = 1 
	Output: data_rs1 = 0xff0ff0 (16715760), data_rs2 = 0xf (15)

--------------------------------------
010000c4:  	8ff08093    	ADDI   x1, x1, 4294965503
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff1000, input2=0xfffff8ff, res=0xff08ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff08ff (16713983), write_enable = 1 
	Output: data_rs1 = 0xff1000 (16715776), data_rs2 = 0x1f (31)

--------------------------------------
010000c8:  	70f0cf13    	XORI   x30, x1, 1807
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=XOR(input1=0xff08ff, input2=0x70f, res=0xff0ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = ff0ff0 (16715760), write_enable = 1 
	Output: data_rs1 = 0xff08ff (16713983), data_rs2 = 0xf (15)

--------------------------------------
010000cc:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000d0:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0ff0, input2=0x0, res=0xff0ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = ff0ff0 (16715760), write_enable = 1 
	Output: data_rs1 = 0xff0ff0 (16715760), data_rs2 = 0x0 (0)

--------------------------------------
010000d4:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff08ff (16713983)

--------------------------------------
010000d8:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010000dc:  	fe5212e3    	BNE    x4, x5, 10000c0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000dc, input2=0xffffffe4, res=0x10000c0) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010000e0:  	00ff1eb7    	LUI    x29, 0x81c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff0ff0, input2=0xff1000, res=0xff1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 29, data_rd = ff1000 (16715776), write_enable = 1 
	Output: data_rs1 = 0xff0ff0 (16715760), data_rs2 = 0xf (15)

--------------------------------------
010000e4:  	ff0e8e93    	ADDI   x29, x29, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff1000, input2=0xfffffff0, res=0xff0ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = ff0ff0 (16715760), write_enable = 1 
	Output: data_rs1 = 0xff1000 (16715776), data_rs2 = 0x10 (16)

--------------------------------------
010000e8:  	00800193    	ADDI   x3, x0, 8
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x8, res=0x8) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 8, addr_rd = 3, data_rd = 8 (8), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x8 (8)

--------------------------------------
010000ec:  	0fd31c63    	BNE    x6, x29, 10001e4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10000ec, input2=0xf8, res=0x10001e4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff0ff0 (16715760), data_rs2 = 0xff0ff0 (16715760)

--------------------------------------
010000f0:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010000f4:  	f00ff0b7    	LUI    x1, 0xf00ff000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 1, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
010000f8:  	00f08093    	ADDI   x1, x1, 15761408
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 1, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
010000fc:  	0f00cf13    	XORI   x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=XOR(input1=0xf00ff00f, input2=0xf0, res=0xf00ff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = f00ff0ff (4027576575), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x10 (16)

--------------------------------------
01000100:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000108:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff0ff, input2=0x0, res=0xf00ff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = f00ff0ff (4027576575), write_enable = 1 
	Output: data_rs1 = 0xf00ff0ff (4027576575), data_rs2 = 0x0 (0)

--------------------------------------
0100010c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
01000110:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000114:  	fe5210e3    	BNE    x4, x5, 10000f4
Execute Stage Signals
	PCSel=ALU(branch_addr=10000f4), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000114, input2=0xffffffe0, res=0x10000f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
010000f4:  	f00ff0b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 1, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
010000f8:  	00f08093    	ADDI   x1, x1, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 1, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
010000fc:  	0f00cf13    	XORI   x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=XOR(input1=0xf00ff00f, input2=0xf0, res=0xf00ff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = f00ff0ff (4027576575), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x10 (16)

--------------------------------------
01000100:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000108:  	000f0313    	ADDI   x6, x30, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff0ff, input2=0x0, res=0xf00ff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 0, addr_rd = 6, data_rd = f00ff0ff (4027576575), write_enable = 1 
	Output: data_rs1 = 0xf00ff0ff (4027576575), data_rs2 = 0x0 (0)

--------------------------------------
0100010c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
01000110:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000114:  	fe5210e3    	BNE    x4, x5, 10000f9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000114, input2=0xffffffe0, res=0x10000f4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 1, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000118:  	f00ffeb7    	LUI    x29, 0xf00ff000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 29, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
0100011c:  	0ffe8e93    	ADDI   x29, x29, 268337152
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xff, res=0xf00ff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = f00ff0ff (4027576575), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0x1f (31)

--------------------------------------
01000120:  	00900193    	ADDI   x3, x0, 9
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x9, res=0x9) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 9, addr_rd = 3, data_rd = 9 (9), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x9 (9)

--------------------------------------
01000124:  	0dd31063    	BNE    x6, x29, 1000201
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000124, input2=0xc0, res=0x10001e4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 6, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf00ff0ff (4027576575), data_rs2 = 0xf00ff0ff (4027576575)

--------------------------------------
01000128:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
0100012c:  	0ff010b7    	LUI    x1, 0xff
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000130:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000134:  	0f00cf13    	XORI   x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=XOR(input1=0xff00ff0, input2=0xf0, res=0xff00f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = ff00f00 (267390720), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x10 (16)

--------------------------------------
01000138:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
0100013c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000140:  	fe5216e3    	BNE    x4, x5, 100012c
Execute Stage Signals
	PCSel=ALU(branch_addr=100012c), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000140, input2=0xffffffec, res=0x100012c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
0100012c:  	0ff010b7    	LUI    x1, 0x8e0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 1, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000130:  	ff008093    	ADDI   x1, x1, 4294967280
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xfffffff0, res=0xff00ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 1, data_rd = ff00ff0 (267390960), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x10 (16)

--------------------------------------
01000134:  	0f00cf13    	XORI   x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=XOR(input1=0xff00ff0, input2=0xf0, res=0xff00f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = ff00f00 (267390720), write_enable = 1 
	Output: data_rs1 = 0xff00ff0 (267390960), data_rs2 = 0x10 (16)

--------------------------------------
01000138:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff00ff0 (267390960)

--------------------------------------
0100013c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000140:  	fe5216e3    	BNE    x4, x5, 100012c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000140, input2=0xffffffec, res=0x100012c) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 13, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000144:  	0ff01eb7    	LUI    x29, 0x8fc
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0x0, input2=0xff01000, res=0xff01000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 29, data_rd = ff01000 (267390976), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
01000148:  	f00e8e93    	ADDI   x29, x29, 4294967040
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff01000, input2=0xffffff00, res=0xff00f00) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 0, addr_rd = 29, data_rd = ff00f00 (267390720), write_enable = 1 
	Output: data_rs1 = 0xff01000 (267390976), data_rs2 = 0x0 (0)

--------------------------------------
0100014c:  	00a00193    	ADDI   x3, x0, 10
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xa, res=0xa) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 10, addr_rd = 3, data_rd = a (10), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xa (10)

--------------------------------------
01000150:  	09df1a63    	BNE    x30, x29, 10001e4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000150, input2=0x94, res=0x10001e4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 20, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff00f00 (267390720), data_rs2 = 0xff00f00 (267390720)

--------------------------------------
01000154:  	00000213    	ADDI   x4, x0, 4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000158:  	00ff10b7    	LUI    x1, 0xff1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff00f00, input2=0xff1000, res=0xff1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff1000 (16715776), write_enable = 1 
	Output: data_rs1 = 0xff00f00 (267390720), data_rs2 = 0xf (15)

--------------------------------------
0100015c:  	fff08093    	ADDI   x1, x1, 4293951488
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff1000, input2=0xffffffff, res=0xff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff0fff (16715775), write_enable = 1 
	Output: data_rs1 = 0xff1000 (16715776), data_rs2 = 0x1f (31)

--------------------------------------
01000160:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000164:  	00f0cf13    	XORI   x30, x1, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=XOR(input1=0xff0fff, input2=0xf, res=0xff0ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = ff0ff0 (16715760), write_enable = 1 
	Output: data_rs1 = 0xff0fff (16715775), data_rs2 = 0xf (15)

--------------------------------------
01000168:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff0fff (16715775)

--------------------------------------
0100016c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000170:  	fe5214e3    	BNE    x4, x5, 1000158
Execute Stage Signals
	PCSel=ALU(branch_addr=1000158), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000170, input2=0xffffffe8, res=0x1000158) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000158:  	00ff10b7    	LUI    x1, 0x800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff0ff0, input2=0xff1000, res=0xff1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff1000 (16715776), write_enable = 1 
	Output: data_rs1 = 0xff0ff0 (16715760), data_rs2 = 0xf (15)

--------------------------------------
0100015c:  	fff08093    	ADDI   x1, x1, 4294967295
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff1000, input2=0xffffffff, res=0xff0fff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff0fff (16715775), write_enable = 1 
	Output: data_rs1 = 0xff1000 (16715776), data_rs2 = 0x1f (31)

--------------------------------------
01000160:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000164:  	00f0cf13    	XORI   x30, x1, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=XOR(input1=0xff0fff, input2=0xf, res=0xff0ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 30, data_rd = ff0ff0 (16715760), write_enable = 1 
	Output: data_rs1 = 0xff0fff (16715775), data_rs2 = 0xf (15)

--------------------------------------
01000168:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xff0fff (16715775)

--------------------------------------
0100016c:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
01000170:  	fe5214e3    	BNE    x4, x5, 1000155
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000170, input2=0xffffffe8, res=0x1000158) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 9, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
01000174:  	00ff1eb7    	LUI    x29, 0xff1000
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0xff0ff0, input2=0xff1000, res=0xff1000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 29, data_rd = ff1000 (16715776), write_enable = 1 
	Output: data_rs1 = 0xff0ff0 (16715760), data_rs2 = 0xf (15)

--------------------------------------
01000178:  	ff0e8e93    	ADDI   x29, x29, 4279140352
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff1000, input2=0xfffffff0, res=0xff0ff0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 16, addr_rd = 29, data_rd = ff0ff0 (16715760), write_enable = 1 
	Output: data_rs1 = 0xff1000 (16715776), data_rs2 = 0x10 (16)

--------------------------------------
0100017c:  	00b00193    	ADDI   x3, x0, 11
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xb, res=0xb) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 11, addr_rd = 3, data_rd = b (11), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xb (11)

--------------------------------------
01000180:  	07df1263    	BNE    x30, x29, 10001fd
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x1000180, input2=0x64, res=0x10001e4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 4, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xff0ff0 (16715760), data_rs2 = 0xff0ff0 (16715760)

--------------------------------------
01000184:  	00000213    	ADDI   x4, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 4, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000188:  	f00ff0b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 1, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
0100018c:  	00f08093    	ADDI   x1, x1, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 1, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
01000190:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000198:  	0f00cf13    	XORI   x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=XOR(input1=0xf00ff00f, input2=0xf0, res=0xf00ff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = f00ff0ff (4027576575), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x10 (16)

--------------------------------------
0100019c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
010001a0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001a4:  	fe5212e3    	BNE    x4, x5, 1000188
Execute Stage Signals
	PCSel=ALU(branch_addr=1000188), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a4, input2=0xffffffe4, res=0x1000188) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0x2 (2)

--------------------------------------
01000188:  	f00ff0b7    	LUI    x1, 0xffffff00
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 1, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
0100018c:  	00f08093    	ADDI   x1, x1, 15
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xf, res=0xf00ff00f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 1, data_rd = f00ff00f (4027576335), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0xf (15)

--------------------------------------
01000190:  	00000013    	ADDI   x0, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 0, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
01000198:  	0f00cf13    	XORI   x30, x1, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=XOR(input1=0xf00ff00f, input2=0xf0, res=0xf00ff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 16, addr_rd = 30, data_rd = f00ff0ff (4027576575), write_enable = 1 
	Output: data_rs1 = 0xf00ff00f (4027576335), data_rs2 = 0x10 (16)

--------------------------------------
0100019c:  	00120213    	ADDI   x4, x4, 1
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x1, input2=0x1, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 1, addr_rd = 4, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x1 (1), data_rs2 = 0xf00ff00f (4027576335)

--------------------------------------
010001a0:  	00200293    	ADDI   x5, x0, 2
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x2, res=0x2) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 2, addr_rd = 5, data_rd = 2 (2), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x2 (2)

--------------------------------------
010001a4:  	fe5212e3    	BNE    x4, x5, 1000188
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001a4, input2=0xffffffe4, res=0x1000188) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 4, addr_rs2 = 5, addr_rd = 5, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x2 (2), data_rs2 = 0x2 (2)

--------------------------------------
010001a8:  	f00ffeb7    	LUI    x29, 0xffffff1c
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=LUI(input1=0x1f, input2=0xf00ff000, res=0xf00ff000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 31, addr_rs2 = 0, addr_rd = 29, data_rd = f00ff000 (4027576320), write_enable = 1 
	Output: data_rs1 = 0x1f (31), data_rs2 = 0x0 (0)

--------------------------------------
010001ac:  	0ffe8e93    	ADDI   x29, x29, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0xf00ff000, input2=0xff, res=0xf00ff0ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 29, addr_rs2 = 31, addr_rd = 29, data_rd = f00ff0ff (4027576575), write_enable = 1 
	Output: data_rs1 = 0xf00ff000 (4027576320), data_rs2 = 0x1f (31)

--------------------------------------
010001b0:  	00c00193    	ADDI   x3, x0, 12
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xc, res=0xc) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 12, addr_rd = 3, data_rd = c (12), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xc (12)

--------------------------------------
010001b4:  	03df1863    	BNE    x30, x29, 10001e4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001b4, input2=0x30, res=0x10001e4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 29, addr_rd = 16, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf00ff0ff (4027576575), data_rs2 = 0xf00ff0ff (4027576575)

--------------------------------------
010001b8:  	0f004093    	XORI   x1, x0, 2272
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=XOR(input1=0x0, input2=0xf0, res=0xf0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 1, data_rd = f0 (240), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010001bc:  	0f000e93    	ADDI   x29, x0, 240
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xf0, res=0xf0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 16, addr_rd = 29, data_rd = f0 (240), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x10 (16)

--------------------------------------
010001c0:  	00d00193    	ADDI   x3, x0, 13
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xd, res=0xd) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 13, addr_rd = 3, data_rd = d (13), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xd (13)

--------------------------------------
010001c4:  	03d09063    	BNE    x1, x29, 10001e4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001c4, input2=0x20, res=0x10001e4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 29, addr_rd = 0, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0xf0 (240), data_rs2 = 0xf0 (240)

--------------------------------------
010001c8:  	00ff00b7    	LUI    x1, 0x800
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=LUI(input1=0xf00ff0ff, input2=0xff0000, res=0xff0000) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 30, addr_rs2 = 15, addr_rd = 1, data_rd = ff0000 (16711680), write_enable = 1 
	Output: data_rs1 = 0xf00ff0ff (4027576575), data_rs2 = 0xf (15)

--------------------------------------
010001cc:  	0ff08093    	ADDI   x1, x1, 255
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0xff0000, input2=0xff, res=0xff00ff) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 31, addr_rd = 1, data_rd = ff00ff (16711935), write_enable = 1 
	Output: data_rs1 = 0xff0000 (16711680), data_rs2 = 0x1f (31)

--------------------------------------
010001d0:  	70f0c013    	XORI   x0, x1, 1807
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=XOR(input1=0xff00ff, input2=0x70f, res=0xff07f0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 1, addr_rs2 = 15, addr_rd = 0, data_rd = ff07f0 (16713712), write_enable = 1 
	Output: data_rs1 = 0xff00ff (16711935), data_rs2 = 0xf (15)

--------------------------------------
010001d4:  	00000e93    	ADDI   x29, x0, 0
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x0, res=0x0) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 0, addr_rd = 29, data_rd = 0 (0), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001d8:  	00e00193    	ADDI   x3, x0, 14
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0xe, res=0xe) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 14, addr_rd = 3, data_rd = e (14), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010001dc:  	01d01463    	BNE    x0, x29, 10001e4
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=GE(>=), BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001dc, input2=0x8, res=0x10001e4) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 29, addr_rd = 8, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x0 (0)

--------------------------------------
010001e0:  	00301c63    	BNE    x0, x3, 10001f8
Execute Stage Signals
	PCSel=ALU(branch_addr=10001f8), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=PC, ALUSel=ADD(input1=0x10001e0, input2=0x18, res=0x10001f8) ,MemRW=Write, WBSel=Mem, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 3, addr_rd = 24, data_rd = 0 (0), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xe (14)

--------------------------------------
010001f8:  	0ff0000f    	NOP (fence)
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=read, BrUn=signed, BrEq=equal, BrLt=less than, BSel=reg, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1f, res=0x1f) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 31, addr_rd = 0, data_rd = 1f (31), write_enable = 0 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0x1f (31)

--------------------------------------
010001fc:  	00100193    	ADDI   x3, x0, 24
Execute Stage Signals
	PCSel=PC+4(no branch), RegWE=write, BrUn=signed, BrEq=equal, BrLt=less than, BSel=imm, ASel=reg, ALUSel=ADD(input1=0x0, input2=0x1, res=0x1) ,MemRW=Write, WBSel=ALU, 
RegFile Ports
	Input: addr_rs1 = 0, addr_rs2 = 1, addr_rd = 3, data_rd = 1 (1), write_enable = 1 
	Output: data_rs1 = 0x0 (0), data_rs2 = 0xff00ff (16711935)

--------------------------------------
01000200:  	00000073    	ECALL  
