{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 11:12:10 2020 " "Info: Processing started: Sat Dec 26 11:12:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Asyn_up_T_FF -c Asyn_up_T_FF " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Asyn_up_T_FF -c Asyn_up_T_FF" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Asyn_up_T_FF.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Asyn_up_T_FF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Asyn_up_T_FF-Asyn_up_T_FF " "Info: Found design unit 1: Asyn_up_T_FF-Asyn_up_T_FF" {  } { { "Asyn_up_T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Asyn_up_T_FF.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Asyn_up_T_FF " "Info: Found entity 1: Asyn_up_T_FF" {  } { { "Asyn_up_T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Asyn_up_T_FF.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "T_FF.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file T_FF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_FF-T_FF " "Info: Found design unit 1: T_FF-T_FF" {  } { { "T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/T_FF.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 T_FF " "Info: Found entity 1: T_FF" {  } { { "T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/T_FF.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_Divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Clock_Divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-bhv " "Info: Found design unit 1: Clock_Divider-bhv" {  } { { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Info: Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Asyn_up_T_FF " "Info: Elaborating entity \"Asyn_up_T_FF\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S3 Asyn_up_T_FF.vhd(23) " "Warning (10036): Verilog HDL or VHDL warning at Asyn_up_T_FF.vhd(23): object \"S3\" assigned a value but never read" {  } { { "Asyn_up_T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Asyn_up_T_FF.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:CLOCK " "Info: Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:CLOCK\"" {  } { { "Asyn_up_T_FF.vhd" "CLOCK" { Text "F:/Quartus/Asyn_up_T_FF/Asyn_up_T_FF.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Clock_Divider.vhd(23) " "Warning (10492): VHDL Process Statement warning at Clock_Divider.vhd(23): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Divider.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Clock_Divider.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_FF T_FF:TFF0 " "Info: Elaborating entity \"T_FF\" for hierarchy \"T_FF:TFF0\"" {  } { { "Asyn_up_T_FF.vhd" "TFF0" { Text "F:/Quartus/Asyn_up_T_FF/Asyn_up_T_FF.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T T_FF.vhd(15) " "Warning (10492): VHDL Process Statement warning at T_FF.vhd(15): signal \"T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/T_FF.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_hand " "Warning (15610): No output dependent on input pin \"clk_hand\"" {  } { { "Asyn_up_T_FF.vhd" "" { Text "F:/Quartus/Asyn_up_T_FF/Asyn_up_T_FF.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Info: Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Info: Implemented 60 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 11:12:11 2020 " "Info: Processing ended: Sat Dec 26 11:12:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
