[ { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vhead"
    , "templateE" : "~ARG[0](~ARG[0]'high)"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vtail"
    , "templateE" : "~ARG[0]((~ARG[0]'high)-1 downto 0)"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vlast"
    , "templateE" : "~ARG[0](0)"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vinit"
    , "templateE" : "~ARG[0](~ARG[0]'high downto 1)"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.shiftIntoL"
    , "templateE" : "~ARG[0] & ~ARG[1](~ARG[1]'high downto 1)"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.snoc"
    , "templateE" : "~ARG[1] & ~ARG[0]"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.shiftIntoR"
    , "templateE" : "~ARG[1]((~ARG[1]'high)-1 downto 0) & ~ARG[0]"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vappend"
    , "templateE" : "~ARG[0] & ~ARG[1]"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vsplit"
    , "templateE" : "(~ARG[1](~ARG[1]'high downto ~LIT[0]),~ARG[1](~LIT[0]-1 downto 0))"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vsplitI"
    , "templateE" : "(~ARG[1](~ARG[1]'high downto ~LIT[0]),~ARG[1](~LIT[0]-1 downto 0))"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vconcat"
    , "templateD"  :
"~SYM[0]_vconcat : for ~SYM[1] in ~ARG[0]'high downto 0 generate
begin
  ~RESULT((~SYM[1] * ~ARG[0](0)'length) + ARG[0](0)'high) downto (~SYM[1] * ~ARG[0](0)'length)) <= ~ARG[0](~SYM[1]);
end generate;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vunconcat"
    , "templateD"  :
"~SYM[0]_vconcat : for ~SYM[1] in ~RESULT'high downto 0 generate
begin
  ~RESULT(~SYM[1]) <= ~ARG[2]((~SYM[1] * ~RESULT(0)'length) + ~RESULT(0)'high) downto (~SYM[1] * ~RESULT(0)'length));
end generate;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vunconcatI"
    , "templateD"  :
"~SYM[0]_vconcat : for ~SYM[1] in ~RESULT'high downto 0 generate
begin
  ~RESULT(~SYM[1]) <= ~ARG[2]((~SYM[1] * ~RESULT(0)'length) + ~RESULT(0)'high) downto (~SYM[1] * ~RESULT(0)'length));
end generate;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vreverse"
    , "templateD"  :
"~SYM[0]_vreverse : block
  signal ~SYM[1] : ~TYP[0];
begin
  ~SYM[1] <= ~ARG[0];

  process(~SYM[1])
  begin
    for ~SYM[2] in ~SYM[1]'range loop
      ~RESULT(~SYM[1]'high - ~SYM[2]) <= ~SYM[1](~SYM[2]);
    end loop;
  end process;
end block;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vmap"
    , "templateD"  :
"~SYM[0]_vmap : block
  signal ~SYM[1] : ~TYP[1];
begin
  ~SYM[1] <= ~ARG[1];

  ~SYM[2]_vmap : for ~SYM[3] in ~RESULT'high downto 0 generate
  begin
    ~INST 0
      ~OUTPUT <= ~RESULT(~SYM[3])~
      ~INPUT  <= ~SYM[1](~SYM[3])~
    ~INST
  end generate;
end block;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vzipWith"
    , "templateD"  :
"~SYM[0]_vzipWith : block
  signal ~SYM[1] : ~TYP[1];
  signal ~SYM[2] : ~TYP[2];
begin
  ~SYM[1] <= ~ARG[1];
  ~SYM[2] <= ~ARG[2];

  ~SYM[3]_generate : for ~SYM[4] in ~RESULT'high downto 0 generate
  begin
    ~INST 0
      ~OUTPUT <= ~RESULT(~SYM[4])~
      ~INPUT  <= ~SYM[1](~SYM[4])~
      ~INPUT  <= ~SYM[2](~SYM[4])~
    ~INST
  end generate;
end block;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vfoldr"
    , "templateD"  :
"~SYM[0]_vfoldr : block
  type ~SYM[7] is array (natural range <>) of ~TYP[1];
  signal ~SYM[6] : ~TYP[2];
  signal ~SYM[1] : ~SYM[7](~SYM[6]'high downto 0);
begin
  ~SYM[1](0) <= ~ARG[1];
  ~SYM[6] <= ~ARG[2];

  ~SYM[2]_generate : for ~SYM[3] in 0 to ~SYM[6]'high generate
  begin
    ~SYM[4]_generate : if ~SYM[3] /= (~SYM[6]'high) generate
      ~INST 0
        ~OUTPUT <= ~SYM[1](~SYM[3]+1)~
        ~INPUT  <= ~SYM[6](~SYM[3])~
        ~INPUT  <= ~SYM[1](~SYM[3])~
      ~INST
    end generate;

    ~SYM[5]_generate : if ~SYM[3] = (~SYM[6]'high) generate
      ~INST 0
        ~OUTPUT <= ~RESULT~
        ~INPUT  <= ~SYM[6](~SYM[3])~
        ~INPUT  <= ~SYM[1](~SYM[3])~
      ~INST
    end generate;
  end generate;
end block;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vfoldl"
    , "templateD"  :
"~SYM[0]_vfoldl : block
  type ~SYM[7] is array (natural range <>) of ~TYP[1];
  signal ~SYM[6] : ~TYP[2];
  signal ~SYM[1] : ~SYM[7](~SYM[6]'high downto 0);
begin
  ~SYM[1](~SYM[1]'high) <= ~ARG[1];
  ~SYM[6] <= ~ARG[2];

  ~SYM[2]_generate : for ~SYM[3] in ~SYM[6]'high downto 0 generate
  begin
    ~SYM[4]_generate : if ~SYM[3] /= 0 generate
      ~INST 0
        ~OUTPUT <= ~SYM[1](~SYM[3]-1)~
        ~INPUT  <= ~SYM[1](~SYM[3])~
        ~INPUT  <= ~SYM[6](~SYM[3])~
      ~INST
    end generate;

    ~SYM[5]_generate : if ~SYM[3] = 0 generate
      ~INST 0
        ~OUTPUT <= ~RESULT~
        ~INPUT  <= ~SYM[1](~SYM[3])~
        ~INPUT  <= ~SYM[6](~SYM[3])~
      ~INST
    end generate;
  end generate;
end block;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vfoldr1"
    , "templateD"  :
"~SYM[0]_vfoldr1 : block
  signal ~SYM[1] : ~TYP[1];
  signal ~SYM[2] : ~TYP[1];
begin
  ~SYM[1] <= ~ARG[1];
  ~SYM[2](0) <= SYM[1](0);

  ~SYM[3]_generate : for ~SYM[4] in 1 to ~SYM[2]'high generate
  begin
    ~INST 0
      ~OUTPUT <= ~SYM[2](~SYM[4])~
      ~INPUT  <= ~SYM[1](~SYM[4])~
      ~INPUT  <= ~SYM[2](~SYM[4]-1)~
    ~INST
  end generate;

  ~RESULT <= ~SYM[2](~SYM[2]'high);
end block;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vzip"
    , "templateD"  :
"~SYM[0]_vzip : block
  signal ~SYM[1] : ~TYP[0];
  signal ~SYM[2] : ~TYP[1];
begin
  ~SYM[1] <= ~ARG[0];
  ~SYM[2] <= ~ARG[1];

  ~SYM[3]_vzip : for ~SYM[4] in ~RESULT'high downto 0 generate
  begin
    ~RESULT(~SYM[4]) <= (~SYM[1](~SYM[4]),~SYM[2](~SYM[4]));
  end generate;
end block;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vunzip"
    , "templateD"  :
"~SYM[0]_vunzip : block
  signal ~SYM[1] : ~TYP[0];
begin
  ~SYM[1] <= ~ARG[0];

  ~SYM[2]_vunzip : for ~SYM[3] in ~RESULT'high downto 0 generate
  begin
    ~RESULT.~TYPO_sel0(~SYM[3]) <= ~SYM[1](~SYM[3]).~TYP[0]_sel0;
    ~RESULT.~TYPO_sel1(~SYM[3]) <= ~SYM[1](~SYM[3]).~TYP[0]_sel1;
  end generate;
end block;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vindex_integer"
    , "templateE" : "~ARG[1](~ARG[2])"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.maxIndex"
    , "templateD" :
"~SYM[0]_maxIndex : block
  signal ~SYM[1] : ~TYP[1];
begin
  ~RESULT <= ~SYM[1]'high';
end block;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vreplace_integer"
    , "templateD"  :
"process(~ARG[1],~ARG[2],~ARG[3]) is
  variable ~SYM[0] : ~TYP[1];
begin
  ~SYM[0] := ~ARG[1];
  ~SYM[0](~ARG[2]) := ~ARG[3];
  ~RESULT <= ~SYM[0];
end process;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vtake"
    , "templateD" :
"~SYM[0]_vtake : block
  signal ~SYM[1] : ~TYP[1];
begin
  ~SYM[1] <= ~ARG[1];
  ~RESULT <= ~SYM[1](~SYM[1]'high downto ~LIT[0]);
end block;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vtakeI"
    , "templateD" :
"~SYM[0]_vtakeI : block
  signal ~SYM[1] : ~TYP[1];
begin
  ~SYM[1] <= ~ARG[1];
  ~RESULT <= ~SYM[1](~SYM[1]'high downto ~LIT[0]);
end block;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vdrop"
    , "templateD" :
"~SYM[0]_vdrop : block
  signal ~SYM[1] : ~TYP[1];
begin
  ~SYM[1] <= ~ARG[1];
  ~RESULT <= ~SYM[1]((~SYM[1]'high - ~LIT[0]) downto 0);
end block;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vdropI"
    , "templateD" :
"~SYM[0]_vdropI : block
  signal ~SYM[1] : ~TYP[1];
begin
  ~SYM[1] <= ~ARG[1];
  ~RESULT <= ~SYM[1]((~SYM[1]'high - ~LIT[0]) downto 0);
end block;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vexact"
    , "templateD" :
"~SYM[0]_vexact : block
  signal ~SYM[1] : ~TYP[1];
begin
  ~SYM[1] <= ~ARG[1];
  ~RESULT <= ~SYM[1](~LIT[0]);
end block;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vselect"
    , "templateD"  :
"~SYM[0]_vselect : block
  signal ~SYM[1] : ~TYP[4];
begin
  ~SYM[1] <= ~ARG[4];
  ~SYM[2]_vselect : for ~SYM[3] in 0 to ~RESULT'high generate
  begin
    ~RESULT(~RESULT'high - ~SYM[3]) <= ~SYM[1](~SYM[1]'high - (~LIT[1]+(~LIT[2]*~SYM[3])));
  end generate;
end block;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vselectI"
    , "templateD"  :
"~SYM[0]_vselectI : block
  signal ~SYM[1] : ~TYP[4];
begin
  ~SYM[1] <= ~ARG[4];
  ~SYM[2]_vselect : for ~SYM[3] in 0 to ~RESULT'high generate
  begin
    ~RESULT(~RESULT'high - ~SYM[3]) <= ~SYM[1](~SYM[1]'high - (~LIT[1]+(~LIT[2]*~SYM[3])));
  end generate;
end block;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vcopy"
    , "templateE" : "~TYPMO'((~LIT[0] - 1) downto 0 => ~ARG[1])"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vcopyI"
    , "templateE" : "~TYPMO'((~LIT[0] - 1) downto 0 => ~ARG[1])"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.viterate"
    , "templateD"  :
"~SYM[0]_viterate : for ~SYM[1] in ~RESULT'high downto 0 generate
begin
  ~SYM[2]_generate : if ~SYM[1] = (~RESULT'high) generate
  begin
    ~RESULT(~SYM[1]) <= ~ARG[2];
  end generate;

  ~SYM[3]_generate : if ~SYM[1] /= (~RESULT'high) generate
  begin
    ~INST 0
      ~OUTPUT <= ~RESULT(~SYM[1])~
      ~INPUT  <= ~RESULT(~SYM[1]+1)~
    ~INST
  end generate;
end generate;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.viterateI"
    , "templateD"  :
"~SYM[0]_viterateI : for ~SYM[1] in ~RESULT'high downto 0 generate
begin
  ~SYM[2]_generate : if ~SYM[1] = (~RESULT'high) generate
  begin
    ~RESULT(~SYM[1]) <= ~ARG[2];
  end generate;

  ~SYM[3]_generate : if ~SYM[1] /= (~RESULT'high) generate
  begin
    ~INST 0
      ~OUTPUT <= ~RESULT(~SYM[1])~
      ~INPUT  <= ~RESULT(~SYM[1]+1)~
    ~INST
  end generate;
end generate;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vgenerate"
    , "templateD"  :
"~SYM[0]_vgenerate : for ~SYM[1] in ~RESULT'high downto 0 generate
begin
  ~SYM[2]_generate : if ~SYM[1] = (~RESULT'high) generate
  begin
    ~INST 0
      ~OUTPUT <= ~RESULT(~SYM[1])~
      ~INPUT  <= ~ARG[2]~
    ~INST
  end generate;

  ~SYM[3]_generate : if ~SYM[1] /= (~RESULT'high) generate
  begin
    ~INST 0
      ~OUTPUT <= ~RESULT(~SYM[1])~
      ~INPUT  <= ~RESULT(~SYM[1]+1)~
    ~INST
  end generate;
end generate;"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Sized.VectorZ.vgenerateI"
    , "templateD"  :
"~SYM[0]_vgenerateI : for ~SYM[1] in ~RESULT'high downto 0 generate
begin
  ~SYM[2]_generate : if ~SYM[1] = (~RESULT'high) generate
  begin
    ~INST 0
      ~OUTPUT <= ~RESULT(~SYM[1])~
      ~INPUT  <= ~ARG[2]~
    ~INST
  end generate;

  ~SYM[3]_generate : if ~SYM[1] /= (~RESULT'high) generate
  begin
    ~INST 0
      ~OUTPUT <= ~RESULT(~SYM[1])~
      ~INPUT  <= ~RESULT(~SYM[1]+1)~
    ~INST
  end generate;
end generate;"
    }
  }
]
