#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec  3 18:34:25 2018
# Process ID: 5840
# Current directory: /home/linkuri267/cnn
# Command line: vivado
# Log file: /home/linkuri267/cnn/vivado.log
# Journal file: /home/linkuri267/cnn/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/linkuri267/cnn/cnn.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 6087.102 ; gain = 91.637 ; free physical = 3012 ; free virtual = 13825
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CONNECT_testbench_sample' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CONNECT_testbench_sample_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_gen_grant_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputArbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkInputArbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkInputVCQueues
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterCore
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersStatic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterOutputArbitersStatic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileLoadSyn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersStatic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterInputArbitersStatic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkSepRouterAllocator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkSepRouterAllocator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersRoundRobin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterInputArbitersRoundRobin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersRoundRobin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterOutputArbitersRoundRobin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutputArbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkOutputArbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkOutPortFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_outport_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_outport_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_1port
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONNECT_testbench_sample
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkNetwork
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/new/conv_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/new/source_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module source_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/new/pooling.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/linkuri267/cnn/cnn.srcs/sim_1/new/conv_layer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_layer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterCore.v" Line 534. Module mkRouterCore doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkSepRouterAllocator.v" Line 68. Module mkSepRouterAllocator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersRoundRobin.v" Line 194. Module mkRouterInputArbitersRoundRobin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersRoundRobin.v" Line 194. Module mkRouterOutputArbitersRoundRobin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFile_1port(data_width=32'b010...
Compiling module xil_defaultlib.mkInputVCQueues
Compiling module xil_defaultlib.mkOutPortFIFO
Compiling module xil_defaultlib.module_gen_grant_carry
Compiling module xil_defaultlib.mkRouterInputArbitersRoundRobin
Compiling module xil_defaultlib.mkRouterOutputArbitersRoundRobin
Compiling module xil_defaultlib.mkSepRouterAllocator
Compiling module xil_defaultlib.module_outport_encoder
Compiling module xil_defaultlib.mkRouterCore
Compiling module xil_defaultlib.mkNetwork
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.conv_layer
WARNING: [XSIM 43-3373] "/home/linkuri267/cnn/cnn.srcs/sources_1/new/conv_layer.sv" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.CONNECT_testbench_sample
Compiling module xil_defaultlib.glbl
Built simulation snapshot CONNECT_testbench_sample_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/xsim.dir/CONNECT_testbench_sample_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/xsim.dir/CONNECT_testbench_sample_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec  3 18:47:52 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  3 18:47:52 2018...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6128.344 ; gain = 0.000 ; free physical = 1406 ; free virtual = 13542
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CONNECT_testbench_sample_behav -key {Behavioral:sim_1:Functional:CONNECT_testbench_sample} -tclbatch {CONNECT_testbench_sample.tcl} -view {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/linkuri267/cnn/conv_layer_tb_behav.wcfg
source CONNECT_testbench_sample.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
---- Performing Reset ----
@ 11: Ejecting flit 10fffffdcafffffd3d at receive port 0
@ 13: Ejecting flit 10000000cefffffe52 at receive port 0
@ 14: Ejecting flit 120000000000000000 at receive port 1
@ 15: Ejecting flit 10ffffffbafffffba9 at receive port 0
@ 16: Ejecting flit 12000000ce00000000 at receive port 1
@ 17: Ejecting flit 10fffffee3000002a0 at receive port 0
@ 18: Ejecting flit 120000000000000000 at receive port 1
@ 19: Ejecting flit 10fffffb56fffffe4e at receive port 0
@ 20: Ejecting flit 1200000000000002a0 at receive port 1
@ 21: Ejecting flit 10fffffec6fffffd2c at receive port 0
$finish called at time : 215 ns : File "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" Line 145
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CONNECT_testbench_sample_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 6192.941 ; gain = 64.598 ; free physical = 1343 ; free virtual = 13498
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CONNECT_testbench_sample' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim/source.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj CONNECT_testbench_sample_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_gen_grant_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputArbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkInputArbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkInputVCQueues
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterCore
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersStatic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterOutputArbitersStatic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFileLoadSyn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersStatic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterInputArbitersStatic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkSepRouterAllocator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkSepRouterAllocator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersRoundRobin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterInputArbitersRoundRobin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersRoundRobin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkRouterOutputArbitersRoundRobin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutputArbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkOutputArbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkOutPortFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_outport_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_outport_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_1port
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONNECT_testbench_sample
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mkNetwork
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 74d96538fcc34a769a4d210eceedae6b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CONNECT_testbench_sample_behav xil_defaultlib.CONNECT_testbench_sample xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_1.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_2.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_3.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFileLoadSyn.v" Line 33. Module RegFileLoadSyn(file="/home/linkuri267/cnn/mesh/mesh_4RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_2RTsPerRow_2RTsPerCol_routing_0.hex",addr_width=32'b010,data_width=32'b011,lo=32'b0,hi=32'b011,binary=32'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterCore.v" Line 534. Module mkRouterCore doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkInputVCQueues.v" Line 76. Module mkInputVCQueues doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/RegFile_1port.v" Line 45. Module RegFile_1port(data_width=32'b01000100,addr_width=32'b0100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkOutPortFIFO.v" Line 93. Module mkOutPortFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkSepRouterAllocator.v" Line 68. Module mkSepRouterAllocator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterInputArbitersRoundRobin.v" Line 194. Module mkRouterInputArbitersRoundRobin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/mkRouterOutputArbitersRoundRobin.v" Line 194. Module mkRouterOutputArbitersRoundRobin doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/module_gen_grant_carry.v" Line 60. Module module_gen_grant_carry doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFileLoadSyn(file="/home/linku...
Compiling module xil_defaultlib.RegFile_1port(data_width=32'b010...
Compiling module xil_defaultlib.mkInputVCQueues
Compiling module xil_defaultlib.mkOutPortFIFO
Compiling module xil_defaultlib.module_gen_grant_carry
Compiling module xil_defaultlib.mkRouterInputArbitersRoundRobin
Compiling module xil_defaultlib.mkRouterOutputArbitersRoundRobin
Compiling module xil_defaultlib.mkSepRouterAllocator
Compiling module xil_defaultlib.module_outport_encoder
Compiling module xil_defaultlib.mkRouterCore
Compiling module xil_defaultlib.mkNetwork
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.conv_layer
WARNING: [XSIM 43-3373] "/home/linkuri267/cnn/cnn.srcs/sources_1/new/conv_layer.sv" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.CONNECT_testbench_sample
Compiling module xil_defaultlib.glbl
Built simulation snapshot CONNECT_testbench_sample_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/linkuri267/cnn/cnn.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CONNECT_testbench_sample_behav -key {Behavioral:sim_1:Functional:CONNECT_testbench_sample} -tclbatch {CONNECT_testbench_sample.tcl} -view {/home/linkuri267/cnn/conv_layer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/linkuri267/cnn/conv_layer_tb_behav.wcfg
source CONNECT_testbench_sample.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
---- Performing Reset ----
@ 11: Ejecting flit 10fffffdcafffffd3d at receive port 0
@ 13: Ejecting flit 10000000cefffffe52 at receive port 0
@ 14: Ejecting flit 120000000000000000 at receive port 1
@ 15: Ejecting flit 10ffffffbafffffba9 at receive port 0
@ 16: Ejecting flit 12000000ce00000000 at receive port 1
@ 17: Ejecting flit 10fffffee3000002a0 at receive port 0
@ 18: Ejecting flit 120000000000000000 at receive port 1
@ 19: Ejecting flit 10fffffb56fffffe4e at receive port 0
@ 20: Ejecting flit 1200000000000002a0 at receive port 1
@ 21: Ejecting flit 10fffffec6fffffd2c at receive port 0
$finish called at time : 215 ns : File "/home/linkuri267/cnn/cnn.srcs/sources_1/imports/build/testbench_sample.v" Line 145
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CONNECT_testbench_sample_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 6252.930 ; gain = 0.000 ; free physical = 1319 ; free virtual = 13467
