// Seed: 3099418945
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    input id_6,
    output id_7,
    input id_8,
    output id_9,
    input id_10,
    output id_11,
    output id_12,
    output id_13,
    input id_14,
    output id_15,
    input id_16,
    input id_17,
    output logic id_18,
    input logic id_19,
    input id_20
);
  always id_2 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  output id_7;
  output id_6;
  inout id_5;
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  initial
    @(1) begin
      #1 id_12 = id_0;
    end
  assign id_12 = id_5[(1'd0)];
  logic id_21, id_22, id_23 = 1;
  logic id_24;
  logic id_25;
  assign id_3  = 1'b0;
  assign id_24 = id_16[1];
  type_29 id_26 (
      .id_0(1),
      .id_1(id_2),
      .id_2(~""),
      .id_3(1 | id_25),
      .id_4(1 ? 1'h0 : 1),
      .id_5(id_24),
      .id_6(1)
  );
endmodule
