Address issued Cache Cache
by processor core controller memory Miss
~
315 Way 3
Way 2
Way 1
; Hit Directory Way 0
qd store Status Data
or ts [-| nn ain = 1
Cache-tag |v |d | word3 | word2 | word! | word0
Set Cache-tag [v |d | word3 | word? | word! | word0
index ray a .
4 4G) : 64 cache
42 KO] Cache-tag [vd] words | word? [wordT [word || \ tines per
ey Coch V [@ [word3 | word? [word | word |] [ way
Data || Cache-tag |v |d | word3 | word2 [word | word0
index | | Cache-tag [v [d | word3 | word2 [word | wordo
oLtJ Cache-tag [v [a | word3 | word2 | word! | word0
Cache-tag |v |d | word3 | word2 | word! | wordO
CU) Adddress/data
} bus

Figure 12.7 A 4 KB, four-way set associative cache. The cache has 256 total cache lines, which are
separated into four ways, each containing 64 cache lines. The cache line contains four

words.

aIMpaTYPIY BLD 771

â‚¬lP