

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7be1dafa3fdf892415b3af60850f2e6a  /data/bigdata/2_Gpgpu_Architecture/parboil/benchmarks/bfs/build/cuda_default/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=src/cuda/main.cu
self exe links to: /data/bigdata/2_Gpgpu_Architecture/parboil/benchmarks/bfs/build/cuda_default/bfs
Running md5sum using "md5sum /data/bigdata/2_Gpgpu_Architecture/parboil/benchmarks/bfs/build/cuda_default/bfs "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /data/bigdata/2_Gpgpu_Architecture/parboil/benchmarks/bfs/build/cuda_default/bfs > _cuobjdump_complete_output_iW6xQG"
Parsing file _cuobjdump_complete_output_iW6xQG
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_11
Adding identifier: src/cuda/main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_ : hostFun 0x0x402a08, fat_cubin_handle = 1
GPGPU-Sim PTX: encountered texture directive g_graph_node_ref.
GPGPU-Sim PTX: encountered texture directive g_graph_edge_ref.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_35479_31_non_const_tot_sum" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35474_39_non_const_local_q80" from 0x80 to 0x32c0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35478_31_non_const_next_wf12944" from 0x3300 to 0x3b00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35475_31_non_const_prefix_q14992" from 0x3b00 to 0x3b20 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x018 (_1.ptx:81) @!%p1 bra $Lt_0_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x030 (_1.ptx:88) mov.u32 %r4, 7;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x040 (_1.ptx:90) @%p2 bra $Lt_0_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (_1.ptx:108) mov.u64 %rd1, __cuda___cuda_local_var_35474_39_non_const_local_q80;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f8 (_1.ptx:118) @%p4 bra $Lt_0_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:255) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x128 (_1.ptx:126) @%p5 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168 (_1.ptx:141) cvt.s64.s32 %rd12, %r17;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x148 (_1.ptx:133) bra.uni $Lt_0_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168 (_1.ptx:141) cvt.s64.s32 %rd12, %r17;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x218 (_1.ptx:168) @%p6 bra $Lt_0_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:255) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d0 (_1.ptx:199) @%p7 bra $Lt_0_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (_1.ptx:249) add.s32 %r33, %r33, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x310 (_1.ptx:214) @%p8 bra $Lt_0_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (_1.ptx:249) add.s32 %r33, %r33, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x358 (_1.ptx:228) @%p9 bra $Lt_0_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (_1.ptx:249) add.s32 %r33, %r33, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x378 (_1.ptx:235) bra.uni $Lt_0_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (_1.ptx:249) add.s32 %r33, %r33, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3c0 (_1.ptx:251) @%p10 bra $Lt_0_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:255) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3d0 (_1.ptx:258) @!%p1 bra $Lt_0_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (_1.ptx:292) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x448 (_1.ptx:282) @%p11 bra $Lt_0_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x450 (_1.ptx:284) ld.shared.s32 %r69, [__cuda___cuda_local_var_35474_39_non_const_local_q80+28];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4a0 (_1.ptx:298) @%p12 bra $Lt_0_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a8 (_1.ptx:303) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17BFS_in_GPU_kernelPiS_P4int2S1_S_S_iS_iiS_'.
GPGPU-Sim PTX: allocating global region for "count" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "no_of_nodes_vol" from 0x104 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "stay_vol" from 0x108 to 0x10c (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_35570_31_non_const_odd_time" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_35569_31_non_const_no_of_nodes_sm" from 0x4 to 0x8 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_35568_31_non_const_shift" from 0x8 to 0xc (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35566_39_non_const_local_q15128" from 0x80 to 0x32c0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35567_31_non_const_prefix_q27992" from 0x32c0 to 0x32e0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4e8 (_1.ptx:346) @!%p1 bra $Lt_1_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x520 (_1.ptx:360) ld.param.u64 %rd2, [__cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__global_kt];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x500 (_1.ptx:352) @!%p2 bra $Lt_1_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x520 (_1.ptx:360) ld.param.u64 %rd2, [__cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__global_kt];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5c0 (_1.ptx:383) @!%p3 bra $Lt_1_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x630 (_1.ptx:401) @!%p1 bra $Lt_1_23810;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x630 (_1.ptx:401) @!%p1 bra $Lt_1_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_1.ptx:407) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x660 (_1.ptx:412) @%p5 bra $Lt_1_24834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (_1.ptx:531) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x778 (_1.ptx:454) @%p7 bra $Lt_1_24834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (_1.ptx:531) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x820 (_1.ptx:483) @%p8 bra $Lt_1_26626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d8 (_1.ptx:525) add.s32 %r49, %r49, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x850 (_1.ptx:493) @%p9 bra $Lt_1_26626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d8 (_1.ptx:525) add.s32 %r49, %r49, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x880 (_1.ptx:504) @%p10 bra $Lt_1_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d8 (_1.ptx:525) add.s32 %r49, %r49, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x8a0 (_1.ptx:511) bra.uni $Lt_1_26626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d8 (_1.ptx:525) add.s32 %r49, %r49, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x8e8 (_1.ptx:527) @%p11 bra $Lt_1_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (_1.ptx:531) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x8f8 (_1.ptx:534) @!%p1 bra $Lt_1_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b0 (_1.ptx:569) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x970 (_1.ptx:558) @%p12 bra $Lt_1_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x978 (_1.ptx:560) ld.param.u64 %rd36, [__cudaparm__Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S__tail];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x9c8 (_1.ptx:573) @%p13 bra $Lt_1_28930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae0 (_1.ptx:618) @!%p1 bra $Lt_1_30466;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xad8 (_1.ptx:614) @%p15 bra $Lt_1_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae0 (_1.ptx:618) @!%p1 bra $Lt_1_30466;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xae0 (_1.ptx:618) @!%p1 bra $Lt_1_30466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb68 (_1.ptx:646) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xb48 (_1.ptx:634) @%p16 bra $Lt_1_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb68 (_1.ptx:646) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xb58 (_1.ptx:639) bra.uni $Lt_1_30466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb68 (_1.ptx:646) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xb70 (_1.ptx:649) @!%p1 bra $Lt_1_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_1.ptx:668) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xbb0 (_1.ptx:658) @%p17 bra $Lt_1_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_1.ptx:668) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xbc8 (_1.ptx:664) @%p18 bra $Lt_1_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_1.ptx:668) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xbe8 (_1.ptx:675) @%p19 bra $Lt_1_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc60 (_1.ptx:701) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xc28 (_1.ptx:686) @%p20 bra $Lt_1_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc60 (_1.ptx:701) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xc68 (_1.ptx:704) @!%p1 bra $Lt_1_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_1.ptx:723) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xca8 (_1.ptx:713) @%p21 bra $Lt_1_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_1.ptx:723) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xcc0 (_1.ptx:719) @%p22 bra $Lt_1_34562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_1.ptx:723) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xcf0 (_1.ptx:731) @%p23 bra $Lt_1_35074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf8 (_1.ptx:736) mov.u32 %r127, 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xd08 (_1.ptx:738) @%p24 bra $Lt_1_35586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (_1.ptx:759) exit;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xd90 (_1.ptx:763) bra.uni $Lt_1_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c0 (_1.ptx:383) @!%p3 bra $Lt_1_23298;
GPGPU-Sim PTX: ... end of reconvergence points for _Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z26BFS_kernel_multi_blk_inGPUPiS_P4int2S1_S_S_S_S_iiS_S_S_S_'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_35677_31_non_const_shift" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35674_39_non_const_local_q28104" from 0x80 to 0x32c0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35675_31_non_const_prefix_q40968" from 0x32c0 to 0x32e0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_'...
GPGPU-Sim PTX: reconvergence points for _Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xdb8 (_1.ptx:796) @%p1 bra $Lt_2_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe30 (_1.ptx:813) mov.u64 %rd1, __cuda___cuda_local_var_35674_39_non_const_local_q28104;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe68 (_1.ptx:823) @%p3 bra $Lt_2_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_1.ptx:953) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xf58 (_1.ptx:860) @%p4 bra $Lt_2_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_1.ptx:953) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1010 (_1.ptx:891) @%p5 bra $Lt_2_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d8 (_1.ptx:938) add.s32 %r29, %r29, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1050 (_1.ptx:906) @%p6 bra $Lt_2_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d8 (_1.ptx:938) add.s32 %r29, %r29, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1080 (_1.ptx:917) @%p7 bra $Lt_2_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d8 (_1.ptx:938) add.s32 %r29, %r29, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x10a0 (_1.ptx:924) bra.uni $Lt_2_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d8 (_1.ptx:938) add.s32 %r29, %r29, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x10e8 (_1.ptx:940) @%p8 bra $Lt_2_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f0 (_1.ptx:941) bra.uni $Lt_2_9218;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10f0 (_1.ptx:941) bra.uni $Lt_2_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_1.ptx:953) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1108 (_1.ptx:945) bra.uni $Lt_2_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_1.ptx:953) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1148 (_1.ptx:958) @%p9 bra $Lt_2_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1208 (_1.ptx:994) mov.u64 %rd29, __cuda___cuda_local_var_35675_31_non_const_prefix_q40968;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x11c8 (_1.ptx:984) @%p10 bra $Lt_2_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d0 (_1.ptx:986) ld.param.u64 %rd32, [__cudaparm__Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS__tail];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1230 (_1.ptx:1001) @%p11 bra $Lt_2_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1310 (_1.ptx:1037) exit;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1308 (_1.ptx:1034) @%p12 bra $Lt_2_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1310 (_1.ptx:1037) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10BFS_kernelPiS_P4int2S1_S_S_iS_iiS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_bGdjr3"
Running: cat _ptx_bGdjr3 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_oEY51p
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_oEY51p --output-file  /dev/null 2> _ptx_bGdjr3info"
GPGPU-Sim PTX: ERROR ** while loading PTX (b) 65280
               Ensure ptxas is in your path.
