 
cpldfit:  version O.61xd                            Xilinx Inc.
                                  Fitter Report
Design Name: top                                 Date:  9-24-2011, 12:25PM
Device Used: XC2C64A-5-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
23 /64  ( 36%) 86  /224  ( 38%) 32  /160  ( 20%) 8  /64  ( 12%) 21 /33  ( 64%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1       9/16     16/40    55/56     4/ 8    1/1*     0/1      0/1      0/1
FB2       8/16     14/40    30/56     7/ 9    1/1*     0/1      0/1      0/1
FB3       0/16      0/40     0/56     0/ 9    0/1      0/1      0/1      0/1
FB4       6/16      2/40     1/56     0/ 7    1/1*     0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    23/64     32/160   86/224   11/33    3/4      0/4      0/4      0/4 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
0/3         0/1         0/4         0/0


** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   10          10    |  I/O              :    16     25
Output        :   11          11    |  GCK/IO           :     3      3
Bidirectional :    0           0    |  GTS/IO           :     2      4
GCK           :    0           0    |  GSR/IO           :     0      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total     21          21

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'top.ise'.
WARNING:Cpld:829 - Signal 'gnd_MC.TRST' has been minimized to 'GND'.
*************************  Summary of Mapped Logic  ************************

** 11 Outputs **

Signal              Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
bcd0<0>             2     3     2    FB1_2   37    I/O       O       LVCMOS18           FAST LATCH   RESET
bcd0<1>             3     5     2    FB1_3   36    I/O       O       LVCMOS18           FAST         
bcd0<2>             18    11    2    FB1_9   34    GTS/I/O   O       LVCMOS18           FAST         
bcd0<3>             10    11    2    FB1_10  33    GTS/I/O   O       LVCMOS18           FAST         
bcd1<0>             3     5     1    FB2_2   40    I/O       O       LVCMOS18           FAST         
bcd1<1>             8     8     1    FB2_5   41    I/O       O       LVCMOS18           FAST         
bcd1<2>             7     7     1    FB2_6   42    I/O       O       LVCMOS18           FAST         
bcd1<3>             3     6     1    FB2_7   43    GCK/I/O   O       LVCMOS18           FAST         
bcd2<1>             2     5     1    FB2_8   44    GCK/I/O   O       LVCMOS18           FAST         
bcd2<0>             4     6     1    FB2_10  1     GCK/I/O   O       LVCMOS18           FAST         
gnd                 1     0     1    FB2_12  2     I/O       O       LVCMOS18 KPR       FAST         

** 12 Buried Nodes **

Signal              Total Total Loc     Reg     Reg Init
Name                Pts   Inps          Use     State
N_PZ_29             2     2     FB1_7           
N_PZ_27             2     2     FB1_8           
N_PZ_57             5     7     FB1_14          
N_PZ_67             4     7     FB1_15          
b0/bcd1<0>1         9     10    FB1_16          
ibinh<7>            3     4     FB2_13  LATCH   RESET
ibinh<6>            1     2     FB4_1   LATCH   RESET
ibinh<5>            1     2     FB4_2   LATCH   RESET
ibinh<4>            1     2     FB4_7   LATCH   RESET
ibinh<3>            1     2     FB4_11  LATCH   RESET
ibinh<2>            1     2     FB4_13  LATCH   RESET
ibinh<1>            1     2     FB4_14  LATCH   RESET

** 10 Inputs **

Signal              Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                             No.   Type      Use     STD      Style
ibin<7>             1    FB2_13  3     I/O       I       LVCMOS18 KPR
nen                 2    FB3_14  19    I/O       I       LVCMOS18 KPR
en                  2    FB3_15  18    I/O       I       LVCMOS18 KPR
ibin<6>             1    FB4_1   5     I/O       I       LVCMOS18 KPR
ibin<5>             1    FB4_2   6     I/O       I       LVCMOS18 KPR
ibin<4>             1    FB4_7   8     I/O       I       LVCMOS18 KPR
ibin<3>             1    FB4_11  12    I/O       I       LVCMOS18 KPR
ibin<2>             1    FB4_13  13    I/O       I       LVCMOS18 KPR
ibin<1>             1    FB4_14  14    I/O       I       LVCMOS18 KPR
ibin<0>             1    FB4_15  16    I/O       I       LVCMOS18 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               16/24
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   55/1
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB1_1   38   I/O           
bcd0<0>                       2     FB1_2   37   I/O     O      +          
bcd0<1>                       3     FB1_3   36   I/O     O                 
(unused)                      0     FB1_4        (b)           
(unused)                      0     FB1_5        (b)           
(unused)                      0     FB1_6        (b)           
N_PZ_29                       2     FB1_7        (b)     (b)               
N_PZ_27                       2     FB1_8        (b)     (b)               
bcd0<2>                       18    FB1_9   34   GTS/I/O O                 
bcd0<3>                       10    FB1_10  33   GTS/I/O O                 
(unused)                      0     FB1_11  32   GTS/I/O       
(unused)                      0     FB1_12  31   GTS/I/O       
(unused)                      0     FB1_13  30   GSR/I/O       
N_PZ_57                       5     FB1_14       (b)     (b)               
N_PZ_67                       4     FB1_15       (b)     (b)               
b0/bcd1<0>1                   9     FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: N_PZ_27            7: ibin<0>           12: ibinh<5> 
  2: N_PZ_29            8: ibinh<1>          13: ibinh<6> 
  3: N_PZ_57            9: ibinh<2>          14: ibinh<7> 
  4: N_PZ_67           10: ibinh<3>          15: ibinh<7>.COMB 
  5: b0/bcd1<0>1       11: ibinh<4>          16: nen 
  6: en               

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
bcd0<0>           .....XX........X........................ 3       
bcd0<1>           ..XXX..X.X.............................. 5       
N_PZ_29           ........X.X............................. 2       
N_PZ_27           .......X.X.............................. 2       
bcd0<2>           XXXX...XXXXXXX.......................... 11      
bcd0<3>           XXXX...XXX.XXXX......................... 11      
N_PZ_57           .X......X.XXXXX......................... 7       
N_PZ_67           .XX.....XX.XXX.......................... 7       
b0/bcd1<0>1       XXXX...XX..XXXX......................... 10      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               14/26
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   30/26
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB2_1   39   I/O           
bcd1<0>                       3     FB2_2   40   I/O     O                 
(unused)                      0     FB2_3        (b)           
(unused)                      0     FB2_4        (b)           
bcd1<1>                       8     FB2_5   41   I/O     O                 
bcd1<2>                       7     FB2_6   42   I/O     O                 
bcd1<3>                       3     FB2_7   43   GCK/I/O O                 
bcd2<1>                       2     FB2_8   44   GCK/I/O O                 
(unused)                      0     FB2_9        (b)           
bcd2<0>                       4     FB2_10  1    GCK/I/O O                 
(unused)                      0     FB2_11       (b)           
gnd                           1     FB2_12  2    I/O     O                 
ibinh<7>                      3     FB2_13  3    I/O     I      +          
(unused)                      0     FB2_14       (b)           
(unused)                      0     FB2_15       (b)           
(unused)                      0     FB2_16       (b)           

Signals Used by Logic in Function Block
  1: N_PZ_29            6: ibinh<1>          11: ibinh<6> 
  2: N_PZ_57            7: ibinh<2>          12: ibinh<7> 
  3: N_PZ_67            8: ibinh<3>          13: ibinh<7>.COMB 
  4: b0/bcd1<0>1        9: ibinh<4>          14: nen 
  5: en                10: ibinh<5>         

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
bcd1<0>           .XXX.X.X................................ 5       
bcd1<1>           XXX...X.XXXX............................ 8       
bcd1<2>           X......XXXXXX........................... 7       
bcd1<3>           .XX.....XXXX............................ 6       
bcd2<1>           .......XXXXX............................ 5       
bcd2<0>           ......XXXXXX............................ 6       
gnd               ........................................ 0       
ibinh<7>          ....X....X.X.X.......................... 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB3_1   29   I/O           
(unused)                      0     FB3_2   28   I/O           
(unused)                      0     FB3_3   27   I/O           
(unused)                      0     FB3_4        (b)           
(unused)                      0     FB3_5        (b)           
(unused)                      0     FB3_6   23   I/O           
(unused)                      0     FB3_7        (b)           
(unused)                      0     FB3_8        (b)           
(unused)                      0     FB3_9        (b)           
(unused)                      0     FB3_10  22   I/O           
(unused)                      0     FB3_11  21   I/O           
(unused)                      0     FB3_12  20   I/O           
(unused)                      0     FB3_13       (b)           
(unused)                      0     FB3_14  19   I/O     I     
(unused)                      0     FB3_15  18   I/O     I     
(unused)                      0     FB3_16       (b)           
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               2/38
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   1/55
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
ibinh<6>                      1     FB4_1   5    I/O     I      +          
ibinh<5>                      1     FB4_2   6    I/O     I      +          
(unused)                      0     FB4_3        (b)           
(unused)                      0     FB4_4        (b)           
(unused)                      0     FB4_5        (b)           
(unused)                      0     FB4_6        (b)           
ibinh<4>                      1     FB4_7   8    I/O     I      +          
(unused)                      0     FB4_8        (b)           
(unused)                      0     FB4_9        (b)           
(unused)                      0     FB4_10       (b)           
ibinh<3>                      1     FB4_11  12   I/O     I      +          
(unused)                      0     FB4_12       (b)           
ibinh<2>                      1     FB4_13  13   I/O     I      +          
ibinh<1>                      1     FB4_14  14   I/O     I      +          
(unused)                      0     FB4_15  16   I/O     I     
(unused)                      0     FB4_16       (b)           

Signals Used by Logic in Function Block
  1: en                 2: nen              

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


N_PZ_27 <= ((ibinh(1) AND ibinh(3))
	OR (NOT ibinh(1) AND NOT ibinh(3)));


N_PZ_29 <= ((ibinh(2) AND ibinh(4))
	OR (NOT ibinh(2) AND NOT ibinh(4)));


N_PZ_57 <= ((ibinh(6) AND N_PZ_29 AND ibinh(7).COMB)
	OR (ibinh(2) AND NOT N_PZ_29 AND ibinh(7).COMB)
	OR (NOT ibinh(6) AND NOT ibinh(5) AND N_PZ_29 AND ibinh(7))
	OR (NOT ibinh(5) AND NOT ibinh(2) AND NOT N_PZ_29 AND ibinh(7))
	OR (NOT ibinh(6) AND ibinh(5) AND NOT N_PZ_29 AND ibinh(4) AND 
	NOT ibinh(7)));


N_PZ_67 <= ((NOT ibinh(6) AND NOT ibinh(3) AND NOT N_PZ_29 AND NOT N_PZ_57)
	OR (ibinh(5) AND NOT ibinh(3) AND N_PZ_29 AND NOT ibinh(7))
	OR (NOT ibinh(5) AND NOT ibinh(3) AND NOT N_PZ_57 AND ibinh(7))
	OR (ibinh(5) AND NOT ibinh(2) AND NOT ibinh(3) AND NOT N_PZ_57 AND 
	NOT ibinh(7)));


b0/bcd1(0)1 <= ((NOT N_PZ_27 AND N_PZ_67)
	OR (ibinh(1) AND N_PZ_27 AND N_PZ_57)
	OR (ibinh(1) AND ibinh(6) AND N_PZ_27 AND ibinh(7).COMB)
	OR (ibinh(1) AND ibinh(6) AND NOT N_PZ_29 AND N_PZ_57)
	OR (ibinh(1) AND ibinh(5) AND N_PZ_57 AND NOT ibinh(7).COMB)
	OR (ibinh(1) AND N_PZ_27 AND N_PZ_29 AND ibinh(7).COMB)
	OR (ibinh(1) AND N_PZ_29 AND N_PZ_57 AND NOT ibinh(7).COMB)
	OR (ibinh(1) AND ibinh(6) AND NOT N_PZ_27 AND ibinh(7) AND 
	NOT ibinh(7).COMB)
	OR (ibinh(1) AND ibinh(6) AND ibinh(5) AND ibinh(2) AND 
	N_PZ_27 AND NOT N_PZ_29));

LDCP_bcd00: LDCP port map (bcd0(0),ibin(0),,'0','0');
bcd0_G(0) <= (en AND NOT nen);


bcd0(1) <= ((ibinh(1) AND NOT b0/bcd1(0)1)
	OR (NOT b0/bcd1(0)1 AND N_PZ_67)
	OR (NOT b0/bcd1(0)1 AND ibinh(3) AND N_PZ_57));


bcd0(2) <= ((ibinh(6) AND N_PZ_27 AND N_PZ_29 AND NOT ibinh(7))
	OR (ibinh(6) AND NOT ibinh(3) AND N_PZ_29 AND NOT N_PZ_67)
	OR (NOT ibinh(6) AND NOT N_PZ_27 AND N_PZ_29 AND N_PZ_67)
	OR (ibinh(5) AND N_PZ_27 AND N_PZ_29 AND N_PZ_57)
	OR (ibinh(1) AND ibinh(6) AND NOT ibinh(5) AND NOT N_PZ_27 AND 
	N_PZ_29)
	OR (NOT ibinh(1) AND NOT ibinh(6) AND ibinh(5) AND NOT N_PZ_29 AND 
	NOT N_PZ_57)
	OR (ibinh(6) AND ibinh(5) AND NOT N_PZ_27 AND NOT N_PZ_29 AND 
	N_PZ_67)
	OR (ibinh(6) AND ibinh(5) AND N_PZ_29 AND NOT N_PZ_57 AND 
	NOT N_PZ_67)
	OR (ibinh(6) AND NOT N_PZ_27 AND ibinh(3) AND NOT N_PZ_29 AND 
	N_PZ_57)
	OR (NOT ibinh(6) AND ibinh(5) AND ibinh(2) AND N_PZ_27 AND 
	NOT N_PZ_29)
	OR (NOT ibinh(6) AND NOT ibinh(5) AND N_PZ_27 AND NOT N_PZ_29 AND 
	NOT ibinh(7))
	OR (NOT ibinh(6) AND NOT ibinh(5) AND NOT ibinh(3) AND NOT N_PZ_29 AND 
	NOT N_PZ_67)
	OR (NOT ibinh(6) AND N_PZ_27 AND NOT N_PZ_29 AND ibinh(4) AND 
	ibinh(7))
	OR (NOT ibinh(6) AND NOT N_PZ_27 AND ibinh(3) AND N_PZ_29 AND 
	N_PZ_57)
	OR (ibinh(1) AND NOT ibinh(6) AND ibinh(2) AND NOT N_PZ_27 AND 
	NOT N_PZ_29 AND ibinh(7))
	OR (ibinh(6) AND ibinh(2) AND N_PZ_27 AND NOT ibinh(4) AND 
	NOT N_PZ_57 AND ibinh(7))
	OR (ibinh(6) AND ibinh(2) AND NOT N_PZ_27 AND ibinh(3) AND 
	NOT N_PZ_29 AND ibinh(7))
	OR (NOT ibinh(6) AND NOT ibinh(2) AND NOT N_PZ_27 AND ibinh(3) AND 
	NOT N_PZ_29 AND NOT ibinh(7)));


bcd0(3) <= ((ibinh(1) AND ibinh(5) AND ibinh(7).COMB AND N_PZ_67)
	OR (ibinh(6) AND N_PZ_27 AND NOT N_PZ_29 AND N_PZ_57)
	OR (NOT ibinh(6) AND N_PZ_27 AND N_PZ_29 AND N_PZ_57)
	OR (N_PZ_27 AND N_PZ_57 AND NOT ibinh(7) AND NOT ibinh(7).COMB)
	OR (ibinh(1) AND ibinh(6) AND ibinh(2) AND NOT N_PZ_29 AND 
	N_PZ_67)
	OR (ibinh(6) AND ibinh(5) AND NOT N_PZ_27 AND N_PZ_29 AND 
	N_PZ_67)
	OR (ibinh(6) AND NOT N_PZ_27 AND ibinh(3) AND NOT N_PZ_57 AND 
	ibinh(7).COMB)
	OR (NOT ibinh(6) AND NOT N_PZ_27 AND NOT N_PZ_29 AND NOT ibinh(7) AND 
	N_PZ_67)
	OR (NOT N_PZ_27 AND ibinh(3) AND N_PZ_29 AND NOT N_PZ_57 AND 
	ibinh(7).COMB)
	OR (NOT ibinh(1) AND ibinh(6) AND ibinh(5) AND ibinh(2) AND 
	NOT N_PZ_27 AND NOT N_PZ_29 AND NOT ibinh(7).COMB));


bcd1(0) <= ((b0/bcd1(0)1)
	OR (NOT ibinh(1) AND N_PZ_67)
	OR (NOT ibinh(1) AND ibinh(3) AND N_PZ_57));


bcd1(1) <= ((ibinh(6) AND NOT ibinh(4) AND N_PZ_57)
	OR (NOT ibinh(6) AND NOT ibinh(4) AND N_PZ_67)
	OR (NOT ibinh(6) AND ibinh(7) AND N_PZ_67)
	OR (ibinh(5) AND NOT ibinh(4) AND N_PZ_57)
	OR (NOT ibinh(6) AND NOT ibinh(2) AND N_PZ_29 AND ibinh(7))
	OR (NOT ibinh(6) AND ibinh(4) AND NOT N_PZ_57 AND NOT ibinh(7) AND 
	NOT N_PZ_67)
	OR (ibinh(5) AND ibinh(4) AND NOT N_PZ_57 AND NOT ibinh(7) AND 
	NOT N_PZ_67)
	OR (NOT ibinh(5) AND ibinh(2) AND N_PZ_29 AND NOT N_PZ_57 AND 
	NOT N_PZ_67));


bcd1(2) <= ((NOT ibinh(6) AND ibinh(4) AND NOT ibinh(7).COMB)
	OR (ibinh(6) AND ibinh(5) AND ibinh(4) AND ibinh(7))
	OR (ibinh(6) AND NOT ibinh(5) AND NOT ibinh(4) AND NOT ibinh(7))
	OR (NOT ibinh(6) AND ibinh(5) AND ibinh(3) AND NOT ibinh(4))
	OR (NOT ibinh(6) AND ibinh(5) AND NOT ibinh(4) AND ibinh(7))
	OR (NOT ibinh(6) AND ibinh(3) AND NOT N_PZ_29 AND NOT ibinh(7).COMB)
	OR (NOT ibinh(6) AND ibinh(5) AND NOT ibinh(3) AND NOT N_PZ_29 AND 
	ibinh(7)));


bcd1(3) <= ((ibinh(6) AND NOT ibinh(4) AND N_PZ_67)
	OR (ibinh(6) AND NOT ibinh(5) AND ibinh(4) AND NOT ibinh(7))
	OR (NOT ibinh(6) AND ibinh(4) AND NOT N_PZ_57 AND ibinh(7) AND 
	NOT N_PZ_67));


bcd2(0) <= (ibinh(6) AND ibinh(5) AND NOT ibinh(7))
	XOR ((NOT ibinh(6) AND ibinh(7))
	OR (NOT ibinh(5) AND NOT ibinh(3) AND NOT ibinh(4) AND ibinh(7))
	OR (ibinh(6) AND ibinh(5) AND NOT ibinh(2) AND NOT ibinh(3) AND 
	NOT ibinh(4) AND NOT ibinh(7)));


bcd2(1) <= (ibinh(6) AND ibinh(7))
	XOR (ibinh(6) AND NOT ibinh(5) AND NOT ibinh(3) AND NOT ibinh(4) AND 
	ibinh(7));


gnd_I <= '0';
gnd <= gnd_I when gnd_OE = '1' else 'Z';
gnd_OE <= '0';

FDCPE_ibinh1: FDCPE port map (ibinh(1),ibin(1),,'0','0','1');
ibinh_G(1) <= (en AND NOT nen);

FDCPE_ibinh2: FDCPE port map (ibinh(2),ibin(2),,'0','0','1');
ibinh_G(2) <= (en AND NOT nen);

FDCPE_ibinh3: FDCPE port map (ibinh(3),ibin(3),,'0','0','1');
ibinh_G(3) <= (en AND NOT nen);

FDCPE_ibinh4: FDCPE port map (ibinh(4),ibin(4),,'0','0','1');
ibinh_G(4) <= (en AND NOT nen);

FDCPE_ibinh5: FDCPE port map (ibinh(5),ibin(5),,'0','0','1');
ibinh_G(5) <= (en AND NOT nen);

FDCPE_ibinh6: FDCPE port map (ibinh(6),ibin(6),,'0','0','1');
ibinh_G(6) <= (en AND NOT nen);

LDCP_ibinh7.COMB: LDCP port map (ibinh(7).COMB,ibinh_D(7).COMB);
ibinh_D(7).COMB <= ((ibinh(5) AND ibinh(7))
	OR (NOT ibinh(5) AND NOT ibinh(7)));FDCPE_ibinh7: FDCPE port map (ibinh(7),ibin(7),,'0','0','1');
ibinh_G(7) <= (en AND NOT nen);


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C64A-5-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XC2C64A-5-VQ44      29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 bcd2<0>                          23 KPR                           
  2 gnd                              24 TDO                           
  3 ibin<7>                          25 GND                           
  4 GND                              26 VCCIO-1.8                     
  5 ibin<6>                          27 KPR                           
  6 ibin<5>                          28 KPR                           
  7 VCCIO-1.8                        29 KPR                           
  8 ibin<4>                          30 KPR                           
  9 TDI                              31 KPR                           
 10 TMS                              32 KPR                           
 11 TCK                              33 bcd0<3>                       
 12 ibin<3>                          34 bcd0<2>                       
 13 ibin<2>                          35 VCCAUX                        
 14 ibin<1>                          36 bcd0<1>                       
 15 VCC                              37 bcd0<0>                       
 16 ibin<0>                          38 KPR                           
 17 GND                              39 KPR                           
 18 en                               40 bcd1<0>                       
 19 nen                              41 bcd1<1>                       
 20 KPR                              42 bcd1<2>                       
 21 KPR                              43 bcd1<3>                       
 22 KPR                              44 bcd2<1>                       


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c64a-5-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
