#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; CS
CS__0__MASK EQU 0x01
CS__0__PC EQU CYREG_PRT0_PC0
CS__0__PORT EQU 0
CS__0__SHIFT EQU 0
CS__AG EQU CYREG_PRT0_AG
CS__AMUX EQU CYREG_PRT0_AMUX
CS__BIE EQU CYREG_PRT0_BIE
CS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CS__BYP EQU CYREG_PRT0_BYP
CS__CTL EQU CYREG_PRT0_CTL
CS__DM0 EQU CYREG_PRT0_DM0
CS__DM1 EQU CYREG_PRT0_DM1
CS__DM2 EQU CYREG_PRT0_DM2
CS__DR EQU CYREG_PRT0_DR
CS__INP_DIS EQU CYREG_PRT0_INP_DIS
CS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CS__LCD_EN EQU CYREG_PRT0_LCD_EN
CS__MASK EQU 0x01
CS__PORT EQU 0
CS__PRT EQU CYREG_PRT0_PRT
CS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CS__PS EQU CYREG_PRT0_PS
CS__SHIFT EQU 0
CS__SLW EQU CYREG_PRT0_SLW

; Rx
Rx__0__MASK EQU 0x10
Rx__0__PC EQU CYREG_PRT12_PC4
Rx__0__PORT EQU 12
Rx__0__SHIFT EQU 4
Rx__AG EQU CYREG_PRT12_AG
Rx__BIE EQU CYREG_PRT12_BIE
Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx__BYP EQU CYREG_PRT12_BYP
Rx__DM0 EQU CYREG_PRT12_DM0
Rx__DM1 EQU CYREG_PRT12_DM1
Rx__DM2 EQU CYREG_PRT12_DM2
Rx__DR EQU CYREG_PRT12_DR
Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx__MASK EQU 0x10
Rx__PORT EQU 12
Rx__PRT EQU CYREG_PRT12_PRT
Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx__PS EQU CYREG_PRT12_PS
Rx__SHIFT EQU 4
Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx__SLW EQU CYREG_PRT12_SLW

; Rx_1
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_PRT12_PC0
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 0
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx
Tx__0__MASK EQU 0x20
Tx__0__PC EQU CYREG_PRT12_PC5
Tx__0__PORT EQU 12
Tx__0__SHIFT EQU 5
Tx__AG EQU CYREG_PRT12_AG
Tx__BIE EQU CYREG_PRT12_BIE
Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx__BYP EQU CYREG_PRT12_BYP
Tx__DM0 EQU CYREG_PRT12_DM0
Tx__DM1 EQU CYREG_PRT12_DM1
Tx__DM2 EQU CYREG_PRT12_DM2
Tx__DR EQU CYREG_PRT12_DR
Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx__MASK EQU 0x20
Tx__PORT EQU 12
Tx__PRT EQU CYREG_PRT12_PRT
Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx__PS EQU CYREG_PRT12_PS
Tx__SHIFT EQU 5
Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__MASK EQU 0x02
Tx_1__0__PC EQU CYREG_PRT12_PC1
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 1
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__MASK EQU 0x02
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 1
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; SCL
SCL__0__MASK EQU 0x80
SCL__0__PC EQU CYREG_PRT0_PC7
SCL__0__PORT EQU 0
SCL__0__SHIFT EQU 7
SCL__AG EQU CYREG_PRT0_AG
SCL__AMUX EQU CYREG_PRT0_AMUX
SCL__BIE EQU CYREG_PRT0_BIE
SCL__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCL__BYP EQU CYREG_PRT0_BYP
SCL__CTL EQU CYREG_PRT0_CTL
SCL__DM0 EQU CYREG_PRT0_DM0
SCL__DM1 EQU CYREG_PRT0_DM1
SCL__DM2 EQU CYREG_PRT0_DM2
SCL__DR EQU CYREG_PRT0_DR
SCL__INP_DIS EQU CYREG_PRT0_INP_DIS
SCL__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCL__LCD_EN EQU CYREG_PRT0_LCD_EN
SCL__MASK EQU 0x80
SCL__PORT EQU 0
SCL__PRT EQU CYREG_PRT0_PRT
SCL__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCL__PS EQU CYREG_PRT0_PS
SCL__SHIFT EQU 7
SCL__SLW EQU CYREG_PRT0_SLW

; SDA
SDA__0__MASK EQU 0x40
SDA__0__PC EQU CYREG_PRT0_PC6
SDA__0__PORT EQU 0
SDA__0__SHIFT EQU 6
SDA__AG EQU CYREG_PRT0_AG
SDA__AMUX EQU CYREG_PRT0_AMUX
SDA__BIE EQU CYREG_PRT0_BIE
SDA__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SDA__BYP EQU CYREG_PRT0_BYP
SDA__CTL EQU CYREG_PRT0_CTL
SDA__DM0 EQU CYREG_PRT0_DM0
SDA__DM1 EQU CYREG_PRT0_DM1
SDA__DM2 EQU CYREG_PRT0_DM2
SDA__DR EQU CYREG_PRT0_DR
SDA__INP_DIS EQU CYREG_PRT0_INP_DIS
SDA__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SDA__LCD_EN EQU CYREG_PRT0_LCD_EN
SDA__MASK EQU 0x40
SDA__PORT EQU 0
SDA__PRT EQU CYREG_PRT0_PRT
SDA__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SDA__PS EQU CYREG_PRT0_PS
SDA__SHIFT EQU 6
SDA__SLW EQU CYREG_PRT0_SLW

; MISO
MISO__0__MASK EQU 0x02
MISO__0__PC EQU CYREG_PRT0_PC1
MISO__0__PORT EQU 0
MISO__0__SHIFT EQU 1
MISO__AG EQU CYREG_PRT0_AG
MISO__AMUX EQU CYREG_PRT0_AMUX
MISO__BIE EQU CYREG_PRT0_BIE
MISO__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MISO__BYP EQU CYREG_PRT0_BYP
MISO__CTL EQU CYREG_PRT0_CTL
MISO__DM0 EQU CYREG_PRT0_DM0
MISO__DM1 EQU CYREG_PRT0_DM1
MISO__DM2 EQU CYREG_PRT0_DM2
MISO__DR EQU CYREG_PRT0_DR
MISO__INP_DIS EQU CYREG_PRT0_INP_DIS
MISO__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT0_LCD_EN
MISO__MASK EQU 0x02
MISO__PORT EQU 0
MISO__PRT EQU CYREG_PRT0_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MISO__PS EQU CYREG_PRT0_PS
MISO__SHIFT EQU 1
MISO__SLW EQU CYREG_PRT0_SLW

; MOSI
MOSI__0__MASK EQU 0x08
MOSI__0__PC EQU CYREG_PRT0_PC3
MOSI__0__PORT EQU 0
MOSI__0__SHIFT EQU 3
MOSI__AG EQU CYREG_PRT0_AG
MOSI__AMUX EQU CYREG_PRT0_AMUX
MOSI__BIE EQU CYREG_PRT0_BIE
MOSI__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MOSI__BYP EQU CYREG_PRT0_BYP
MOSI__CTL EQU CYREG_PRT0_CTL
MOSI__DM0 EQU CYREG_PRT0_DM0
MOSI__DM1 EQU CYREG_PRT0_DM1
MOSI__DM2 EQU CYREG_PRT0_DM2
MOSI__DR EQU CYREG_PRT0_DR
MOSI__INP_DIS EQU CYREG_PRT0_INP_DIS
MOSI__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT0_LCD_EN
MOSI__MASK EQU 0x08
MOSI__PORT EQU 0
MOSI__PRT EQU CYREG_PRT0_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MOSI__PS EQU CYREG_PRT0_PS
MOSI__SHIFT EQU 3
MOSI__SLW EQU CYREG_PRT0_SLW

; SCLK
SCLK__0__MASK EQU 0x04
SCLK__0__PC EQU CYREG_PRT0_PC2
SCLK__0__PORT EQU 0
SCLK__0__SHIFT EQU 2
SCLK__AG EQU CYREG_PRT0_AG
SCLK__AMUX EQU CYREG_PRT0_AMUX
SCLK__BIE EQU CYREG_PRT0_BIE
SCLK__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCLK__BYP EQU CYREG_PRT0_BYP
SCLK__CTL EQU CYREG_PRT0_CTL
SCLK__DM0 EQU CYREG_PRT0_DM0
SCLK__DM1 EQU CYREG_PRT0_DM1
SCLK__DM2 EQU CYREG_PRT0_DM2
SCLK__DR EQU CYREG_PRT0_DR
SCLK__INP_DIS EQU CYREG_PRT0_INP_DIS
SCLK__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT0_LCD_EN
SCLK__MASK EQU 0x04
SCLK__PORT EQU 0
SCLK__PRT EQU CYREG_PRT0_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCLK__PS EQU CYREG_PRT0_PS
SCLK__SHIFT EQU 2
SCLK__SLW EQU CYREG_PRT0_SLW

; RST_1
RST_1__0__MASK EQU 0x20
RST_1__0__PC EQU CYREG_PRT2_PC5
RST_1__0__PORT EQU 2
RST_1__0__SHIFT EQU 5
RST_1__AG EQU CYREG_PRT2_AG
RST_1__AMUX EQU CYREG_PRT2_AMUX
RST_1__BIE EQU CYREG_PRT2_BIE
RST_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RST_1__BYP EQU CYREG_PRT2_BYP
RST_1__CTL EQU CYREG_PRT2_CTL
RST_1__DM0 EQU CYREG_PRT2_DM0
RST_1__DM1 EQU CYREG_PRT2_DM1
RST_1__DM2 EQU CYREG_PRT2_DM2
RST_1__DR EQU CYREG_PRT2_DR
RST_1__INP_DIS EQU CYREG_PRT2_INP_DIS
RST_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RST_1__LCD_EN EQU CYREG_PRT2_LCD_EN
RST_1__MASK EQU 0x20
RST_1__PORT EQU 2
RST_1__PRT EQU CYREG_PRT2_PRT
RST_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RST_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RST_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RST_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RST_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RST_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RST_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RST_1__PS EQU CYREG_PRT2_PS
RST_1__SHIFT EQU 5
RST_1__SLW EQU CYREG_PRT2_SLW

; DATA_COM_BUART
DATA_COM_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
DATA_COM_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
DATA_COM_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
DATA_COM_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
DATA_COM_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
DATA_COM_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
DATA_COM_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
DATA_COM_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
DATA_COM_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
DATA_COM_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
DATA_COM_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
DATA_COM_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
DATA_COM_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
DATA_COM_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
DATA_COM_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
DATA_COM_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
DATA_COM_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
DATA_COM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
DATA_COM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
DATA_COM_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
DATA_COM_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
DATA_COM_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
DATA_COM_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
DATA_COM_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
DATA_COM_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
DATA_COM_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
DATA_COM_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
DATA_COM_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
DATA_COM_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
DATA_COM_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
DATA_COM_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
DATA_COM_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
DATA_COM_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
DATA_COM_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
DATA_COM_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
DATA_COM_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
DATA_COM_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
DATA_COM_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
DATA_COM_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
DATA_COM_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
DATA_COM_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
DATA_COM_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
DATA_COM_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
DATA_COM_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
DATA_COM_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
DATA_COM_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
DATA_COM_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
DATA_COM_BUART_sRX_RxSts__3__MASK EQU 0x08
DATA_COM_BUART_sRX_RxSts__3__POS EQU 3
DATA_COM_BUART_sRX_RxSts__4__MASK EQU 0x10
DATA_COM_BUART_sRX_RxSts__4__POS EQU 4
DATA_COM_BUART_sRX_RxSts__5__MASK EQU 0x20
DATA_COM_BUART_sRX_RxSts__5__POS EQU 5
DATA_COM_BUART_sRX_RxSts__MASK EQU 0x38
DATA_COM_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
DATA_COM_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
DATA_COM_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB05_A0
DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB05_A1
DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB05_D0
DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB05_D1
DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB05_F0
DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB05_F1
DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
DATA_COM_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
DATA_COM_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
DATA_COM_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
DATA_COM_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
DATA_COM_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
DATA_COM_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
DATA_COM_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
DATA_COM_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
DATA_COM_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
DATA_COM_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
DATA_COM_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
DATA_COM_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
DATA_COM_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
DATA_COM_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
DATA_COM_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
DATA_COM_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
DATA_COM_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
DATA_COM_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
DATA_COM_BUART_sTX_TxSts__0__MASK EQU 0x01
DATA_COM_BUART_sTX_TxSts__0__POS EQU 0
DATA_COM_BUART_sTX_TxSts__1__MASK EQU 0x02
DATA_COM_BUART_sTX_TxSts__1__POS EQU 1
DATA_COM_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
DATA_COM_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
DATA_COM_BUART_sTX_TxSts__2__MASK EQU 0x04
DATA_COM_BUART_sTX_TxSts__2__POS EQU 2
DATA_COM_BUART_sTX_TxSts__3__MASK EQU 0x08
DATA_COM_BUART_sTX_TxSts__3__POS EQU 3
DATA_COM_BUART_sTX_TxSts__MASK EQU 0x0F
DATA_COM_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
DATA_COM_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
DATA_COM_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB06_ST

; DATA_COM_IntClock
DATA_COM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
DATA_COM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
DATA_COM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
DATA_COM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
DATA_COM_IntClock__INDEX EQU 0x03
DATA_COM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DATA_COM_IntClock__PM_ACT_MSK EQU 0x08
DATA_COM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DATA_COM_IntClock__PM_STBY_MSK EQU 0x08

; CONFIG_COM_BUART
CONFIG_COM_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
CONFIG_COM_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
CONFIG_COM_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
CONFIG_COM_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
CONFIG_COM_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
CONFIG_COM_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
CONFIG_COM_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
CONFIG_COM_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
CONFIG_COM_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
CONFIG_COM_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
CONFIG_COM_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
CONFIG_COM_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
CONFIG_COM_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
CONFIG_COM_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
CONFIG_COM_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
CONFIG_COM_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
CONFIG_COM_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
CONFIG_COM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
CONFIG_COM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
CONFIG_COM_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
CONFIG_COM_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
CONFIG_COM_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
CONFIG_COM_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
CONFIG_COM_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
CONFIG_COM_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
CONFIG_COM_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
CONFIG_COM_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
CONFIG_COM_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
CONFIG_COM_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
CONFIG_COM_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
CONFIG_COM_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
CONFIG_COM_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
CONFIG_COM_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
CONFIG_COM_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
CONFIG_COM_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
CONFIG_COM_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
CONFIG_COM_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
CONFIG_COM_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
CONFIG_COM_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
CONFIG_COM_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
CONFIG_COM_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
CONFIG_COM_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
CONFIG_COM_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
CONFIG_COM_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
CONFIG_COM_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
CONFIG_COM_BUART_sRX_RxSts__3__MASK EQU 0x08
CONFIG_COM_BUART_sRX_RxSts__3__POS EQU 3
CONFIG_COM_BUART_sRX_RxSts__4__MASK EQU 0x10
CONFIG_COM_BUART_sRX_RxSts__4__POS EQU 4
CONFIG_COM_BUART_sRX_RxSts__5__MASK EQU 0x20
CONFIG_COM_BUART_sRX_RxSts__5__POS EQU 5
CONFIG_COM_BUART_sRX_RxSts__MASK EQU 0x38
CONFIG_COM_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
CONFIG_COM_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
CONFIG_COM_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB11_A0
CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB11_A1
CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB11_D0
CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB11_D1
CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB11_F0
CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB11_F1
CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
CONFIG_COM_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
CONFIG_COM_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
CONFIG_COM_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
CONFIG_COM_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
CONFIG_COM_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
CONFIG_COM_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
CONFIG_COM_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
CONFIG_COM_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
CONFIG_COM_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
CONFIG_COM_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
CONFIG_COM_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
CONFIG_COM_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
CONFIG_COM_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
CONFIG_COM_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
CONFIG_COM_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
CONFIG_COM_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
CONFIG_COM_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
CONFIG_COM_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
CONFIG_COM_BUART_sTX_TxSts__0__MASK EQU 0x01
CONFIG_COM_BUART_sTX_TxSts__0__POS EQU 0
CONFIG_COM_BUART_sTX_TxSts__1__MASK EQU 0x02
CONFIG_COM_BUART_sTX_TxSts__1__POS EQU 1
CONFIG_COM_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
CONFIG_COM_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
CONFIG_COM_BUART_sTX_TxSts__2__MASK EQU 0x04
CONFIG_COM_BUART_sTX_TxSts__2__POS EQU 2
CONFIG_COM_BUART_sTX_TxSts__3__MASK EQU 0x08
CONFIG_COM_BUART_sTX_TxSts__3__POS EQU 3
CONFIG_COM_BUART_sTX_TxSts__MASK EQU 0x0F
CONFIG_COM_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
CONFIG_COM_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
CONFIG_COM_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST

; CONFIG_COM_IntClock
CONFIG_COM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
CONFIG_COM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
CONFIG_COM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
CONFIG_COM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
CONFIG_COM_IntClock__INDEX EQU 0x02
CONFIG_COM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CONFIG_COM_IntClock__PM_ACT_MSK EQU 0x04
CONFIG_COM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CONFIG_COM_IntClock__PM_STBY_MSK EQU 0x04

; HMC5883L_I2C_bI2C_UDB
HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB01_A0
HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB01_A1
HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB01_D0
HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB01_D1
HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB01_F0
HMC5883L_I2C_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB01_F1
HMC5883L_I2C_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
HMC5883L_I2C_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
HMC5883L_I2C_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
HMC5883L_I2C_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
HMC5883L_I2C_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
HMC5883L_I2C_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
HMC5883L_I2C_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
HMC5883L_I2C_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
HMC5883L_I2C_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
HMC5883L_I2C_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
HMC5883L_I2C_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
HMC5883L_I2C_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
HMC5883L_I2C_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
HMC5883L_I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
HMC5883L_I2C_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
HMC5883L_I2C_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
HMC5883L_I2C_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
HMC5883L_I2C_bI2C_UDB_StsReg__0__MASK EQU 0x01
HMC5883L_I2C_bI2C_UDB_StsReg__0__POS EQU 0
HMC5883L_I2C_bI2C_UDB_StsReg__1__MASK EQU 0x02
HMC5883L_I2C_bI2C_UDB_StsReg__1__POS EQU 1
HMC5883L_I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
HMC5883L_I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
HMC5883L_I2C_bI2C_UDB_StsReg__2__MASK EQU 0x04
HMC5883L_I2C_bI2C_UDB_StsReg__2__POS EQU 2
HMC5883L_I2C_bI2C_UDB_StsReg__3__MASK EQU 0x08
HMC5883L_I2C_bI2C_UDB_StsReg__3__POS EQU 3
HMC5883L_I2C_bI2C_UDB_StsReg__4__MASK EQU 0x10
HMC5883L_I2C_bI2C_UDB_StsReg__4__POS EQU 4
HMC5883L_I2C_bI2C_UDB_StsReg__5__MASK EQU 0x20
HMC5883L_I2C_bI2C_UDB_StsReg__5__POS EQU 5
HMC5883L_I2C_bI2C_UDB_StsReg__MASK EQU 0x3F
HMC5883L_I2C_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB04_MSK
HMC5883L_I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
HMC5883L_I2C_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB04_ST
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB11_CTL
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
HMC5883L_I2C_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB11_MSK

; HMC5883L_I2C_I2C_IRQ
HMC5883L_I2C_I2C_IRQ__ES2_PATCH EQU 0
HMC5883L_I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
HMC5883L_I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
HMC5883L_I2C_I2C_IRQ__INTC_MASK EQU 0x01
HMC5883L_I2C_I2C_IRQ__INTC_NUMBER EQU 0
HMC5883L_I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
HMC5883L_I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
HMC5883L_I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
HMC5883L_I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
HMC5883L_I2C_I2C_IRQ__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; HMC5883L_I2C_IntClock
HMC5883L_I2C_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
HMC5883L_I2C_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
HMC5883L_I2C_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
HMC5883L_I2C_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
HMC5883L_I2C_IntClock__INDEX EQU 0x00
HMC5883L_I2C_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
HMC5883L_I2C_IntClock__PM_ACT_MSK EQU 0x01
HMC5883L_I2C_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
HMC5883L_I2C_IntClock__PM_STBY_MSK EQU 0x01

; LIS331HH_SPI_BSPIM
LIS331HH_SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
LIS331HH_SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
LIS331HH_SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
LIS331HH_SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
LIS331HH_SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
LIS331HH_SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
LIS331HH_SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
LIS331HH_SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
LIS331HH_SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
LIS331HH_SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
LIS331HH_SPI_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB05_CTL
LIS331HH_SPI_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
LIS331HH_SPI_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB05_CTL
LIS331HH_SPI_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
LIS331HH_SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LIS331HH_SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LIS331HH_SPI_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB05_MSK
LIS331HH_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
LIS331HH_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
LIS331HH_SPI_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB05_MSK
LIS331HH_SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LIS331HH_SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LIS331HH_SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
LIS331HH_SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
LIS331HH_SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
LIS331HH_SPI_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB05_ST
LIS331HH_SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
LIS331HH_SPI_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
LIS331HH_SPI_BSPIM_RxStsReg__4__MASK EQU 0x10
LIS331HH_SPI_BSPIM_RxStsReg__4__POS EQU 4
LIS331HH_SPI_BSPIM_RxStsReg__5__MASK EQU 0x20
LIS331HH_SPI_BSPIM_RxStsReg__5__POS EQU 5
LIS331HH_SPI_BSPIM_RxStsReg__6__MASK EQU 0x40
LIS331HH_SPI_BSPIM_RxStsReg__6__POS EQU 6
LIS331HH_SPI_BSPIM_RxStsReg__MASK EQU 0x70
LIS331HH_SPI_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
LIS331HH_SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
LIS331HH_SPI_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB07_ST
LIS331HH_SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
LIS331HH_SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
LIS331HH_SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
LIS331HH_SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
LIS331HH_SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
LIS331HH_SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
LIS331HH_SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
LIS331HH_SPI_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
LIS331HH_SPI_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB06_A0
LIS331HH_SPI_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB06_A1
LIS331HH_SPI_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
LIS331HH_SPI_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB06_D0
LIS331HH_SPI_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB06_D1
LIS331HH_SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
LIS331HH_SPI_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
LIS331HH_SPI_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB06_F0
LIS331HH_SPI_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB06_F1
LIS331HH_SPI_BSPIM_TxStsReg__0__MASK EQU 0x01
LIS331HH_SPI_BSPIM_TxStsReg__0__POS EQU 0
LIS331HH_SPI_BSPIM_TxStsReg__1__MASK EQU 0x02
LIS331HH_SPI_BSPIM_TxStsReg__1__POS EQU 1
LIS331HH_SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
LIS331HH_SPI_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
LIS331HH_SPI_BSPIM_TxStsReg__2__MASK EQU 0x04
LIS331HH_SPI_BSPIM_TxStsReg__2__POS EQU 2
LIS331HH_SPI_BSPIM_TxStsReg__3__MASK EQU 0x08
LIS331HH_SPI_BSPIM_TxStsReg__3__POS EQU 3
LIS331HH_SPI_BSPIM_TxStsReg__4__MASK EQU 0x10
LIS331HH_SPI_BSPIM_TxStsReg__4__POS EQU 4
LIS331HH_SPI_BSPIM_TxStsReg__MASK EQU 0x1F
LIS331HH_SPI_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
LIS331HH_SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
LIS331HH_SPI_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB06_ST

; LIS331HH_SPI_IntClock
LIS331HH_SPI_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
LIS331HH_SPI_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
LIS331HH_SPI_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
LIS331HH_SPI_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
LIS331HH_SPI_IntClock__INDEX EQU 0x01
LIS331HH_SPI_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LIS331HH_SPI_IntClock__PM_ACT_MSK EQU 0x02
LIS331HH_SPI_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LIS331HH_SPI_IntClock__PM_STBY_MSK EQU 0x02

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E028069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_DP8051_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
