

================================================================
== Vivado HLS Report for 'moments_atan2_cordic_double_s'
================================================================
* Date:           Thu Jan 09 04:42:08 2020

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        moments
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  282|    1|  282|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	10  / (!tmp_demorgan & !tmp_44_demorgan & !tmp_27 & !tmp_28 & !tmp_56_demorgan & !tmp_61_demorgan & tmp_i2_27)
	2  / (!tmp_demorgan & !tmp_44_demorgan & !tmp_27 & !tmp_28 & !tmp_56_demorgan & !tmp_61_demorgan & !tmp_i2_27 & !tmp_10)
	3  / (!tmp_demorgan & !tmp_44_demorgan & !tmp_27 & !tmp_28 & !tmp_56_demorgan & !tmp_61_demorgan & !tmp_i2_27 & tmp_10)
	15  / (tmp_demorgan) | (tmp_44_demorgan) | (!tmp_27 & tmp_28) | (tmp_27 & m == 0) | (tmp_27 & m == 1) | (!tmp_27 & !tmp_56_demorgan & tmp_61_demorgan) | (tmp_56_demorgan & m == 0) | (tmp_27 & m == 2) | (tmp_56_demorgan & m == 1) | (tmp_27 & m == 3) | (tmp_56_demorgan & m == 2) | (tmp_56_demorgan & m == 3)
	14  / (!tmp_demorgan & !tmp_44_demorgan & tmp_27 & m != 0 & m != 1 & m != 2 & m != 3) | (!tmp_demorgan & !tmp_44_demorgan & !tmp_28 & tmp_56_demorgan & m != 0 & m != 1 & m != 2 & m != 3)
2 --> 
	10  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / (!tmp_27 & !tmp_56_demorgan) | (m != 0 & m != 1 & m != 2 & m != 3)
15 --> 
* FSM state operations: 

 <State 1>: 8.20ns
ST_1: x_in_read [1/1] 0.00ns
:0  %x_in_read = call double @_ssdm_op_Read.ap_auto.double(double %x_in) nounwind

ST_1: y_in_read [1/1] 0.00ns
:1  %y_in_read = call double @_ssdm_op_Read.ap_auto.double(double %y_in) nounwind

ST_1: p_Val2_s [1/1] 0.00ns
:2  %p_Val2_s = bitcast double %x_in_read to i64

ST_1: p_Result_s [1/1] 0.00ns
:3  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

ST_1: loc_V [1/1] 0.00ns
:4  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)

ST_1: p_Val2_16 [1/1] 0.00ns
:5  %p_Val2_16 = bitcast double %y_in_read to i64

ST_1: p_Result_17 [1/1] 0.00ns
:6  %p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_16, i32 63)

ST_1: loc_V_4 [1/1] 0.00ns
:7  %loc_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_16, i32 52, i32 62)

ST_1: loc_V_5 [1/1] 0.00ns
:8  %loc_V_5 = trunc i64 %p_Val2_16 to i52

ST_1: tmp_i [1/1] 2.11ns
:9  %tmp_i = icmp eq i11 %loc_V_4, -1

ST_1: tmp_i_25 [1/1] 2.64ns
:10  %tmp_i_25 = icmp ne i52 %loc_V_5, 0

ST_1: tmp_demorgan [1/1] 1.37ns
:11  %tmp_demorgan = and i1 %tmp_i, %tmp_i_25

ST_1: stg_28 [1/1] 0.00ns
:12  br i1 %tmp_demorgan, label %._crit_edge, label %1

ST_1: loc_V_6 [1/1] 0.00ns
:0  %loc_V_6 = trunc i64 %p_Val2_s to i52

ST_1: tmp_i1 [1/1] 2.11ns
:1  %tmp_i1 = icmp eq i11 %loc_V, -1

ST_1: tmp_i1_26 [1/1] 2.64ns
:2  %tmp_i1_26 = icmp ne i52 %loc_V_6, 0

ST_1: tmp_44_demorgan [1/1] 1.37ns
:3  %tmp_44_demorgan = and i1 %tmp_i1, %tmp_i1_26

ST_1: stg_33 [1/1] 0.00ns
:4  br i1 %tmp_44_demorgan, label %._crit_edge, label %2

ST_1: tmp_s [1/1] 0.00ns
:0  %tmp_s = zext i1 %p_Result_17 to i32

ST_1: m [1/1] 0.00ns
:1  %m = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %tmp_s, i32 1, i1 %p_Result_s)

ST_1: tmp_27 [1/1] 2.11ns
:2  %tmp_27 = icmp eq i11 %loc_V_4, 0

ST_1: stg_37 [1/1] 0.00ns
:3  br i1 %tmp_27, label %3, label %7

ST_1: tmp_28 [1/1] 2.11ns
:0  %tmp_28 = icmp eq i11 %loc_V, 0

ST_1: stg_39 [1/1] 0.00ns
:1  br i1 %tmp_28, label %8, label %9

ST_1: tmp_i2 [1/1] 2.64ns
:0  %tmp_i2 = icmp eq i52 %loc_V_6, 0

ST_1: tmp_56_demorgan [1/1] 1.37ns
:1  %tmp_56_demorgan = and i1 %tmp_i1, %tmp_i2

ST_1: tmp_i3 [1/1] 2.64ns
:2  %tmp_i3 = icmp eq i52 %loc_V_5, 0

ST_1: tmp_61_demorgan [1/1] 1.37ns
:3  %tmp_61_demorgan = and i1 %tmp_i, %tmp_i3

ST_1: stg_44 [1/1] 0.00ns
:4  br i1 %tmp_56_demorgan, label %10, label %.critedge

ST_1: stg_45 [1/1] 0.00ns
.critedge:0  br i1 %tmp_61_demorgan, label %18, label %19

ST_1: tmp [1/1] 0.00ns
:0  %tmp = trunc i64 %p_Val2_16 to i63

ST_1: p_Result_41 [1/1] 0.00ns
:1  %p_Result_41 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp)

ST_1: a [1/1] 0.00ns
:2  %a = bitcast i64 %p_Result_41 to double

ST_1: tmp_50 [1/1] 0.00ns
:3  %tmp_50 = trunc i64 %p_Val2_s to i63

ST_1: p_Result_42 [1/1] 0.00ns
:4  %p_Result_42 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_50)

ST_1: b [1/1] 0.00ns
:5  %b = bitcast i64 %p_Result_42 to double

ST_1: stg_52 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [33 x i8]* @moments_atan2_range_redux_cordic.str, [1 x i8]* @p_str1806) nounwind

ST_1: tmp_i2_27 [1/1] 2.71ns
:7  %tmp_i2_27 = icmp eq i64 %p_Result_42, %p_Result_41

ST_1: stg_54 [1/1] 1.57ns
:8  br i1 %tmp_i2_27, label %"atan2_cordic_floatdouble<double>.exit", label %20

ST_1: notlhs [1/1] 2.11ns
:0  %notlhs = icmp ne i11 %loc_V_4, -1

ST_1: tmp_6 [1/1] 0.00ns (grouped into LUT with out node tmp_10)
:1  %tmp_6 = or i1 %tmp_i3, %notlhs

ST_1: notlhs1 [1/1] 2.11ns
:2  %notlhs1 = icmp ne i11 %loc_V, -1

ST_1: tmp_7 [1/1] 0.00ns (grouped into LUT with out node tmp_10)
:3  %tmp_7 = or i1 %tmp_i2, %notlhs1

ST_1: tmp_8 [1/1] 0.00ns (grouped into LUT with out node tmp_10)
:4  %tmp_8 = and i1 %tmp_6, %tmp_7

ST_1: tmp_9 [1/1] 6.82ns
:5  %tmp_9 = fcmp ogt double %a, %b

ST_1: tmp_10 [1/1] 1.37ns (out node of the LUT)
:6  %tmp_10 = and i1 %tmp_8, %tmp_9

ST_1: stg_62 [1/1] 0.00ns
:7  br i1 %tmp_10, label %21, label %22

ST_1: tmp_42_i [2/2] 6.09ns
:0  %tmp_42_i = call fastcc double @moments_atan2_range_redux_cordic(double %a, double %b) nounwind

ST_1: tmp_40_i [2/2] 6.09ns
:0  %tmp_40_i = call fastcc double @moments_atan2_range_redux_cordic(double %b, double %a) nounwind

ST_1: p_2 [1/1] 1.37ns
:0  %p_2 = select i1 %p_Result_17, double 0xBFF921FB54442D18, double 0x3FF921FB54442D18

ST_1: stg_66 [1/1] 2.23ns
:1  br label %._crit_edge24

ST_1: stg_67 [1/1] 0.00ns
:0  br i1 %tmp_61_demorgan, label %11, label %._crit_edge18

ST_1: stg_68 [1/1] 2.23ns
._crit_edge18:0  switch i32 %m, label %._crit_edge21 [
    i32 0, label %._crit_edge24
    i32 1, label %15
    i32 2, label %16
    i32 3, label %17
  ]

ST_1: stg_69 [1/1] 2.23ns
:0  br label %._crit_edge24

ST_1: stg_70 [1/1] 2.23ns
:0  br label %._crit_edge24

ST_1: stg_71 [1/1] 2.23ns
:0  br label %._crit_edge24

ST_1: stg_72 [1/1] 2.23ns
:0  switch i32 %m, label %._crit_edge17 [
    i32 0, label %._crit_edge24
    i32 1, label %12
    i32 2, label %13
    i32 3, label %14
  ]

ST_1: stg_73 [1/1] 2.23ns
:0  br label %._crit_edge24

ST_1: stg_74 [1/1] 2.23ns
:0  br label %._crit_edge24

ST_1: stg_75 [1/1] 2.23ns
:0  br label %._crit_edge24

ST_1: p_1 [1/1] 1.37ns
:0  %p_1 = select i1 %p_Result_17, double 0xBFF921FB54442D18, double 0x3FF921FB54442D18

ST_1: stg_77 [1/1] 1.57ns
:1  br label %UnifiedReturnBlock

ST_1: stg_78 [1/1] 2.23ns
:0  switch i32 %m, label %._crit_edge16 [
    i32 0, label %._crit_edge24
    i32 1, label %4
    i32 2, label %5
    i32 3, label %6
  ]

ST_1: stg_79 [1/1] 2.23ns
:0  br label %._crit_edge24

ST_1: stg_80 [1/1] 2.23ns
:0  br label %._crit_edge24

ST_1: stg_81 [1/1] 2.23ns
:0  br label %._crit_edge24

ST_1: stg_82 [1/1] 2.23ns
._crit_edge:0  br label %._crit_edge24


 <State 2>: 3.14ns
ST_2: tmp_42_i [1/2] 1.57ns
:0  %tmp_42_i = call fastcc double @moments_atan2_range_redux_cordic(double %a, double %b) nounwind

ST_2: stg_84 [1/1] 1.57ns
:1  br label %"atan2_cordic_floatdouble<double>.exit"


 <State 3>: 1.57ns
ST_3: tmp_40_i [1/2] 1.57ns
:0  %tmp_40_i = call fastcc double @moments_atan2_range_redux_cordic(double %b, double %a) nounwind


 <State 4>: 8.23ns
ST_4: tmp_41_i [5/5] 8.23ns
:1  %tmp_41_i = fsub double 0x3FF921FB54442D18, %tmp_40_i


 <State 5>: 8.23ns
ST_5: tmp_41_i [4/5] 8.23ns
:1  %tmp_41_i = fsub double 0x3FF921FB54442D18, %tmp_40_i


 <State 6>: 8.23ns
ST_6: tmp_41_i [3/5] 8.23ns
:1  %tmp_41_i = fsub double 0x3FF921FB54442D18, %tmp_40_i


 <State 7>: 8.23ns
ST_7: tmp_41_i [2/5] 8.23ns
:1  %tmp_41_i = fsub double 0x3FF921FB54442D18, %tmp_40_i


 <State 8>: 8.23ns
ST_8: tmp_41_i [1/5] 8.23ns
:1  %tmp_41_i = fsub double 0x3FF921FB54442D18, %tmp_40_i


 <State 9>: 1.57ns
ST_9: stg_91 [1/1] 1.57ns
:2  br label %"atan2_cordic_floatdouble<double>.exit"


 <State 10>: 8.23ns
ST_10: c [1/1] 0.00ns
atan2_cordic_floatdouble<double>.exit:0  %c = phi double [ %tmp_41_i, %21 ], [ %tmp_42_i, %22 ], [ 0x3FE921FB54442D18, %19 ]

ST_10: d [5/5] 8.23ns
atan2_cordic_floatdouble<double>.exit:1  %d = fsub double 0x400921FB54442D18, %c


 <State 11>: 8.23ns
ST_11: d [4/5] 8.23ns
atan2_cordic_floatdouble<double>.exit:1  %d = fsub double 0x400921FB54442D18, %c


 <State 12>: 8.23ns
ST_12: d [3/5] 8.23ns
atan2_cordic_floatdouble<double>.exit:1  %d = fsub double 0x400921FB54442D18, %c


 <State 13>: 8.23ns
ST_13: d [2/5] 8.23ns
atan2_cordic_floatdouble<double>.exit:1  %d = fsub double 0x400921FB54442D18, %c


 <State 14>: 8.23ns
ST_14: d [1/5] 8.23ns
atan2_cordic_floatdouble<double>.exit:1  %d = fsub double 0x400921FB54442D18, %c

ST_14: stg_98 [1/1] 2.23ns
atan2_cordic_floatdouble<double>.exit:2  switch i32 %m, label %._crit_edge21 [
    i32 0, label %._crit_edge24
    i32 1, label %23
    i32 2, label %24
    i32 3, label %25
  ]

ST_14: tmp_84_to_int [1/1] 0.00ns
:0  %tmp_84_to_int = bitcast double %c to i64

ST_14: tmp_84_neg [1/1] 1.37ns
:1  %tmp_84_neg = xor i64 %tmp_84_to_int, -9223372036854775808

ST_14: tmp_29 [1/1] 0.00ns
:2  %tmp_29 = bitcast i64 %tmp_84_neg to double

ST_14: stg_102 [1/1] 2.23ns
:3  br label %._crit_edge24

ST_14: stg_103 [1/1] 0.00ns
._crit_edge21:0  br label %._crit_edge17

ST_14: stg_104 [1/1] 0.00ns
._crit_edge17:0  br label %._crit_edge16

ST_14: stg_105 [1/1] 2.23ns
._crit_edge16:0  br label %._crit_edge24


 <State 15>: 5.18ns
ST_15: tmp_85_to_int [1/1] 0.00ns
:0  %tmp_85_to_int = bitcast double %d to i64

ST_15: tmp_85_neg [1/1] 1.37ns
:1  %tmp_85_neg = xor i64 %tmp_85_to_int, -9223372036854775808

ST_15: tmp_30 [1/1] 0.00ns
:2  %tmp_30 = bitcast i64 %tmp_85_neg to double

ST_15: stg_109 [1/1] 2.23ns
:3  br label %._crit_edge24

ST_15: stg_110 [1/1] 2.23ns
:0  br label %._crit_edge24

ST_15: p_s [1/1] 0.00ns
._crit_edge24:0  %p_s = phi double [ 0x7FFFFFFFFFFFFFFF, %._crit_edge ], [ 0.000000e+00, %._crit_edge16 ], [ 0xC00921FB54442D18, %6 ], [ 0x400921FB54442D18, %5 ], [ -0.000000e+00, %4 ], [ 0xC002D97C7F3321D2, %14 ], [ 0x4002D97C7F3321D2, %13 ], [ 0xBFE921FB54442D18, %12 ], [ 0xC00921FB54442D18, %17 ], [ 0x400921FB54442D18, %16 ], [ -0.000000e+00, %15 ], [ %tmp_30, %25 ], [ %d, %24 ], [ %tmp_29, %23 ], [ %c, %"atan2_cordic_floatdouble<double>.exit" ], [ 0.000000e+00, %3 ], [ 0x3FE921FB54442D18, %11 ], [ 0.000000e+00, %._crit_edge18 ], [ %p_2, %18 ]

ST_15: stg_112 [1/1] 1.57ns
._crit_edge24:1  br label %UnifiedReturnBlock

ST_15: UnifiedRetVal [1/1] 0.00ns
UnifiedReturnBlock:0  %UnifiedRetVal = phi double [ %p_1, %8 ], [ %p_s, %._crit_edge24 ]

ST_15: stg_114 [1/1] 0.00ns
UnifiedReturnBlock:1  ret double %UnifiedRetVal



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
