// Seed: 722086401
module module_0 ();
  logic id_1, id_2;
  always @(posedge id_2) begin : LABEL_0
    $clog2(44);
    ;
  end
  assign id_2 = id_1;
  always @(posedge -1 or posedge id_1) id_1 += id_2;
  wire id_3;
  parameter id_4 = 1;
endmodule
module module_1 (
    input  tri1  id_0
    , id_3,
    output uwire id_1
);
  parameter id_4 = 1;
  assign id_3 = 1'b0;
  module_0 modCall_1 ();
  assign id_3 = id_0;
  wire id_5;
endmodule
module module_2 (
    input  wand  id_0,
    input  tri   id_1,
    output logic id_2,
    input  tri   id_3
);
  module_0 modCall_1 ();
  always @(-1 or posedge 1) if (1) id_2 <= 1;
endmodule
