Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Nov 21 00:11:17 2020
| Host         : DESKTOP-5PA8C12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.281        0.000                      0                  106        0.188        0.000                      0                  106        3.000        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_65mhz_mod/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_65mhz_clk_wiz_65mhz   {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_65mhz    {0.000 25.000}     50.000          20.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_65mhz_mod/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_65mhz_clk_wiz_65mhz         6.735        0.000                      0                   58        0.211        0.000                      0                   58        7.192        0.000                       0                    37  
  clkfbout_clk_wiz_65mhz                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                       5.281        0.000                      0                   48        0.188        0.000                      0                   48        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_mod/inst/clk_in1
  To Clock:  clk_65mhz_mod/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_mod/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_65mhz_mod/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_65mhz
  To Clock:  clk_65mhz_clk_wiz_65mhz

Setup :            0  Failing Endpoints,  Worst Slack        6.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        8.339ns  (logic 1.994ns (23.911%)  route 6.345ns (76.089%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 16.901 - 15.385 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.720     1.722    xvga_mod/CLK
    SLICE_X5Y90          FDRE                                         r  xvga_mod/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     2.178 r  xvga_mod/vcount_out_reg[4]/Q
                         net (fo=45, routed)          2.782     4.961    xvga_mod/vcount_out_reg[9]_0[4]
    SLICE_X7Y104         LUT2 (Prop_lut2_I0_O)        0.124     5.085 r  xvga_mod/rgb[11]_i_206/O
                         net (fo=1, routed)           0.000     5.085    xvga_mod/rgb[11]_i_206_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.483 r  xvga_mod/rgb_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.483    xvga_mod/rgb_reg[11]_i_111_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.754 r  xvga_mod/rgb_reg[11]_i_41/CO[0]
                         net (fo=1, routed)           0.548     6.302    xvga_mod/rgb_reg[11]_i_41_n_3
    SLICE_X9Y107         LUT4 (Prop_lut4_I0_O)        0.373     6.675 r  xvga_mod/rgb[11]_i_14/O
                         net (fo=4, routed)           1.468     8.143    xvga_mod/rgb[11]_i_14_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I3_O)        0.124     8.267 r  xvga_mod/rgb[7]_i_9/O
                         net (fo=2, routed)           0.699     8.966    display_mod/blob_ASharp/rgb_reg[1]_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I3_O)        0.124     9.090 r  display_mod/blob_ASharp/rgb[3]_i_3/O
                         net (fo=2, routed)           0.848     9.938    xvga_mod/rgb_reg[1]
    SLICE_X11Y104        LUT4 (Prop_lut4_I3_O)        0.124    10.062 r  xvga_mod/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    10.062    pixel[1]
    SLICE_X11Y104        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.514    16.901    clk_65mhz
    SLICE_X11Y104        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism             -0.001    16.900    
                         clock uncertainty           -0.132    16.768    
    SLICE_X11Y104        FDRE (Setup_fdre_C_D)        0.029    16.797    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         16.797    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             6.787ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        8.333ns  (logic 1.988ns (23.856%)  route 6.345ns (76.144%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 16.901 - 15.385 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.720     1.722    xvga_mod/CLK
    SLICE_X5Y90          FDRE                                         r  xvga_mod/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     2.178 r  xvga_mod/vcount_out_reg[4]/Q
                         net (fo=45, routed)          2.782     4.961    xvga_mod/vcount_out_reg[9]_0[4]
    SLICE_X7Y104         LUT2 (Prop_lut2_I0_O)        0.124     5.085 r  xvga_mod/rgb[11]_i_206/O
                         net (fo=1, routed)           0.000     5.085    xvga_mod/rgb[11]_i_206_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.483 r  xvga_mod/rgb_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.483    xvga_mod/rgb_reg[11]_i_111_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.754 r  xvga_mod/rgb_reg[11]_i_41/CO[0]
                         net (fo=1, routed)           0.548     6.302    xvga_mod/rgb_reg[11]_i_41_n_3
    SLICE_X9Y107         LUT4 (Prop_lut4_I0_O)        0.373     6.675 r  xvga_mod/rgb[11]_i_14/O
                         net (fo=4, routed)           1.468     8.143    xvga_mod/rgb[11]_i_14_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I3_O)        0.124     8.267 r  xvga_mod/rgb[7]_i_9/O
                         net (fo=2, routed)           0.699     8.966    display_mod/blob_ASharp/rgb_reg[1]_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I3_O)        0.124     9.090 r  display_mod/blob_ASharp/rgb[3]_i_3/O
                         net (fo=2, routed)           0.848     9.938    xvga_mod/rgb_reg[1]
    SLICE_X11Y104        LUT4 (Prop_lut4_I3_O)        0.118    10.056 r  xvga_mod/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    10.056    pixel[3]
    SLICE_X11Y104        FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.514    16.901    clk_65mhz
    SLICE_X11Y104        FDRE                                         r  rgb_reg[3]/C
                         clock pessimism             -0.001    16.900    
                         clock uncertainty           -0.132    16.768    
    SLICE_X11Y104        FDRE (Setup_fdre_C_D)        0.075    16.843    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         16.843    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                  6.787    

Slack (MET) :             6.934ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        8.142ns  (logic 1.994ns (24.490%)  route 6.148ns (75.510%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 16.901 - 15.385 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.720     1.722    xvga_mod/CLK
    SLICE_X5Y90          FDRE                                         r  xvga_mod/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     2.178 r  xvga_mod/vcount_out_reg[4]/Q
                         net (fo=45, routed)          2.782     4.961    xvga_mod/vcount_out_reg[9]_0[4]
    SLICE_X7Y104         LUT2 (Prop_lut2_I0_O)        0.124     5.085 r  xvga_mod/rgb[11]_i_206/O
                         net (fo=1, routed)           0.000     5.085    xvga_mod/rgb[11]_i_206_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.483 r  xvga_mod/rgb_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.483    xvga_mod/rgb_reg[11]_i_111_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.754 r  xvga_mod/rgb_reg[11]_i_41/CO[0]
                         net (fo=1, routed)           0.548     6.302    xvga_mod/rgb_reg[11]_i_41_n_3
    SLICE_X9Y107         LUT4 (Prop_lut4_I0_O)        0.373     6.675 r  xvga_mod/rgb[11]_i_14/O
                         net (fo=4, routed)           1.468     8.143    xvga_mod/rgb[11]_i_14_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I3_O)        0.124     8.267 r  xvga_mod/rgb[7]_i_9/O
                         net (fo=2, routed)           0.943     9.210    display_mod/blob_C2/rgb_reg[4]
    SLICE_X11Y103        LUT6 (Prop_lut6_I5_O)        0.124     9.334 r  display_mod/blob_C2/rgb[7]_i_4/O
                         net (fo=2, routed)           0.406     9.741    xvga_mod/rgb_reg[4]
    SLICE_X11Y104        LUT3 (Prop_lut3_I2_O)        0.124     9.865 r  xvga_mod/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000     9.865    pixel[4]
    SLICE_X11Y104        FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.514    16.901    clk_65mhz
    SLICE_X11Y104        FDRE                                         r  rgb_reg[4]/C
                         clock pessimism             -0.001    16.900    
                         clock uncertainty           -0.132    16.768    
    SLICE_X11Y104        FDRE (Setup_fdre_C_D)        0.031    16.799    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         16.799    
                         arrival time                          -9.865    
  -------------------------------------------------------------------
                         slack                                  6.934    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 1.989ns (24.443%)  route 6.148ns (75.557%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 16.901 - 15.385 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.720     1.722    xvga_mod/CLK
    SLICE_X5Y90          FDRE                                         r  xvga_mod/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     2.178 r  xvga_mod/vcount_out_reg[4]/Q
                         net (fo=45, routed)          2.782     4.961    xvga_mod/vcount_out_reg[9]_0[4]
    SLICE_X7Y104         LUT2 (Prop_lut2_I0_O)        0.124     5.085 r  xvga_mod/rgb[11]_i_206/O
                         net (fo=1, routed)           0.000     5.085    xvga_mod/rgb[11]_i_206_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.483 r  xvga_mod/rgb_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.483    xvga_mod/rgb_reg[11]_i_111_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.754 r  xvga_mod/rgb_reg[11]_i_41/CO[0]
                         net (fo=1, routed)           0.548     6.302    xvga_mod/rgb_reg[11]_i_41_n_3
    SLICE_X9Y107         LUT4 (Prop_lut4_I0_O)        0.373     6.675 r  xvga_mod/rgb[11]_i_14/O
                         net (fo=4, routed)           1.468     8.143    xvga_mod/rgb[11]_i_14_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I3_O)        0.124     8.267 r  xvga_mod/rgb[7]_i_9/O
                         net (fo=2, routed)           0.943     9.210    display_mod/blob_C2/rgb_reg[4]
    SLICE_X11Y103        LUT6 (Prop_lut6_I5_O)        0.124     9.334 r  display_mod/blob_C2/rgb[7]_i_4/O
                         net (fo=2, routed)           0.406     9.741    xvga_mod/rgb_reg[4]
    SLICE_X11Y104        LUT3 (Prop_lut3_I2_O)        0.119     9.860 r  xvga_mod/rgb[7]_i_1/O
                         net (fo=1, routed)           0.000     9.860    pixel[7]
    SLICE_X11Y104        FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.514    16.901    clk_65mhz
    SLICE_X11Y104        FDRE                                         r  rgb_reg[7]/C
                         clock pessimism             -0.001    16.900    
                         clock uncertainty           -0.132    16.768    
    SLICE_X11Y104        FDRE (Setup_fdre_C_D)        0.075    16.843    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         16.843    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        8.175ns  (logic 1.800ns (22.019%)  route 6.375ns (77.981%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 16.913 - 15.385 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.720     1.722    xvga_mod/CLK
    SLICE_X4Y90          FDRE                                         r  xvga_mod/vcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.456     2.178 r  xvga_mod/vcount_out_reg[9]/Q
                         net (fo=55, routed)          3.190     5.368    xvga_mod/vcount_out_reg[9]_0[7]
    SLICE_X12Y104        LUT2 (Prop_lut2_I0_O)        0.148     5.516 r  xvga_mod/rgb[9]_i_16/O
                         net (fo=1, routed)           0.000     5.516    xvga_mod/rgb[9]_i_16_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.869 r  xvga_mod/rgb_reg[9]_i_6/CO[0]
                         net (fo=1, routed)           0.810     6.679    xvga_mod/rgb_reg[9]_i_6_n_3
    SLICE_X13Y102        LUT4 (Prop_lut4_I0_O)        0.367     7.046 r  xvga_mod/rgb[9]_i_3/O
                         net (fo=3, routed)           1.203     8.249    xvga_mod/rgb[9]_i_3_n_0
    SLICE_X9Y107         LUT5 (Prop_lut5_I0_O)        0.150     8.399 r  xvga_mod/rgb[9]_i_2/O
                         net (fo=1, routed)           1.172     9.571    xvga_mod/rgb[9]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I3_O)        0.326     9.897 r  xvga_mod/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000     9.897    pixel[9]
    SLICE_X10Y99         FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.525    16.913    clk_65mhz
    SLICE_X10Y99         FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.079    16.992    
                         clock uncertainty           -0.132    16.860    
    SLICE_X10Y99         FDRE (Setup_fdre_C_D)        0.081    16.941    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         16.941    
                         arrival time                          -9.897    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             7.457ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/blank_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 1.417ns (18.388%)  route 6.289ns (81.612%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 16.911 - 15.385 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.721     1.723    xvga_mod/CLK
    SLICE_X5Y91          FDRE                                         r  xvga_mod/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     2.179 f  xvga_mod/hcount_out_reg[3]/Q
                         net (fo=60, routed)          2.003     4.183    xvga_mod/Q[3]
    SLICE_X10Y91         LUT4 (Prop_lut4_I3_O)        0.117     4.300 r  xvga_mod/hblank_i_3/O
                         net (fo=7, routed)           0.839     5.139    xvga_mod/hblank_i_3_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I5_O)        0.348     5.487 f  xvga_mod/hcount_out[10]_i_1/O
                         net (fo=26, routed)          1.287     6.774    xvga_mod/hreset
    SLICE_X6Y90          LUT6 (Prop_lut6_I4_O)        0.124     6.898 r  xvga_mod/vsync_out_i_2/O
                         net (fo=2, routed)           0.294     7.192    xvga_mod/vsync_out_i_2_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I5_O)        0.124     7.316 f  xvga_mod/vblank_i_5/O
                         net (fo=10, routed)          0.608     7.924    xvga_mod/vreset
    SLICE_X2Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.048 r  xvga_mod/vblank_i_1/O
                         net (fo=2, routed)           1.257     9.306    xvga_mod/next_vblank
    SLICE_X11Y92         LUT5 (Prop_lut5_I4_O)        0.124     9.430 r  xvga_mod/blank_out_i_1/O
                         net (fo=1, routed)           0.000     9.430    xvga_mod/blank_out_i_1_n_0
    SLICE_X11Y92         FDRE                                         r  xvga_mod/blank_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.523    16.911    xvga_mod/CLK
    SLICE_X11Y92         FDRE                                         r  xvga_mod/blank_out_reg/C
                         clock pessimism              0.079    16.990    
                         clock uncertainty           -0.132    16.858    
    SLICE_X11Y92         FDRE (Setup_fdre_C_D)        0.029    16.887    xvga_mod/blank_out_reg
  -------------------------------------------------------------------
                         required time                         16.887    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  7.457    

Slack (MET) :             8.017ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        7.198ns  (logic 2.120ns (29.454%)  route 5.078ns (70.546%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 16.913 - 15.385 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.720     1.722    xvga_mod/CLK
    SLICE_X4Y90          FDRE                                         r  xvga_mod/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.419     2.141 r  xvga_mod/vcount_out_reg[3]/Q
                         net (fo=60, routed)          1.978     4.119    xvga_mod/vcount_out_reg[9]_0[3]
    SLICE_X6Y100         LUT2 (Prop_lut2_I0_O)        0.299     4.418 r  xvga_mod/rgb[11]_i_162/O
                         net (fo=1, routed)           0.000     4.418    xvga_mod/rgb[11]_i_162_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.951 r  xvga_mod/rgb_reg[11]_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.951    xvga_mod/rgb_reg[11]_i_61_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.205 f  xvga_mod/rgb_reg[11]_i_21/CO[0]
                         net (fo=2, routed)           0.723     5.928    xvga_mod/rgb_reg[11]_i_21_n_3
    SLICE_X4Y99          LUT4 (Prop_lut4_I0_O)        0.367     6.295 f  xvga_mod/rgb[11]_i_7/O
                         net (fo=4, routed)           1.286     7.582    xvga_mod/rgb[11]_i_7_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     7.706 r  xvga_mod/rgb[11]_i_2/O
                         net (fo=2, routed)           1.091     8.796    xvga_mod/rgb[11]_i_2_n_0
    SLICE_X10Y99         LUT5 (Prop_lut5_I0_O)        0.124     8.920 r  xvga_mod/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000     8.920    pixel[11]
    SLICE_X10Y99         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.525    16.913    clk_65mhz
    SLICE_X10Y99         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.079    16.992    
                         clock uncertainty           -0.132    16.860    
    SLICE_X10Y99         FDRE (Setup_fdre_C_D)        0.077    16.937    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         16.937    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  8.017    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 1.293ns (19.770%)  route 5.247ns (80.230%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 16.988 - 15.385 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.721     1.723    xvga_mod/CLK
    SLICE_X5Y91          FDRE                                         r  xvga_mod/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  xvga_mod/hcount_out_reg[3]/Q
                         net (fo=60, routed)          2.003     4.183    xvga_mod/Q[3]
    SLICE_X10Y91         LUT4 (Prop_lut4_I3_O)        0.117     4.300 f  xvga_mod/hblank_i_3/O
                         net (fo=7, routed)           0.839     5.139    xvga_mod/hblank_i_3_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I5_O)        0.348     5.487 r  xvga_mod/hcount_out[10]_i_1/O
                         net (fo=26, routed)          1.287     6.774    xvga_mod/hreset
    SLICE_X6Y90          LUT6 (Prop_lut6_I4_O)        0.124     6.898 f  xvga_mod/vsync_out_i_2/O
                         net (fo=2, routed)           0.294     7.192    xvga_mod/vsync_out_i_2_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I5_O)        0.124     7.316 r  xvga_mod/vblank_i_5/O
                         net (fo=10, routed)          0.436     7.752    xvga_mod/vreset
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.124     7.876 r  xvga_mod/vcount_out[6]_i_1/O
                         net (fo=2, routed)           0.387     8.263    xvga_mod/vcount_out0
    SLICE_X3Y90          FDRE                                         r  xvga_mod/vcount_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.600    16.988    xvga_mod/CLK
    SLICE_X3Y90          FDRE                                         r  xvga_mod/vcount_out_reg[5]/C
                         clock pessimism              0.079    17.067    
                         clock uncertainty           -0.132    16.935    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    16.506    xvga_mod/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         16.506    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 1.293ns (19.770%)  route 5.247ns (80.230%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 16.988 - 15.385 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.721     1.723    xvga_mod/CLK
    SLICE_X5Y91          FDRE                                         r  xvga_mod/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     2.179 r  xvga_mod/hcount_out_reg[3]/Q
                         net (fo=60, routed)          2.003     4.183    xvga_mod/Q[3]
    SLICE_X10Y91         LUT4 (Prop_lut4_I3_O)        0.117     4.300 f  xvga_mod/hblank_i_3/O
                         net (fo=7, routed)           0.839     5.139    xvga_mod/hblank_i_3_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I5_O)        0.348     5.487 r  xvga_mod/hcount_out[10]_i_1/O
                         net (fo=26, routed)          1.287     6.774    xvga_mod/hreset
    SLICE_X6Y90          LUT6 (Prop_lut6_I4_O)        0.124     6.898 f  xvga_mod/vsync_out_i_2/O
                         net (fo=2, routed)           0.294     7.192    xvga_mod/vsync_out_i_2_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I5_O)        0.124     7.316 r  xvga_mod/vblank_i_5/O
                         net (fo=10, routed)          0.436     7.752    xvga_mod/vreset
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.124     7.876 r  xvga_mod/vcount_out[6]_i_1/O
                         net (fo=2, routed)           0.387     8.263    xvga_mod/vcount_out0
    SLICE_X3Y90          FDRE                                         r  xvga_mod/vcount_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.600    16.988    xvga_mod/CLK
    SLICE_X3Y90          FDRE                                         r  xvga_mod/vcount_out_reg[6]/C
                         clock pessimism              0.079    17.067    
                         clock uncertainty           -0.132    16.935    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    16.506    xvga_mod/vcount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         16.506    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.478ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 1.293ns (19.394%)  route 5.374ns (80.606%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 16.989 - 15.385 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.721     1.723    xvga_mod/CLK
    SLICE_X5Y91          FDRE                                         r  xvga_mod/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.456     2.179 f  xvga_mod/hcount_out_reg[3]/Q
                         net (fo=60, routed)          2.003     4.183    xvga_mod/Q[3]
    SLICE_X10Y91         LUT4 (Prop_lut4_I3_O)        0.117     4.300 r  xvga_mod/hblank_i_3/O
                         net (fo=7, routed)           0.839     5.139    xvga_mod/hblank_i_3_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I5_O)        0.348     5.487 f  xvga_mod/hcount_out[10]_i_1/O
                         net (fo=26, routed)          1.287     6.774    xvga_mod/hreset
    SLICE_X6Y90          LUT6 (Prop_lut6_I4_O)        0.124     6.898 r  xvga_mod/vsync_out_i_2/O
                         net (fo=2, routed)           0.294     7.192    xvga_mod/vsync_out_i_2_n_0
    SLICE_X6Y90          LUT6 (Prop_lut6_I5_O)        0.124     7.316 f  xvga_mod/vblank_i_5/O
                         net (fo=10, routed)          0.608     7.924    xvga_mod/vreset
    SLICE_X2Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.048 r  xvga_mod/vblank_i_1/O
                         net (fo=2, routed)           0.342     8.390    xvga_mod/next_vblank
    SLICE_X3Y91          FDRE                                         r  xvga_mod/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.601    16.989    xvga_mod/CLK
    SLICE_X3Y91          FDRE                                         r  xvga_mod/vblank_reg/C
                         clock pessimism              0.079    17.068    
                         clock uncertainty           -0.132    16.936    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)       -0.067    16.869    xvga_mod/vblank_reg
  -------------------------------------------------------------------
                         required time                         16.869    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                  8.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 xvga_mod/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.916%)  route 0.180ns (56.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.601     0.603    xvga_mod/CLK
    SLICE_X7Y93          FDRE                                         r  xvga_mod/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  xvga_mod/hsync_out_reg/Q
                         net (fo=2, routed)           0.180     0.924    hsync
    SLICE_X0Y93          FDRE                                         r  hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.875     0.877    clk_65mhz
    SLICE_X0Y93          FDRE                                         r  hs_reg/C
                         clock pessimism             -0.234     0.643    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.070     0.713    hs_reg
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 xvga_mod/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.558%)  route 0.168ns (54.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.572     0.574    xvga_mod/CLK
    SLICE_X11Y92         FDRE                                         r  xvga_mod/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  xvga_mod/blank_out_reg/Q
                         net (fo=1, routed)           0.168     0.883    blank
    SLICE_X12Y93         FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.844     0.846    clk_65mhz
    SLICE_X12Y93         FDRE                                         r  b_reg/C
                         clock pessimism             -0.234     0.612    
    SLICE_X12Y93         FDRE (Hold_fdre_C_D)         0.059     0.671    b_reg
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 xvga_mod/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/hcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.796%)  route 0.172ns (45.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.572     0.574    xvga_mod/CLK
    SLICE_X10Y91         FDRE                                         r  xvga_mod/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.164     0.738 r  xvga_mod/hcount_out_reg[4]/Q
                         net (fo=70, routed)          0.172     0.910    xvga_mod/Q[4]
    SLICE_X10Y92         LUT6 (Prop_lut6_I4_O)        0.045     0.955 r  xvga_mod/hcount_out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.955    xvga_mod/p_0_in[5]
    SLICE_X10Y92         FDRE                                         r  xvga_mod/hcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.843     0.845    xvga_mod/CLK
    SLICE_X10Y92         FDRE                                         r  xvga_mod/hcount_out_reg[5]/C
                         clock pessimism             -0.255     0.590    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.121     0.711    xvga_mod/hcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 xvga_mod/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/hcount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.600     0.602    xvga_mod/CLK
    SLICE_X5Y91          FDRE                                         r  xvga_mod/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.743 r  xvga_mod/hcount_out_reg[3]/Q
                         net (fo=60, routed)          0.168     0.911    xvga_mod/Q[3]
    SLICE_X5Y91          LUT4 (Prop_lut4_I0_O)        0.042     0.953 r  xvga_mod/hcount_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.953    xvga_mod/p_0_in[3]
    SLICE_X5Y91          FDRE                                         r  xvga_mod/hcount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.871     0.873    xvga_mod/CLK
    SLICE_X5Y91          FDRE                                         r  xvga_mod/hcount_out_reg[3]/C
                         clock pessimism             -0.271     0.602    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.105     0.707    xvga_mod/hcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 xvga_mod/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.601     0.603    xvga_mod/CLK
    SLICE_X7Y93          FDRE                                         r  xvga_mod/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  xvga_mod/hsync_out_reg/Q
                         net (fo=2, routed)           0.168     0.912    xvga_mod/hsync
    SLICE_X7Y93          LUT6 (Prop_lut6_I5_O)        0.045     0.957 r  xvga_mod/hsync_out_i_1/O
                         net (fo=1, routed)           0.000     0.957    xvga_mod/hsync_out_i_1_n_0
    SLICE_X7Y93          FDRE                                         r  xvga_mod/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872     0.874    xvga_mod/CLK
    SLICE_X7Y93          FDRE                                         r  xvga_mod/hsync_out_reg/C
                         clock pessimism             -0.271     0.603    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.091     0.694    xvga_mod/hsync_out_reg
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 xvga_mod/hcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/hcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.207ns (50.361%)  route 0.204ns (49.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.600     0.602    xvga_mod/CLK
    SLICE_X6Y90          FDRE                                         r  xvga_mod/hcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.164     0.766 r  xvga_mod/hcount_out_reg[1]/Q
                         net (fo=72, routed)          0.204     0.970    xvga_mod/Q[1]
    SLICE_X6Y90          LUT3 (Prop_lut3_I1_O)        0.043     1.013 r  xvga_mod/hcount_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.013    xvga_mod/p_0_in[2]
    SLICE_X6Y90          FDRE                                         r  xvga_mod/hcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.871     0.873    xvga_mod/CLK
    SLICE_X6Y90          FDRE                                         r  xvga_mod/hcount_out_reg[2]/C
                         clock pessimism             -0.271     0.602    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.131     0.733    xvga_mod/hcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 xvga_mod/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.187ns (46.431%)  route 0.216ns (53.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.600     0.602    xvga_mod/CLK
    SLICE_X5Y90          FDRE                                         r  xvga_mod/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     0.743 r  xvga_mod/vcount_out_reg[0]/Q
                         net (fo=62, routed)          0.216     0.958    xvga_mod/vcount_out_reg[9]_0[0]
    SLICE_X4Y90          LUT5 (Prop_lut5_I2_O)        0.046     1.004 r  xvga_mod/vcount_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.004    xvga_mod/vcount_out[3]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  xvga_mod/vcount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.871     0.873    xvga_mod/CLK
    SLICE_X4Y90          FDRE                                         r  xvga_mod/vcount_out_reg[3]/C
                         clock pessimism             -0.258     0.615    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.107     0.722    xvga_mod/vcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 xvga_mod/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.566%)  route 0.231ns (55.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.600     0.602    xvga_mod/CLK
    SLICE_X5Y90          FDRE                                         r  xvga_mod/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     0.743 r  xvga_mod/vcount_out_reg[0]/Q
                         net (fo=62, routed)          0.231     0.974    xvga_mod/vcount_out_reg[9]_0[0]
    SLICE_X3Y90          LUT6 (Prop_lut6_I1_O)        0.045     1.019 r  xvga_mod/vcount_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.019    xvga_mod/p_0_in__0[5]
    SLICE_X3Y90          FDRE                                         r  xvga_mod/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.874     0.876    xvga_mod/CLK
    SLICE_X3Y90          FDRE                                         r  xvga_mod/vcount_out_reg[5]/C
                         clock pessimism             -0.234     0.642    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.092     0.734    xvga_mod/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 xvga_mod/vcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.258%)  route 0.192ns (50.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.601     0.603    xvga_mod/CLK
    SLICE_X3Y90          FDRE                                         r  xvga_mod/vcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.744 r  xvga_mod/vcount_out_reg[6]/Q
                         net (fo=32, routed)          0.192     0.935    xvga_mod/vcount[6]
    SLICE_X3Y90          LUT6 (Prop_lut6_I5_O)        0.045     0.980 r  xvga_mod/vcount_out[6]_i_2/O
                         net (fo=1, routed)           0.000     0.980    xvga_mod/p_0_in__0[6]
    SLICE_X3Y90          FDRE                                         r  xvga_mod/vcount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.874     0.876    xvga_mod/CLK
    SLICE_X3Y90          FDRE                                         r  xvga_mod/vcount_out_reg[6]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.091     0.694    xvga_mod/vcount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 xvga_mod/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/hcount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.552%)  route 0.211ns (50.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.572     0.574    xvga_mod/CLK
    SLICE_X10Y92         FDRE                                         r  xvga_mod/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164     0.738 r  xvga_mod/hcount_out_reg[6]/Q
                         net (fo=52, routed)          0.211     0.948    xvga_mod/Q[6]
    SLICE_X10Y92         LUT5 (Prop_lut5_I3_O)        0.043     0.991 r  xvga_mod/hcount_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.991    xvga_mod/p_0_in[7]
    SLICE_X10Y92         FDRE                                         r  xvga_mod/hcount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.843     0.845    xvga_mod/CLK
    SLICE_X10Y92         FDRE                                         r  xvga_mod/hcount_out_reg[7]/C
                         clock pessimism             -0.271     0.574    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.131     0.705    xvga_mod/hcount_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_clk_wiz_65mhz
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    clk_65mhz_mod/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X12Y93     b_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y93      hs_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X10Y99     rgb_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y104    rgb_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y104    rgb_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y104    rgb_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y104    rgb_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X10Y99     rgb_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y104    rgb_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y104    rgb_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y104    rgb_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y104    rgb_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y93     b_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y93     b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y93      hs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y99     rgb_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y99     rgb_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y104    rgb_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y93     b_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y93      hs_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y93      hs_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y99     rgb_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y104    rgb_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y104    rgb_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y104    rgb_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y104    rgb_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y104    rgb_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y104    rgb_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_65mhz
  To Clock:  clkfbout_clk_wiz_65mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_65mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_65mhz_mod/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 seven_seg_mod/segment_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.076ns (22.965%)  route 3.609ns (77.035%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.712     5.315    seven_seg_mod/clk_100mhz
    SLICE_X4Y80          FDRE                                         r  seven_seg_mod/segment_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  seven_seg_mod/segment_counter_reg[14]/Q
                         net (fo=2, routed)           0.817     6.588    seven_seg_mod/segment_counter[14]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.712 r  seven_seg_mod/segment_counter[31]_i_9/O
                         net (fo=1, routed)           0.430     7.142    seven_seg_mod/segment_counter[31]_i_9_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.266 r  seven_seg_mod/segment_counter[31]_i_7/O
                         net (fo=1, routed)           0.579     7.845    seven_seg_mod/segment_counter[31]_i_7_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.969 r  seven_seg_mod/segment_counter[31]_i_3/O
                         net (fo=1, routed)           0.445     8.414    seven_seg_mod/segment_counter[31]_i_3_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  seven_seg_mod/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.338     9.876    seven_seg_mod/segment_counter[31]_i_2_n_0
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124    10.000 r  seven_seg_mod/segment_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    10.000    seven_seg_mod/segment_counter_0[0]
    SLICE_X4Y77          FDRE                                         r  seven_seg_mod/segment_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.589    15.012    seven_seg_mod/clk_100mhz
    SLICE_X4Y77          FDRE                                         r  seven_seg_mod/segment_counter_reg[0]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X4Y77          FDRE (Setup_fdre_C_D)        0.029    15.281    seven_seg_mod/segment_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 seven_seg_mod/segment_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.076ns (23.001%)  route 3.602ns (76.999%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.712     5.315    seven_seg_mod/clk_100mhz
    SLICE_X4Y80          FDRE                                         r  seven_seg_mod/segment_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  seven_seg_mod/segment_counter_reg[14]/Q
                         net (fo=2, routed)           0.817     6.588    seven_seg_mod/segment_counter[14]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.712 r  seven_seg_mod/segment_counter[31]_i_9/O
                         net (fo=1, routed)           0.430     7.142    seven_seg_mod/segment_counter[31]_i_9_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.266 r  seven_seg_mod/segment_counter[31]_i_7/O
                         net (fo=1, routed)           0.579     7.845    seven_seg_mod/segment_counter[31]_i_7_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.969 r  seven_seg_mod/segment_counter[31]_i_3/O
                         net (fo=1, routed)           0.445     8.414    seven_seg_mod/segment_counter[31]_i_3_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  seven_seg_mod/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.331     9.869    seven_seg_mod/segment_counter[31]_i_2_n_0
    SLICE_X4Y77          LUT3 (Prop_lut3_I0_O)        0.124     9.993 r  seven_seg_mod/segment_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.993    seven_seg_mod/segment_counter_0[2]
    SLICE_X4Y77          FDRE                                         r  seven_seg_mod/segment_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.589    15.012    seven_seg_mod/clk_100mhz
    SLICE_X4Y77          FDRE                                         r  seven_seg_mod/segment_counter_reg[2]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X4Y77          FDRE (Setup_fdre_C_D)        0.031    15.283    seven_seg_mod/segment_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 seven_seg_mod/segment_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 1.104ns (23.423%)  route 3.609ns (76.577%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.712     5.315    seven_seg_mod/clk_100mhz
    SLICE_X4Y80          FDRE                                         r  seven_seg_mod/segment_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  seven_seg_mod/segment_counter_reg[14]/Q
                         net (fo=2, routed)           0.817     6.588    seven_seg_mod/segment_counter[14]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.712 r  seven_seg_mod/segment_counter[31]_i_9/O
                         net (fo=1, routed)           0.430     7.142    seven_seg_mod/segment_counter[31]_i_9_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.266 r  seven_seg_mod/segment_counter[31]_i_7/O
                         net (fo=1, routed)           0.579     7.845    seven_seg_mod/segment_counter[31]_i_7_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.969 r  seven_seg_mod/segment_counter[31]_i_3/O
                         net (fo=1, routed)           0.445     8.414    seven_seg_mod/segment_counter[31]_i_3_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  seven_seg_mod/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.338     9.876    seven_seg_mod/segment_counter[31]_i_2_n_0
    SLICE_X4Y77          LUT3 (Prop_lut3_I0_O)        0.152    10.028 r  seven_seg_mod/segment_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.028    seven_seg_mod/segment_counter_0[1]
    SLICE_X4Y77          FDRE                                         r  seven_seg_mod/segment_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.589    15.012    seven_seg_mod/clk_100mhz
    SLICE_X4Y77          FDRE                                         r  seven_seg_mod/segment_counter_reg[1]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X4Y77          FDRE (Setup_fdre_C_D)        0.075    15.327    seven_seg_mod/segment_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 seven_seg_mod/segment_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 1.104ns (23.459%)  route 3.602ns (76.541%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.712     5.315    seven_seg_mod/clk_100mhz
    SLICE_X4Y80          FDRE                                         r  seven_seg_mod/segment_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  seven_seg_mod/segment_counter_reg[14]/Q
                         net (fo=2, routed)           0.817     6.588    seven_seg_mod/segment_counter[14]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.712 r  seven_seg_mod/segment_counter[31]_i_9/O
                         net (fo=1, routed)           0.430     7.142    seven_seg_mod/segment_counter[31]_i_9_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.266 r  seven_seg_mod/segment_counter[31]_i_7/O
                         net (fo=1, routed)           0.579     7.845    seven_seg_mod/segment_counter[31]_i_7_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.969 r  seven_seg_mod/segment_counter[31]_i_3/O
                         net (fo=1, routed)           0.445     8.414    seven_seg_mod/segment_counter[31]_i_3_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  seven_seg_mod/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.331     9.869    seven_seg_mod/segment_counter[31]_i_2_n_0
    SLICE_X4Y77          LUT3 (Prop_lut3_I0_O)        0.152    10.021 r  seven_seg_mod/segment_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    10.021    seven_seg_mod/segment_counter_0[3]
    SLICE_X4Y77          FDRE                                         r  seven_seg_mod/segment_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.589    15.012    seven_seg_mod/clk_100mhz
    SLICE_X4Y77          FDRE                                         r  seven_seg_mod/segment_counter_reg[3]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X4Y77          FDRE (Setup_fdre_C_D)        0.075    15.327    seven_seg_mod/segment_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 seven_seg_mod/segment_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.076ns (24.948%)  route 3.237ns (75.052%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.712     5.315    seven_seg_mod/clk_100mhz
    SLICE_X4Y80          FDRE                                         r  seven_seg_mod/segment_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  seven_seg_mod/segment_counter_reg[14]/Q
                         net (fo=2, routed)           0.817     6.588    seven_seg_mod/segment_counter[14]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  seven_seg_mod/segment_counter[31]_i_9/O
                         net (fo=1, routed)           0.430     7.142    seven_seg_mod/segment_counter[31]_i_9_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.266 f  seven_seg_mod/segment_counter[31]_i_7/O
                         net (fo=1, routed)           0.579     7.845    seven_seg_mod/segment_counter[31]_i_7_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.969 f  seven_seg_mod/segment_counter[31]_i_3/O
                         net (fo=1, routed)           0.445     8.414    seven_seg_mod/segment_counter[31]_i_3_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.538 f  seven_seg_mod/segment_counter[31]_i_2/O
                         net (fo=33, routed)          0.453     8.991    seven_seg_mod/segment_counter[31]_i_2_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124     9.115 r  seven_seg_mod/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.513     9.628    seven_seg_mod/segment_state_1
    SLICE_X0Y82          FDSE                                         r  seven_seg_mod/segment_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.597    15.020    seven_seg_mod/clk_100mhz
    SLICE_X0Y82          FDSE                                         r  seven_seg_mod/segment_state_reg[0]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X0Y82          FDSE (Setup_fdse_C_CE)      -0.205    15.038    seven_seg_mod/segment_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 seven_seg_mod/segment_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 1.076ns (25.044%)  route 3.220ns (74.956%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.712     5.315    seven_seg_mod/clk_100mhz
    SLICE_X4Y80          FDRE                                         r  seven_seg_mod/segment_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  seven_seg_mod/segment_counter_reg[14]/Q
                         net (fo=2, routed)           0.817     6.588    seven_seg_mod/segment_counter[14]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  seven_seg_mod/segment_counter[31]_i_9/O
                         net (fo=1, routed)           0.430     7.142    seven_seg_mod/segment_counter[31]_i_9_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.266 f  seven_seg_mod/segment_counter[31]_i_7/O
                         net (fo=1, routed)           0.579     7.845    seven_seg_mod/segment_counter[31]_i_7_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.969 f  seven_seg_mod/segment_counter[31]_i_3/O
                         net (fo=1, routed)           0.445     8.414    seven_seg_mod/segment_counter[31]_i_3_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.538 f  seven_seg_mod/segment_counter[31]_i_2/O
                         net (fo=33, routed)          0.453     8.991    seven_seg_mod/segment_counter[31]_i_2_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124     9.115 r  seven_seg_mod/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.496     9.611    seven_seg_mod/segment_state_1
    SLICE_X1Y81          FDRE                                         r  seven_seg_mod/segment_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.595    15.018    seven_seg_mod/clk_100mhz
    SLICE_X1Y81          FDRE                                         r  seven_seg_mod/segment_state_reg[3]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X1Y81          FDRE (Setup_fdre_C_CE)      -0.205    15.036    seven_seg_mod/segment_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 seven_seg_mod/segment_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 1.076ns (25.044%)  route 3.220ns (74.956%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.712     5.315    seven_seg_mod/clk_100mhz
    SLICE_X4Y80          FDRE                                         r  seven_seg_mod/segment_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  seven_seg_mod/segment_counter_reg[14]/Q
                         net (fo=2, routed)           0.817     6.588    seven_seg_mod/segment_counter[14]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  seven_seg_mod/segment_counter[31]_i_9/O
                         net (fo=1, routed)           0.430     7.142    seven_seg_mod/segment_counter[31]_i_9_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.266 f  seven_seg_mod/segment_counter[31]_i_7/O
                         net (fo=1, routed)           0.579     7.845    seven_seg_mod/segment_counter[31]_i_7_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.969 f  seven_seg_mod/segment_counter[31]_i_3/O
                         net (fo=1, routed)           0.445     8.414    seven_seg_mod/segment_counter[31]_i_3_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.538 f  seven_seg_mod/segment_counter[31]_i_2/O
                         net (fo=33, routed)          0.453     8.991    seven_seg_mod/segment_counter[31]_i_2_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124     9.115 r  seven_seg_mod/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.496     9.611    seven_seg_mod/segment_state_1
    SLICE_X1Y81          FDRE                                         r  seven_seg_mod/segment_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.595    15.018    seven_seg_mod/clk_100mhz
    SLICE_X1Y81          FDRE                                         r  seven_seg_mod/segment_state_reg[5]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X1Y81          FDRE (Setup_fdre_C_CE)      -0.205    15.036    seven_seg_mod/segment_state_reg[5]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 seven_seg_mod/segment_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 1.076ns (25.044%)  route 3.220ns (74.956%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.712     5.315    seven_seg_mod/clk_100mhz
    SLICE_X4Y80          FDRE                                         r  seven_seg_mod/segment_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  seven_seg_mod/segment_counter_reg[14]/Q
                         net (fo=2, routed)           0.817     6.588    seven_seg_mod/segment_counter[14]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  seven_seg_mod/segment_counter[31]_i_9/O
                         net (fo=1, routed)           0.430     7.142    seven_seg_mod/segment_counter[31]_i_9_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.266 f  seven_seg_mod/segment_counter[31]_i_7/O
                         net (fo=1, routed)           0.579     7.845    seven_seg_mod/segment_counter[31]_i_7_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.969 f  seven_seg_mod/segment_counter[31]_i_3/O
                         net (fo=1, routed)           0.445     8.414    seven_seg_mod/segment_counter[31]_i_3_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.538 f  seven_seg_mod/segment_counter[31]_i_2/O
                         net (fo=33, routed)          0.453     8.991    seven_seg_mod/segment_counter[31]_i_2_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124     9.115 r  seven_seg_mod/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.496     9.611    seven_seg_mod/segment_state_1
    SLICE_X1Y81          FDRE                                         r  seven_seg_mod/segment_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.595    15.018    seven_seg_mod/clk_100mhz
    SLICE_X1Y81          FDRE                                         r  seven_seg_mod/segment_state_reg[6]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X1Y81          FDRE (Setup_fdre_C_CE)      -0.205    15.036    seven_seg_mod/segment_state_reg[6]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 seven_seg_mod/segment_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.076ns (25.038%)  route 3.221ns (74.962%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.712     5.315    seven_seg_mod/clk_100mhz
    SLICE_X4Y80          FDRE                                         r  seven_seg_mod/segment_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  seven_seg_mod/segment_counter_reg[14]/Q
                         net (fo=2, routed)           0.817     6.588    seven_seg_mod/segment_counter[14]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  seven_seg_mod/segment_counter[31]_i_9/O
                         net (fo=1, routed)           0.430     7.142    seven_seg_mod/segment_counter[31]_i_9_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.266 f  seven_seg_mod/segment_counter[31]_i_7/O
                         net (fo=1, routed)           0.579     7.845    seven_seg_mod/segment_counter[31]_i_7_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.969 f  seven_seg_mod/segment_counter[31]_i_3/O
                         net (fo=1, routed)           0.445     8.414    seven_seg_mod/segment_counter[31]_i_3_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.538 f  seven_seg_mod/segment_counter[31]_i_2/O
                         net (fo=33, routed)          0.453     8.991    seven_seg_mod/segment_counter[31]_i_2_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124     9.115 r  seven_seg_mod/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.497     9.612    seven_seg_mod/segment_state_1
    SLICE_X1Y82          FDRE                                         r  seven_seg_mod/segment_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.597    15.020    seven_seg_mod/clk_100mhz
    SLICE_X1Y82          FDRE                                         r  seven_seg_mod/segment_state_reg[1]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X1Y82          FDRE (Setup_fdre_C_CE)      -0.205    15.038    seven_seg_mod/segment_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 seven_seg_mod/segment_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.076ns (25.038%)  route 3.221ns (74.962%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.712     5.315    seven_seg_mod/clk_100mhz
    SLICE_X4Y80          FDRE                                         r  seven_seg_mod/segment_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  seven_seg_mod/segment_counter_reg[14]/Q
                         net (fo=2, routed)           0.817     6.588    seven_seg_mod/segment_counter[14]
    SLICE_X4Y80          LUT4 (Prop_lut4_I1_O)        0.124     6.712 f  seven_seg_mod/segment_counter[31]_i_9/O
                         net (fo=1, routed)           0.430     7.142    seven_seg_mod/segment_counter[31]_i_9_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.266 f  seven_seg_mod/segment_counter[31]_i_7/O
                         net (fo=1, routed)           0.579     7.845    seven_seg_mod/segment_counter[31]_i_7_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.969 f  seven_seg_mod/segment_counter[31]_i_3/O
                         net (fo=1, routed)           0.445     8.414    seven_seg_mod/segment_counter[31]_i_3_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I0_O)        0.124     8.538 f  seven_seg_mod/segment_counter[31]_i_2/O
                         net (fo=33, routed)          0.453     8.991    seven_seg_mod/segment_counter[31]_i_2_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124     9.115 r  seven_seg_mod/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.497     9.612    seven_seg_mod/segment_state_1
    SLICE_X1Y82          FDRE                                         r  seven_seg_mod/segment_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.597    15.020    seven_seg_mod/clk_100mhz
    SLICE_X1Y82          FDRE                                         r  seven_seg_mod/segment_state_reg[2]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X1Y82          FDRE (Setup_fdre_C_CE)      -0.205    15.038    seven_seg_mod/segment_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  5.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.030%)  route 0.130ns (47.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.598     1.517    seven_seg_mod/clk_100mhz
    SLICE_X1Y82          FDRE                                         r  seven_seg_mod/segment_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  seven_seg_mod/segment_state_reg[7]/Q
                         net (fo=3, routed)           0.130     1.788    seven_seg_mod/segment_state[7]
    SLICE_X0Y82          FDSE                                         r  seven_seg_mod/segment_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.869     2.034    seven_seg_mod/clk_100mhz
    SLICE_X0Y82          FDSE                                         r  seven_seg_mod/segment_state_reg[0]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X0Y82          FDSE (Hold_fdse_C_D)         0.070     1.600    seven_seg_mod/segment_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.290%)  route 0.185ns (56.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.597     1.516    seven_seg_mod/clk_100mhz
    SLICE_X1Y81          FDRE                                         r  seven_seg_mod/segment_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  seven_seg_mod/segment_state_reg[6]/Q
                         net (fo=3, routed)           0.185     1.842    seven_seg_mod/segment_state[6]
    SLICE_X1Y82          FDRE                                         r  seven_seg_mod/segment_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.869     2.034    seven_seg_mod/clk_100mhz
    SLICE_X1Y82          FDRE                                         r  seven_seg_mod/segment_state_reg[7]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.072     1.603    seven_seg_mod/segment_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.263%)  route 0.185ns (56.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.597     1.516    seven_seg_mod/clk_100mhz
    SLICE_X1Y81          FDRE                                         r  seven_seg_mod/segment_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  seven_seg_mod/segment_state_reg[3]/Q
                         net (fo=3, routed)           0.185     1.842    seven_seg_mod/segment_state[3]
    SLICE_X1Y82          FDRE                                         r  seven_seg_mod/segment_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.869     2.034    seven_seg_mod/clk_100mhz
    SLICE_X1Y82          FDRE                                         r  seven_seg_mod/segment_state_reg[4]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.070     1.601    seven_seg_mod/segment_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.190ns (52.214%)  route 0.174ns (47.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.512    seven_seg_mod/clk_100mhz
    SLICE_X4Y77          FDRE                                         r  seven_seg_mod/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  seven_seg_mod/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.174     1.827    seven_seg_mod/segment_counter[0]
    SLICE_X4Y79          LUT3 (Prop_lut3_I1_O)        0.049     1.876 r  seven_seg_mod/segment_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.876    seven_seg_mod/segment_counter_0[12]
    SLICE_X4Y79          FDRE                                         r  seven_seg_mod/segment_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     2.028    seven_seg_mod/clk_100mhz
    SLICE_X4Y79          FDRE                                         r  seven_seg_mod/segment_counter_reg[12]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.107     1.634    seven_seg_mod/segment_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.180%)  route 0.193ns (57.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.598     1.517    seven_seg_mod/clk_100mhz
    SLICE_X1Y82          FDRE                                         r  seven_seg_mod/segment_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  seven_seg_mod/segment_state_reg[2]/Q
                         net (fo=3, routed)           0.193     1.852    seven_seg_mod/segment_state[2]
    SLICE_X1Y81          FDRE                                         r  seven_seg_mod/segment_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.868     2.033    seven_seg_mod/clk_100mhz
    SLICE_X1Y81          FDRE                                         r  seven_seg_mod/segment_state_reg[3]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.070     1.600    seven_seg_mod/segment_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.683%)  route 0.174ns (48.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.512    seven_seg_mod/clk_100mhz
    SLICE_X4Y77          FDRE                                         r  seven_seg_mod/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  seven_seg_mod/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.174     1.827    seven_seg_mod/segment_counter[0]
    SLICE_X4Y79          LUT3 (Prop_lut3_I1_O)        0.045     1.872 r  seven_seg_mod/segment_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.872    seven_seg_mod/segment_counter_0[11]
    SLICE_X4Y79          FDRE                                         r  seven_seg_mod/segment_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     2.028    seven_seg_mod/clk_100mhz
    SLICE_X4Y79          FDRE                                         r  seven_seg_mod/segment_counter_reg[11]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.092     1.619    seven_seg_mod/segment_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.103%)  route 0.194ns (57.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.598     1.517    seven_seg_mod/clk_100mhz
    SLICE_X1Y82          FDRE                                         r  seven_seg_mod/segment_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  seven_seg_mod/segment_state_reg[4]/Q
                         net (fo=3, routed)           0.194     1.852    seven_seg_mod/segment_state[4]
    SLICE_X1Y81          FDRE                                         r  seven_seg_mod/segment_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.868     2.033    seven_seg_mod/clk_100mhz
    SLICE_X1Y81          FDRE                                         r  seven_seg_mod/segment_state_reg[5]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.066     1.596    seven_seg_mod/segment_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.095%)  route 0.194ns (57.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.598     1.517    seven_seg_mod/clk_100mhz
    SLICE_X1Y82          FDRE                                         r  seven_seg_mod/segment_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  seven_seg_mod/segment_state_reg[1]/Q
                         net (fo=4, routed)           0.194     1.852    seven_seg_mod/segment_state[1]
    SLICE_X1Y82          FDRE                                         r  seven_seg_mod/segment_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.869     2.034    seven_seg_mod/clk_100mhz
    SLICE_X1Y82          FDRE                                         r  seven_seg_mod/segment_state_reg[2]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.066     1.583    seven_seg_mod/segment_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.183ns (40.546%)  route 0.268ns (59.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.512    seven_seg_mod/clk_100mhz
    SLICE_X4Y77          FDRE                                         r  seven_seg_mod/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  seven_seg_mod/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.268     1.922    seven_seg_mod/segment_counter[0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.042     1.964 r  seven_seg_mod/segment_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.964    seven_seg_mod/segment_counter_0[5]
    SLICE_X4Y77          FDRE                                         r  seven_seg_mod/segment_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.861     2.026    seven_seg_mod/clk_100mhz
    SLICE_X4Y77          FDRE                                         r  seven_seg_mod/segment_counter_reg[5]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.107     1.619    seven_seg_mod/segment_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.939%)  route 0.268ns (59.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.512    seven_seg_mod/clk_100mhz
    SLICE_X4Y77          FDRE                                         r  seven_seg_mod/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  seven_seg_mod/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.268     1.922    seven_seg_mod/segment_counter[0]
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.045     1.967 r  seven_seg_mod/segment_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.967    seven_seg_mod/segment_counter_0[4]
    SLICE_X4Y77          FDRE                                         r  seven_seg_mod/segment_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.861     2.026    seven_seg_mod/clk_100mhz
    SLICE_X4Y77          FDRE                                         r  seven_seg_mod/segment_counter_reg[4]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.092     1.604    seven_seg_mod/segment_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.362    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y77     seven_seg_mod/segment_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     seven_seg_mod/segment_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     seven_seg_mod/segment_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     seven_seg_mod/segment_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     seven_seg_mod/segment_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y80     seven_seg_mod/segment_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y80     seven_seg_mod/segment_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y80     seven_seg_mod/segment_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y81     seven_seg_mod/segment_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     seven_seg_mod/segment_counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     seven_seg_mod/segment_counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     seven_seg_mod/segment_counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     seven_seg_mod/segment_counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     seven_seg_mod/segment_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     seven_seg_mod/segment_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     seven_seg_mod/segment_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     seven_seg_mod/segment_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     seven_seg_mod/segment_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     seven_seg_mod/segment_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     seven_seg_mod/segment_counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     seven_seg_mod/segment_counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     seven_seg_mod/segment_counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     seven_seg_mod/segment_counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     seven_seg_mod/segment_counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     seven_seg_mod/segment_counter_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y77     seven_seg_mod/segment_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     seven_seg_mod/segment_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     seven_seg_mod/segment_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     seven_seg_mod/segment_counter_reg[11]/C



