# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/Bitpack_new.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/Chi.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/CoefFromHalfByte.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/Coefficient_three_bytes.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/Dilithium_pkg.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/ExpandA.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/ExpandS.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/Iota.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/Keccak.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/NTT.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/NTT_INV.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/Pad10_1.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/Pi.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/Power2round.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/RejBoundedPoly.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/RejNttPoly.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/Rho.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/Round.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/SKEncode.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/Shake.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/SimpleBitPack.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/Theta.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/key_internal.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/pkEncode.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sources_1/new/swapbits.sv" \
"../../../../../key_internal_new/key_internal_new.srcs/sim_1/new/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
