
---------- Begin Simulation Statistics ----------
final_tick                               513518148000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65779                       # Simulator instruction rate (inst/s)
host_mem_usage                                 737940                       # Number of bytes of host memory used
host_op_rate                                   121178                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1520.25                       # Real time elapsed on the host
host_tick_rate                              337785338                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184220346                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.513518                       # Number of seconds simulated
sim_ticks                                513518148000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184220346                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.270363                       # CPI: cycles per instruction
system.cpu.discardedOps                          4309                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       805349003                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.097368                       # IPC: instructions per cycle
system.cpu.numCycles                       1027036296                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640466     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082588      1.13%     54.19% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84382564     45.81%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184220346                       # Class of committed instruction
system.cpu.tickCycles                       221687293                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5197885                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10461709                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           55                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5262513                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          523                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10526464                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            523                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658354                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650094                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1446                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650405                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10649078                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987540                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2701                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             195                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 22                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              173                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     75858323                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75858323                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75858354                       # number of overall hits
system.cpu.dcache.overall_hits::total        75858354                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10523837                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10523837                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10523877                       # number of overall misses
system.cpu.dcache.overall_misses::total      10523877                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 876137998499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 876137998499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 876137998499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 876137998499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86382160                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86382160                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86382231                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86382231                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121829                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121829                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121829                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121829                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83252.714623                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83252.714623                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83252.398189                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83252.398189                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          337                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    84.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5262023                       # number of writebacks
system.cpu.dcache.writebacks::total           5262023                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260549                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260549                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260549                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260549                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5263288                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5263288                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5263322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5263322                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 431613318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 431613318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 431616162500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 431616162500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060930                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060930                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060931                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060931                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82004.503269                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82004.503269                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82004.513974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82004.513974                       # average overall mshr miss latency
system.cpu.dcache.replacements                5262299                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          308                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           308                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23781500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23781500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043900                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043900                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77212.662338                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77212.662338                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21678000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21678000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75270.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75270.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73814731                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73814731                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10523529                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10523529                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 876114216999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 876114216999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84338260                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84338260                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83252.891402                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83252.891402                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260529                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260529                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5263000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5263000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 431591640000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 431591640000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062403                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062403                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82004.871746                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82004.871746                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.563380                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.563380                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           34                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           34                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2844500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2844500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.478873                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.478873                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83661.764706                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83661.764706                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 513518148000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.481885                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81121744                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5263323                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.412648                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.481885                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999494                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999494                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          921                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         178027921                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        178027921                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 513518148000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 513518148000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 513518148000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45069727                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086140                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169138                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32133981                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32133981                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32133981                       # number of overall hits
system.cpu.icache.overall_hits::total        32133981                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          628                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            628                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          628                       # number of overall misses
system.cpu.icache.overall_misses::total           628                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47596000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47596000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47596000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47596000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32134609                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32134609                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32134609                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32134609                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75789.808917                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75789.808917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75789.808917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75789.808917                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          214                       # number of writebacks
system.cpu.icache.writebacks::total               214                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          628                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          628                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          628                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     46968000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46968000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     46968000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46968000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74789.808917                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74789.808917                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74789.808917                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74789.808917                       # average overall mshr miss latency
system.cpu.icache.replacements                    214                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32133981                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32133981                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          628                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           628                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47596000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47596000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32134609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32134609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75789.808917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75789.808917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          628                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          628                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     46968000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46968000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74789.808917                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74789.808917                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 513518148000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           367.085936                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32134609                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               628                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          51169.759554                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   367.085936                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.716965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.716965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64269846                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64269846                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 513518148000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 513518148000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 513518148000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 513518148000                       # Cumulative time (in ticks) in various power states
system.cpu.thread28265.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread28265.numOps               184220346                       # Number of Ops committed
system.cpu.thread28265.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   52                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   58                       # number of demand (read+write) hits
system.l2.demand_hits::total                      110                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  52                       # number of overall hits
system.l2.overall_hits::.cpu.data                  58                       # number of overall hits
system.l2.overall_hits::total                     110                       # number of overall hits
system.l2.demand_misses::.cpu.inst                576                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263265                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263841                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               576                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263265                       # number of overall misses
system.l2.overall_misses::total               5263841                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     45459000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 423720642500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     423766101500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     45459000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 423720642500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    423766101500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              628                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5263323                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5263951                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             628                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5263323                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5263951                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.917197                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999989                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999979                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.917197                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999989                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999979                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78921.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80505.283792                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80505.110527                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78921.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80505.283792                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80505.110527                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5197485                       # number of writebacks
system.l2.writebacks::total                   5197485                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263835                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263835                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39540000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 371087771000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 371127311000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39540000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 371087771000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 371127311000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.914013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999978                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.914013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999978                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68885.017422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70505.295291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70505.118606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68885.017422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70505.295291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70505.118606                       # average overall mshr miss latency
system.l2.replacements                        5198397                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5262023                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5262023                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5262023                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5262023                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          207                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              207                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          207                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          207                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    10                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5262990                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5262990                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 423697034500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  423697034500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5263000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5263000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80505.004665                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80505.004665                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5262990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5262990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 371067134500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 371067134500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70505.004665                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70505.004665                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          576                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              576                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     45459000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45459000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          628                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            628                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.917197                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.917197                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78921.875000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78921.875000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          574                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          574                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39540000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39540000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.914013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.914013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68885.017422                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68885.017422                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            48                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                48                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          275                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             275                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23608000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23608000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.851393                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.851393                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85847.272727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85847.272727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20636500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20636500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.839009                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.839009                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76149.446494                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76149.446494                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 513518148000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 64821.815310                       # Cycle average of tags in use
system.l2.tags.total_refs                    10526403                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5263933                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999722                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.111858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         7.915815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     64812.787637                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.988965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989102                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          929                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9266                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        55238                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  89475205                       # Number of tag accesses
system.l2.tags.data_accesses                 89475205                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 513518148000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5197485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001443394500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       324798                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       324798                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15521757                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4882145                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263835                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5197485                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263835                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5197485                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263835                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5197485                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5262925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 322535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 324800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 324799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 324802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 324801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 324799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 324812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 324804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 327263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 324798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 324800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 324798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 324798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 324798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 324799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 324798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       324798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.206467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.005813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    105.949407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       324797    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        324798                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       324798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.079746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           324565     99.93%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              227      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        324798                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336885440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332639040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    656.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    647.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  513518129000                       # Total gap between requests
system.mem_ctrls.avgGap                      49087.32                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        36736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336848704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    332637504                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 71537.880682651172                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 655962608.745037078857                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 647761924.861903905869                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          574                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263261                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5197485                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     16013250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 156535259750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 12493532406500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27897.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29741.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2403764.98                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        36736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336848704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336885440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        36736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        36736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    332639040                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    332639040                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          574                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5263261                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5263835                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5197485                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5197485                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        71538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    655962609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        656034147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        71538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        71538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    647764916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       647764916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    647764916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        71538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    655962609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1303799063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5263835                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5197461                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       328945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       328902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       328865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       329028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       328970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       328795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       328976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       329085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       325040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       324871                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       324914                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       324916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       324927                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       324820                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       324799                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       324873                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       324854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       324860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       324674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       324797                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       324908                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             57854366750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26319175000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       156551273000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10990.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29740.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4834266                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4827417                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       799612                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   837.309215                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   715.085229                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   310.269522                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        31473      3.94%      3.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        42058      5.26%      9.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        30852      3.86%     13.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        31032      3.88%     16.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        41418      5.18%     22.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        27457      3.43%     25.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        25669      3.21%     28.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        48699      6.09%     34.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       520954     65.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       799612                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336885440                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          332637504                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              656.034147                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              647.761925                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.19                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 513518148000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2855478780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1517719170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18793815180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13566571200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 40536122640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 122980334040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  93628582560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  293878623570                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   572.284786                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 239608111500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17147260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 256762776500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2853758040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1516808370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18789966720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13564175220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 40536122640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 122968735680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  93638349600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  293867916270                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   572.263935                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 239633585750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17147260000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 256737302250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 513518148000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                845                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5197485                       # Transaction distribution
system.membus.trans_dist::CleanEvict              389                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5262990                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5262990                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           845                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15725544                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15725544                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    669524480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               669524480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263835                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263835    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263835                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 513518148000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         31274332500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27687119250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               951                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10459508                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          214                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1188                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5263000                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5263000                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           628                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          323                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1470                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15788945                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15790415                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        53888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673622144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673676032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5198397                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332639040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10462348                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000055                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007433                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10461770     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    578      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10462348                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 513518148000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        10525469000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            942998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7894986496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
