
AMS H7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b4e4  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000036c  0800b7b4  0800b7b4  0000c7b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800bb20  0800bb20  0000cb20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800bb28  0800bb28  0000cb28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800bb30  0800bb30  0000cb30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000068  24000000  0800bb34  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000d50  24000068  0800bb9c  0000d068  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000db8  0800bb9c  0000ddb8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000d068  2**0
                  CONTENTS, READONLY
 10 .debug_info   000218e2  00000000  00000000  0000d096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003515  00000000  00000000  0002e978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001368  00000000  00000000  00031e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000ef8  00000000  00000000  000331f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039e13  00000000  00000000  000340f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001a543  00000000  00000000  0006df03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00167d7a  00000000  00000000  00088446  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001f01c0  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000058b8  00000000  00000000  001f0204  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005d  00000000  00000000  001f5abc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000068 	.word	0x24000068
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800b79c 	.word	0x0800b79c

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	2400006c 	.word	0x2400006c
 800030c:	0800b79c 	.word	0x0800b79c

08000310 <strlen>:
 8000310:	4603      	mov	r3, r0
 8000312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000316:	2a00      	cmp	r2, #0
 8000318:	d1fb      	bne.n	8000312 <strlen+0x2>
 800031a:	1a18      	subs	r0, r3, r0
 800031c:	3801      	subs	r0, #1
 800031e:	4770      	bx	lr

08000320 <memchr>:
 8000320:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000324:	2a10      	cmp	r2, #16
 8000326:	db2b      	blt.n	8000380 <memchr+0x60>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	d008      	beq.n	8000340 <memchr+0x20>
 800032e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000332:	3a01      	subs	r2, #1
 8000334:	428b      	cmp	r3, r1
 8000336:	d02d      	beq.n	8000394 <memchr+0x74>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	b342      	cbz	r2, 8000390 <memchr+0x70>
 800033e:	d1f6      	bne.n	800032e <memchr+0xe>
 8000340:	b4f0      	push	{r4, r5, r6, r7}
 8000342:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000346:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800034a:	f022 0407 	bic.w	r4, r2, #7
 800034e:	f07f 0700 	mvns.w	r7, #0
 8000352:	2300      	movs	r3, #0
 8000354:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000358:	3c08      	subs	r4, #8
 800035a:	ea85 0501 	eor.w	r5, r5, r1
 800035e:	ea86 0601 	eor.w	r6, r6, r1
 8000362:	fa85 f547 	uadd8	r5, r5, r7
 8000366:	faa3 f587 	sel	r5, r3, r7
 800036a:	fa86 f647 	uadd8	r6, r6, r7
 800036e:	faa5 f687 	sel	r6, r5, r7
 8000372:	b98e      	cbnz	r6, 8000398 <memchr+0x78>
 8000374:	d1ee      	bne.n	8000354 <memchr+0x34>
 8000376:	bcf0      	pop	{r4, r5, r6, r7}
 8000378:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800037c:	f002 0207 	and.w	r2, r2, #7
 8000380:	b132      	cbz	r2, 8000390 <memchr+0x70>
 8000382:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000386:	3a01      	subs	r2, #1
 8000388:	ea83 0301 	eor.w	r3, r3, r1
 800038c:	b113      	cbz	r3, 8000394 <memchr+0x74>
 800038e:	d1f8      	bne.n	8000382 <memchr+0x62>
 8000390:	2000      	movs	r0, #0
 8000392:	4770      	bx	lr
 8000394:	3801      	subs	r0, #1
 8000396:	4770      	bx	lr
 8000398:	2d00      	cmp	r5, #0
 800039a:	bf06      	itte	eq
 800039c:	4635      	moveq	r5, r6
 800039e:	3803      	subeq	r0, #3
 80003a0:	3807      	subne	r0, #7
 80003a2:	f015 0f01 	tst.w	r5, #1
 80003a6:	d107      	bne.n	80003b8 <memchr+0x98>
 80003a8:	3001      	adds	r0, #1
 80003aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003ae:	bf02      	ittt	eq
 80003b0:	3001      	addeq	r0, #1
 80003b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003b6:	3001      	addeq	r0, #1
 80003b8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ba:	3801      	subs	r0, #1
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b988 	b.w	80006e8 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	468e      	mov	lr, r1
 80003f8:	4604      	mov	r4, r0
 80003fa:	4688      	mov	r8, r1
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d14a      	bne.n	8000496 <__udivmoddi4+0xa6>
 8000400:	428a      	cmp	r2, r1
 8000402:	4617      	mov	r7, r2
 8000404:	d962      	bls.n	80004cc <__udivmoddi4+0xdc>
 8000406:	fab2 f682 	clz	r6, r2
 800040a:	b14e      	cbz	r6, 8000420 <__udivmoddi4+0x30>
 800040c:	f1c6 0320 	rsb	r3, r6, #32
 8000410:	fa01 f806 	lsl.w	r8, r1, r6
 8000414:	fa20 f303 	lsr.w	r3, r0, r3
 8000418:	40b7      	lsls	r7, r6
 800041a:	ea43 0808 	orr.w	r8, r3, r8
 800041e:	40b4      	lsls	r4, r6
 8000420:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000424:	fa1f fc87 	uxth.w	ip, r7
 8000428:	fbb8 f1fe 	udiv	r1, r8, lr
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000432:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000436:	fb01 f20c 	mul.w	r2, r1, ip
 800043a:	429a      	cmp	r2, r3
 800043c:	d909      	bls.n	8000452 <__udivmoddi4+0x62>
 800043e:	18fb      	adds	r3, r7, r3
 8000440:	f101 30ff 	add.w	r0, r1, #4294967295
 8000444:	f080 80ea 	bcs.w	800061c <__udivmoddi4+0x22c>
 8000448:	429a      	cmp	r2, r3
 800044a:	f240 80e7 	bls.w	800061c <__udivmoddi4+0x22c>
 800044e:	3902      	subs	r1, #2
 8000450:	443b      	add	r3, r7
 8000452:	1a9a      	subs	r2, r3, r2
 8000454:	b2a3      	uxth	r3, r4
 8000456:	fbb2 f0fe 	udiv	r0, r2, lr
 800045a:	fb0e 2210 	mls	r2, lr, r0, r2
 800045e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000462:	fb00 fc0c 	mul.w	ip, r0, ip
 8000466:	459c      	cmp	ip, r3
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0x8e>
 800046a:	18fb      	adds	r3, r7, r3
 800046c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000470:	f080 80d6 	bcs.w	8000620 <__udivmoddi4+0x230>
 8000474:	459c      	cmp	ip, r3
 8000476:	f240 80d3 	bls.w	8000620 <__udivmoddi4+0x230>
 800047a:	443b      	add	r3, r7
 800047c:	3802      	subs	r0, #2
 800047e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000482:	eba3 030c 	sub.w	r3, r3, ip
 8000486:	2100      	movs	r1, #0
 8000488:	b11d      	cbz	r5, 8000492 <__udivmoddi4+0xa2>
 800048a:	40f3      	lsrs	r3, r6
 800048c:	2200      	movs	r2, #0
 800048e:	e9c5 3200 	strd	r3, r2, [r5]
 8000492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000496:	428b      	cmp	r3, r1
 8000498:	d905      	bls.n	80004a6 <__udivmoddi4+0xb6>
 800049a:	b10d      	cbz	r5, 80004a0 <__udivmoddi4+0xb0>
 800049c:	e9c5 0100 	strd	r0, r1, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	4608      	mov	r0, r1
 80004a4:	e7f5      	b.n	8000492 <__udivmoddi4+0xa2>
 80004a6:	fab3 f183 	clz	r1, r3
 80004aa:	2900      	cmp	r1, #0
 80004ac:	d146      	bne.n	800053c <__udivmoddi4+0x14c>
 80004ae:	4573      	cmp	r3, lr
 80004b0:	d302      	bcc.n	80004b8 <__udivmoddi4+0xc8>
 80004b2:	4282      	cmp	r2, r0
 80004b4:	f200 8105 	bhi.w	80006c2 <__udivmoddi4+0x2d2>
 80004b8:	1a84      	subs	r4, r0, r2
 80004ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80004be:	2001      	movs	r0, #1
 80004c0:	4690      	mov	r8, r2
 80004c2:	2d00      	cmp	r5, #0
 80004c4:	d0e5      	beq.n	8000492 <__udivmoddi4+0xa2>
 80004c6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ca:	e7e2      	b.n	8000492 <__udivmoddi4+0xa2>
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	f000 8090 	beq.w	80005f2 <__udivmoddi4+0x202>
 80004d2:	fab2 f682 	clz	r6, r2
 80004d6:	2e00      	cmp	r6, #0
 80004d8:	f040 80a4 	bne.w	8000624 <__udivmoddi4+0x234>
 80004dc:	1a8a      	subs	r2, r1, r2
 80004de:	0c03      	lsrs	r3, r0, #16
 80004e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e4:	b280      	uxth	r0, r0
 80004e6:	b2bc      	uxth	r4, r7
 80004e8:	2101      	movs	r1, #1
 80004ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80004f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004f6:	fb04 f20c 	mul.w	r2, r4, ip
 80004fa:	429a      	cmp	r2, r3
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x11e>
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000504:	d202      	bcs.n	800050c <__udivmoddi4+0x11c>
 8000506:	429a      	cmp	r2, r3
 8000508:	f200 80e0 	bhi.w	80006cc <__udivmoddi4+0x2dc>
 800050c:	46c4      	mov	ip, r8
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	fbb3 f2fe 	udiv	r2, r3, lr
 8000514:	fb0e 3312 	mls	r3, lr, r2, r3
 8000518:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800051c:	fb02 f404 	mul.w	r4, r2, r4
 8000520:	429c      	cmp	r4, r3
 8000522:	d907      	bls.n	8000534 <__udivmoddi4+0x144>
 8000524:	18fb      	adds	r3, r7, r3
 8000526:	f102 30ff 	add.w	r0, r2, #4294967295
 800052a:	d202      	bcs.n	8000532 <__udivmoddi4+0x142>
 800052c:	429c      	cmp	r4, r3
 800052e:	f200 80ca 	bhi.w	80006c6 <__udivmoddi4+0x2d6>
 8000532:	4602      	mov	r2, r0
 8000534:	1b1b      	subs	r3, r3, r4
 8000536:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800053a:	e7a5      	b.n	8000488 <__udivmoddi4+0x98>
 800053c:	f1c1 0620 	rsb	r6, r1, #32
 8000540:	408b      	lsls	r3, r1
 8000542:	fa22 f706 	lsr.w	r7, r2, r6
 8000546:	431f      	orrs	r7, r3
 8000548:	fa0e f401 	lsl.w	r4, lr, r1
 800054c:	fa20 f306 	lsr.w	r3, r0, r6
 8000550:	fa2e fe06 	lsr.w	lr, lr, r6
 8000554:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000558:	4323      	orrs	r3, r4
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	fa1f fc87 	uxth.w	ip, r7
 8000562:	fbbe f0f9 	udiv	r0, lr, r9
 8000566:	0c1c      	lsrs	r4, r3, #16
 8000568:	fb09 ee10 	mls	lr, r9, r0, lr
 800056c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000570:	fb00 fe0c 	mul.w	lr, r0, ip
 8000574:	45a6      	cmp	lr, r4
 8000576:	fa02 f201 	lsl.w	r2, r2, r1
 800057a:	d909      	bls.n	8000590 <__udivmoddi4+0x1a0>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000582:	f080 809c 	bcs.w	80006be <__udivmoddi4+0x2ce>
 8000586:	45a6      	cmp	lr, r4
 8000588:	f240 8099 	bls.w	80006be <__udivmoddi4+0x2ce>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	eba4 040e 	sub.w	r4, r4, lr
 8000594:	fa1f fe83 	uxth.w	lr, r3
 8000598:	fbb4 f3f9 	udiv	r3, r4, r9
 800059c:	fb09 4413 	mls	r4, r9, r3, r4
 80005a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80005a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80005a8:	45a4      	cmp	ip, r4
 80005aa:	d908      	bls.n	80005be <__udivmoddi4+0x1ce>
 80005ac:	193c      	adds	r4, r7, r4
 80005ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80005b2:	f080 8082 	bcs.w	80006ba <__udivmoddi4+0x2ca>
 80005b6:	45a4      	cmp	ip, r4
 80005b8:	d97f      	bls.n	80006ba <__udivmoddi4+0x2ca>
 80005ba:	3b02      	subs	r3, #2
 80005bc:	443c      	add	r4, r7
 80005be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005c2:	eba4 040c 	sub.w	r4, r4, ip
 80005c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ca:	4564      	cmp	r4, ip
 80005cc:	4673      	mov	r3, lr
 80005ce:	46e1      	mov	r9, ip
 80005d0:	d362      	bcc.n	8000698 <__udivmoddi4+0x2a8>
 80005d2:	d05f      	beq.n	8000694 <__udivmoddi4+0x2a4>
 80005d4:	b15d      	cbz	r5, 80005ee <__udivmoddi4+0x1fe>
 80005d6:	ebb8 0203 	subs.w	r2, r8, r3
 80005da:	eb64 0409 	sbc.w	r4, r4, r9
 80005de:	fa04 f606 	lsl.w	r6, r4, r6
 80005e2:	fa22 f301 	lsr.w	r3, r2, r1
 80005e6:	431e      	orrs	r6, r3
 80005e8:	40cc      	lsrs	r4, r1
 80005ea:	e9c5 6400 	strd	r6, r4, [r5]
 80005ee:	2100      	movs	r1, #0
 80005f0:	e74f      	b.n	8000492 <__udivmoddi4+0xa2>
 80005f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005f6:	0c01      	lsrs	r1, r0, #16
 80005f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005fc:	b280      	uxth	r0, r0
 80005fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000602:	463b      	mov	r3, r7
 8000604:	4638      	mov	r0, r7
 8000606:	463c      	mov	r4, r7
 8000608:	46b8      	mov	r8, r7
 800060a:	46be      	mov	lr, r7
 800060c:	2620      	movs	r6, #32
 800060e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000612:	eba2 0208 	sub.w	r2, r2, r8
 8000616:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800061a:	e766      	b.n	80004ea <__udivmoddi4+0xfa>
 800061c:	4601      	mov	r1, r0
 800061e:	e718      	b.n	8000452 <__udivmoddi4+0x62>
 8000620:	4610      	mov	r0, r2
 8000622:	e72c      	b.n	800047e <__udivmoddi4+0x8e>
 8000624:	f1c6 0220 	rsb	r2, r6, #32
 8000628:	fa2e f302 	lsr.w	r3, lr, r2
 800062c:	40b7      	lsls	r7, r6
 800062e:	40b1      	lsls	r1, r6
 8000630:	fa20 f202 	lsr.w	r2, r0, r2
 8000634:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000638:	430a      	orrs	r2, r1
 800063a:	fbb3 f8fe 	udiv	r8, r3, lr
 800063e:	b2bc      	uxth	r4, r7
 8000640:	fb0e 3318 	mls	r3, lr, r8, r3
 8000644:	0c11      	lsrs	r1, r2, #16
 8000646:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800064a:	fb08 f904 	mul.w	r9, r8, r4
 800064e:	40b0      	lsls	r0, r6
 8000650:	4589      	cmp	r9, r1
 8000652:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000656:	b280      	uxth	r0, r0
 8000658:	d93e      	bls.n	80006d8 <__udivmoddi4+0x2e8>
 800065a:	1879      	adds	r1, r7, r1
 800065c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000660:	d201      	bcs.n	8000666 <__udivmoddi4+0x276>
 8000662:	4589      	cmp	r9, r1
 8000664:	d81f      	bhi.n	80006a6 <__udivmoddi4+0x2b6>
 8000666:	eba1 0109 	sub.w	r1, r1, r9
 800066a:	fbb1 f9fe 	udiv	r9, r1, lr
 800066e:	fb09 f804 	mul.w	r8, r9, r4
 8000672:	fb0e 1119 	mls	r1, lr, r9, r1
 8000676:	b292      	uxth	r2, r2
 8000678:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800067c:	4542      	cmp	r2, r8
 800067e:	d229      	bcs.n	80006d4 <__udivmoddi4+0x2e4>
 8000680:	18ba      	adds	r2, r7, r2
 8000682:	f109 31ff 	add.w	r1, r9, #4294967295
 8000686:	d2c4      	bcs.n	8000612 <__udivmoddi4+0x222>
 8000688:	4542      	cmp	r2, r8
 800068a:	d2c2      	bcs.n	8000612 <__udivmoddi4+0x222>
 800068c:	f1a9 0102 	sub.w	r1, r9, #2
 8000690:	443a      	add	r2, r7
 8000692:	e7be      	b.n	8000612 <__udivmoddi4+0x222>
 8000694:	45f0      	cmp	r8, lr
 8000696:	d29d      	bcs.n	80005d4 <__udivmoddi4+0x1e4>
 8000698:	ebbe 0302 	subs.w	r3, lr, r2
 800069c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80006a0:	3801      	subs	r0, #1
 80006a2:	46e1      	mov	r9, ip
 80006a4:	e796      	b.n	80005d4 <__udivmoddi4+0x1e4>
 80006a6:	eba7 0909 	sub.w	r9, r7, r9
 80006aa:	4449      	add	r1, r9
 80006ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80006b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b4:	fb09 f804 	mul.w	r8, r9, r4
 80006b8:	e7db      	b.n	8000672 <__udivmoddi4+0x282>
 80006ba:	4673      	mov	r3, lr
 80006bc:	e77f      	b.n	80005be <__udivmoddi4+0x1ce>
 80006be:	4650      	mov	r0, sl
 80006c0:	e766      	b.n	8000590 <__udivmoddi4+0x1a0>
 80006c2:	4608      	mov	r0, r1
 80006c4:	e6fd      	b.n	80004c2 <__udivmoddi4+0xd2>
 80006c6:	443b      	add	r3, r7
 80006c8:	3a02      	subs	r2, #2
 80006ca:	e733      	b.n	8000534 <__udivmoddi4+0x144>
 80006cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006d0:	443b      	add	r3, r7
 80006d2:	e71c      	b.n	800050e <__udivmoddi4+0x11e>
 80006d4:	4649      	mov	r1, r9
 80006d6:	e79c      	b.n	8000612 <__udivmoddi4+0x222>
 80006d8:	eba1 0109 	sub.w	r1, r1, r9
 80006dc:	46c4      	mov	ip, r8
 80006de:	fbb1 f9fe 	udiv	r9, r1, lr
 80006e2:	fb09 f804 	mul.w	r8, r9, r4
 80006e6:	e7c4      	b.n	8000672 <__udivmoddi4+0x282>

080006e8 <__aeabi_idiv0>:
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop

080006ec <_ZN7BMS_MODC1Emiiihji>:
/*********************************************************************************************************
 ** Function name:           BMS_MOD
 ** Descriptions:            Initialization function of teh class
 *********************************************************************************************************/

BMS_MOD::BMS_MOD(uint32_t _ID, int _MAXV, int _MINV, int _MAXT,
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	60f8      	str	r0, [r7, #12]
 80006f4:	60b9      	str	r1, [r7, #8]
 80006f6:	607a      	str	r2, [r7, #4]
 80006f8:	603b      	str	r3, [r7, #0]
		uint8_t _NUMCELLS, unsigned int _SHUNT, int _LAG) {
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000700:	601a      	str	r2, [r3, #0]
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	2200      	movs	r2, #0
 8000706:	605a      	str	r2, [r3, #4]
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	3308      	adds	r3, #8
 800070c:	224c      	movs	r2, #76	@ 0x4c
 800070e:	2100      	movs	r1, #0
 8000710:	4618      	mov	r0, r3
 8000712:	f00a fbc5 	bl	800aea0 <memset>
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	3354      	adds	r3, #84	@ 0x54
 800071a:	2298      	movs	r2, #152	@ 0x98
 800071c:	2100      	movs	r1, #0
 800071e:	4618      	mov	r0, r3
 8000720:	f00a fbbe 	bl	800aea0 <memset>
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	2200      	movs	r2, #0
 8000728:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	2200      	movs	r2, #0
 8000730:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	2200      	movs	r2, #0
 8000738:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	2200      	movs	r2, #0
 8000740:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800074a:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000754:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800075e:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	2200      	movs	r2, #0
 8000772:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	2200      	movs	r2, #0
 8000786:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	2200      	movs	r2, #0
 800078e:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	2200      	movs	r2, #0
 8000796:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	2200      	movs	r2, #0
 800079e:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	2213      	movs	r2, #19
 80007a6:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	2203      	movs	r2, #3
 80007ae:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 80007b8:	2230      	movs	r2, #48	@ 0x30
 80007ba:	2100      	movs	r1, #0
 80007bc:	4618      	mov	r0, r3
 80007be:	f00a fb6f 	bl	800aea0 <memset>
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	2200      	movs	r2, #0
 80007c6:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	2200      	movs	r2, #0
 80007ce:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	2200      	movs	r2, #0
 80007d6:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	f241 0268 	movw	r2, #4200	@ 0x1068
 80007e0:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	2200      	movs	r2, #0
 80007e8:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	2200      	movs	r2, #0
 80007f0:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	2200      	movs	r2, #0
 80007f8:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
	CANID = _ID;
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	68ba      	ldr	r2, [r7, #8]
 8000800:	601a      	str	r2, [r3, #0]
	LIMIT_MAX_V = _MAXV;
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	687a      	ldr	r2, [r7, #4]
 8000806:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
	LIMIT_MIN_V = _MINV;
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	683a      	ldr	r2, [r7, #0]
 800080e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
	LIMIT_MAX_T = _MAXT;
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	69ba      	ldr	r2, [r7, #24]
 8000816:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
	NUM_CELLS = _NUMCELLS;
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	7f3a      	ldrb	r2, [r7, #28]
 800081e:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
	time_lim_plotted += _LAG;
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8000828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800082a:	441a      	add	r2, r3
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
	time_lim_sended += _LAG;
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8000838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800083a:	441a      	add	r2, r3
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
	time_lim_received += _LAG;
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8000848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800084a:	441a      	add	r2, r3
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
}
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	4618      	mov	r0, r3
 8000856:	3710      	adds	r7, #16
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}

0800085c <_ZN7BMS_MOD4infoEPc>:

/*********************************************************************************************************
 ** Function name:           info
 ** Descriptions:            Function for printing the class data
 *********************************************************************************************************/
void BMS_MOD::info(char *buffer) {
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
 8000864:	6039      	str	r1, [r7, #0]

	if (getUARTState() == HAL_UART_STATE_READY) { // Send the message just if there is a serial por connected
 8000866:	f001 f9e3 	bl	8001c30 <getUARTState>
 800086a:	4603      	mov	r3, r0
 800086c:	2b20      	cmp	r3, #32
 800086e:	bf0c      	ite	eq
 8000870:	2301      	moveq	r3, #1
 8000872:	2300      	movne	r3, #0
 8000874:	b2db      	uxtb	r3, r3
 8000876:	2b00      	cmp	r3, #0
 8000878:	f000 8083 	beq.w	8000982 <_ZN7BMS_MOD4infoEPc+0x126>
		print((char*) "\n***********************");
 800087c:	4851      	ldr	r0, [pc, #324]	@ (80009c4 <_ZN7BMS_MOD4infoEPc+0x168>)
 800087e:	f001 f99b 	bl	8001bb8 <print>
		print((char*) "         BMS");
 8000882:	4851      	ldr	r0, [pc, #324]	@ (80009c8 <_ZN7BMS_MOD4infoEPc+0x16c>)
 8000884:	f001 f998 	bl	8001bb8 <print>
		print((char*) "***********************");
 8000888:	4850      	ldr	r0, [pc, #320]	@ (80009cc <_ZN7BMS_MOD4infoEPc+0x170>)
 800088a:	f001 f995 	bl	8001bb8 <print>
		sprintf(buffer, " - ERROR:     %i", error);
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	685b      	ldr	r3, [r3, #4]
 8000892:	461a      	mov	r2, r3
 8000894:	494e      	ldr	r1, [pc, #312]	@ (80009d0 <_ZN7BMS_MOD4infoEPc+0x174>)
 8000896:	6838      	ldr	r0, [r7, #0]
 8000898:	f00a fae0 	bl	800ae5c <siprintf>
		print(buffer);
 800089c:	6838      	ldr	r0, [r7, #0]
 800089e:	f001 f98b 	bl	8001bb8 <print>
		sprintf(buffer, " - CAN ID:    0x%lx", CANID);
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	461a      	mov	r2, r3
 80008a8:	494a      	ldr	r1, [pc, #296]	@ (80009d4 <_ZN7BMS_MOD4infoEPc+0x178>)
 80008aa:	6838      	ldr	r0, [r7, #0]
 80008ac:	f00a fad6 	bl	800ae5c <siprintf>
		print(buffer);
 80008b0:	6838      	ldr	r0, [r7, #0]
 80008b2:	f001 f981 	bl	8001bb8 <print>
		sprintf(buffer, " - MAX V =    %i mV", MAX_V);
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80008bc:	461a      	mov	r2, r3
 80008be:	4946      	ldr	r1, [pc, #280]	@ (80009d8 <_ZN7BMS_MOD4infoEPc+0x17c>)
 80008c0:	6838      	ldr	r0, [r7, #0]
 80008c2:	f00a facb 	bl	800ae5c <siprintf>
		print(buffer);
 80008c6:	6838      	ldr	r0, [r7, #0]
 80008c8:	f001 f976 	bl	8001bb8 <print>
		sprintf(buffer, " - MIN V =    %i mV", MIN_V);
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 80008d2:	461a      	mov	r2, r3
 80008d4:	4941      	ldr	r1, [pc, #260]	@ (80009dc <_ZN7BMS_MOD4infoEPc+0x180>)
 80008d6:	6838      	ldr	r0, [r7, #0]
 80008d8:	f00a fac0 	bl	800ae5c <siprintf>
		print(buffer);
 80008dc:	6838      	ldr	r0, [r7, #0]
 80008de:	f001 f96b 	bl	8001bb8 <print>
		print((char*) "-----------------------");
 80008e2:	483f      	ldr	r0, [pc, #252]	@ (80009e0 <_ZN7BMS_MOD4infoEPc+0x184>)
 80008e4:	f001 f968 	bl	8001bb8 <print>
		sprintf(buffer, "VOLTS (mV): [%i", cellVoltagemV[0]);
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	689b      	ldr	r3, [r3, #8]
 80008ec:	461a      	mov	r2, r3
 80008ee:	493d      	ldr	r1, [pc, #244]	@ (80009e4 <_ZN7BMS_MOD4infoEPc+0x188>)
 80008f0:	6838      	ldr	r0, [r7, #0]
 80008f2:	f00a fab3 	bl	800ae5c <siprintf>
		printnl(buffer);
 80008f6:	6838      	ldr	r0, [r7, #0]
 80008f8:	f001 f97c 	bl	8001bf4 <printnl>
		for (int i = 1; i < NUM_CELLS; i++) {
 80008fc:	2301      	movs	r3, #1
 80008fe:	60fb      	str	r3, [r7, #12]
 8000900:	e00f      	b.n	8000922 <_ZN7BMS_MOD4infoEPc+0xc6>
			sprintf(buffer, ", %i", cellVoltagemV[i]);
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	68fa      	ldr	r2, [r7, #12]
 8000906:	3202      	adds	r2, #2
 8000908:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800090c:	461a      	mov	r2, r3
 800090e:	4936      	ldr	r1, [pc, #216]	@ (80009e8 <_ZN7BMS_MOD4infoEPc+0x18c>)
 8000910:	6838      	ldr	r0, [r7, #0]
 8000912:	f00a faa3 	bl	800ae5c <siprintf>
			printnl(buffer);
 8000916:	6838      	ldr	r0, [r7, #0]
 8000918:	f001 f96c 	bl	8001bf4 <printnl>
		for (int i = 1; i < NUM_CELLS; i++) {
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	3301      	adds	r3, #1
 8000920:	60fb      	str	r3, [r7, #12]
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8000928:	461a      	mov	r2, r3
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	4293      	cmp	r3, r2
 800092e:	dbe8      	blt.n	8000902 <_ZN7BMS_MOD4infoEPc+0xa6>
		}

		for (int i = 0; i < NUM_CELLS; i++) {
 8000930:	2300      	movs	r3, #0
 8000932:	60bb      	str	r3, [r7, #8]
 8000934:	e00e      	b.n	8000954 <_ZN7BMS_MOD4infoEPc+0xf8>
			voltage_acum += cellVoltagemV[i];
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	68b9      	ldr	r1, [r7, #8]
 8000940:	3102      	adds	r1, #2
 8000942:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000946:	441a      	add	r2, r3
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
		for (int i = 0; i < NUM_CELLS; i++) {
 800094e:	68bb      	ldr	r3, [r7, #8]
 8000950:	3301      	adds	r3, #1
 8000952:	60bb      	str	r3, [r7, #8]
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800095a:	461a      	mov	r2, r3
 800095c:	68bb      	ldr	r3, [r7, #8]
 800095e:	4293      	cmp	r3, r2
 8000960:	dbe9      	blt.n	8000936 <_ZN7BMS_MOD4infoEPc+0xda>
		}

		print((char*) "]");
 8000962:	4822      	ldr	r0, [pc, #136]	@ (80009ec <_ZN7BMS_MOD4infoEPc+0x190>)
 8000964:	f001 f928 	bl	8001bb8 <print>
		sprintf(buffer, " - V(max) = %i mV || V(min) = %i", MAX_V, MIN_V);
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 8000974:	491e      	ldr	r1, [pc, #120]	@ (80009f0 <_ZN7BMS_MOD4infoEPc+0x194>)
 8000976:	6838      	ldr	r0, [r7, #0]
 8000978:	f00a fa70 	bl	800ae5c <siprintf>
		print(buffer);
 800097c:	6838      	ldr	r0, [r7, #0]
 800097e:	f001 f91b 	bl	8001bb8 <print>
	}
	sprintf(buffer, "- BALANCING V = %i mV", BALANCING_V);
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8000988:	461a      	mov	r2, r3
 800098a:	491a      	ldr	r1, [pc, #104]	@ (80009f4 <_ZN7BMS_MOD4infoEPc+0x198>)
 800098c:	6838      	ldr	r0, [r7, #0]
 800098e:	f00a fa65 	bl	800ae5c <siprintf>
	print(buffer);
 8000992:	6838      	ldr	r0, [r7, #0]
 8000994:	f001 f910 	bl	8001bb8 <print>

	sprintf(buffer, "- STACK VOLTAGE = %i V", voltage_acum / 1000);
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 800099e:	4a16      	ldr	r2, [pc, #88]	@ (80009f8 <_ZN7BMS_MOD4infoEPc+0x19c>)
 80009a0:	fb82 1203 	smull	r1, r2, r2, r3
 80009a4:	1192      	asrs	r2, r2, #6
 80009a6:	17db      	asrs	r3, r3, #31
 80009a8:	1ad3      	subs	r3, r2, r3
 80009aa:	461a      	mov	r2, r3
 80009ac:	4913      	ldr	r1, [pc, #76]	@ (80009fc <_ZN7BMS_MOD4infoEPc+0x1a0>)
 80009ae:	6838      	ldr	r0, [r7, #0]
 80009b0:	f00a fa54 	bl	800ae5c <siprintf>
	print(buffer);
 80009b4:	6838      	ldr	r0, [r7, #0]
 80009b6:	f001 f8ff 	bl	8001bb8 <print>
}
 80009ba:	bf00      	nop
 80009bc:	3710      	adds	r7, #16
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	0800b7b4 	.word	0x0800b7b4
 80009c8:	0800b7d0 	.word	0x0800b7d0
 80009cc:	0800b7e0 	.word	0x0800b7e0
 80009d0:	0800b7f8 	.word	0x0800b7f8
 80009d4:	0800b80c 	.word	0x0800b80c
 80009d8:	0800b820 	.word	0x0800b820
 80009dc:	0800b834 	.word	0x0800b834
 80009e0:	0800b848 	.word	0x0800b848
 80009e4:	0800b860 	.word	0x0800b860
 80009e8:	0800b870 	.word	0x0800b870
 80009ec:	0800b878 	.word	0x0800b878
 80009f0:	0800b87c 	.word	0x0800b87c
 80009f4:	0800b8a0 	.word	0x0800b8a0
 80009f8:	10624dd3 	.word	0x10624dd3
 80009fc:	0800b8b8 	.word	0x0800b8b8

08000a00 <_ZN7BMS_MOD5parseEmPhm>:

/*********************************************************************************************************
 ** Function name:           parse
 ** Descriptions:            Function for parsing the received data via CAN protocl
 *********************************************************************************************************/
bool BMS_MOD::parse(uint32_t id, uint8_t *buf, uint32_t t) {
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b08c      	sub	sp, #48	@ 0x30
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	60f8      	str	r0, [r7, #12]
 8000a08:	60b9      	str	r1, [r7, #8]
 8000a0a:	607a      	str	r2, [r7, #4]
 8000a0c:	603b      	str	r3, [r7, #0]

	if (id > CANID && id < CANID + 30) {
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	68ba      	ldr	r2, [r7, #8]
 8000a14:	429a      	cmp	r2, r3
 8000a16:	f240 817b 	bls.w	8000d10 <_ZN7BMS_MOD5parseEmPhm+0x310>
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	331e      	adds	r3, #30
 8000a20:	68ba      	ldr	r2, [r7, #8]
 8000a22:	429a      	cmp	r2, r3
 8000a24:	f080 8174 	bcs.w	8000d10 <_ZN7BMS_MOD5parseEmPhm+0x310>
		int m = id % CANID;
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	681a      	ldr	r2, [r3, #0]
 8000a2c:	68bb      	ldr	r3, [r7, #8]
 8000a2e:	fbb3 f1f2 	udiv	r1, r3, r2
 8000a32:	fb01 f202 	mul.w	r2, r1, r2
 8000a36:	1a9b      	subs	r3, r3, r2
 8000a38:	61fb      	str	r3, [r7, #28]
		int pos = 0;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	61bb      	str	r3, [r7, #24]
		if ((m > 0 && m < 5) || (m > 10 && m < 15)) {
 8000a3e:	69fb      	ldr	r3, [r7, #28]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	dd02      	ble.n	8000a4a <_ZN7BMS_MOD5parseEmPhm+0x4a>
 8000a44:	69fb      	ldr	r3, [r7, #28]
 8000a46:	2b04      	cmp	r3, #4
 8000a48:	dd07      	ble.n	8000a5a <_ZN7BMS_MOD5parseEmPhm+0x5a>
 8000a4a:	69fb      	ldr	r3, [r7, #28]
 8000a4c:	2b0a      	cmp	r3, #10
 8000a4e:	f340 815f 	ble.w	8000d10 <_ZN7BMS_MOD5parseEmPhm+0x310>
 8000a52:	69fb      	ldr	r3, [r7, #28]
 8000a54:	2b0e      	cmp	r3, #14
 8000a56:	f300 815b 	bgt.w	8000d10 <_ZN7BMS_MOD5parseEmPhm+0x310>
			time_lim_received = t + TIME_LIM_RECV; // Reset the timer flag for checking if the data is received
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	441a      	add	r2, r3
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
			if (m < 14) {
 8000a6a:	69fb      	ldr	r3, [r7, #28]
 8000a6c:	2b0d      	cmp	r3, #13
 8000a6e:	f300 80ae 	bgt.w	8000bce <_ZN7BMS_MOD5parseEmPhm+0x1ce>
				if (flag_charger == 1) { // New charger doesn't have CAN bus
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	d10f      	bne.n	8000a9c <_ZN7BMS_MOD5parseEmPhm+0x9c>
					if (module_send_message_CAN1(id, buf, 8) != HAL_OK)
 8000a7c:	2208      	movs	r2, #8
 8000a7e:	6879      	ldr	r1, [r7, #4]
 8000a80:	68b8      	ldr	r0, [r7, #8]
 8000a82:	f001 f855 	bl	8001b30 <module_send_message_CAN1>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	bf14      	ite	ne
 8000a8c:	2301      	movne	r3, #1
 8000a8e:	2300      	moveq	r3, #0
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d002      	beq.n	8000a9c <_ZN7BMS_MOD5parseEmPhm+0x9c>
						error = BMS_ERROR_COMMUNICATION;
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	2201      	movs	r2, #1
 8000a9a:	605a      	str	r2, [r3, #4]
				}
				for (int i = 0; i < 14; i++) // i = number of cell within message
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000aa0:	e055      	b.n	8000b4e <_ZN7BMS_MOD5parseEmPhm+0x14e>
						{
					pos = (m - 1) * 4 + i;
 8000aa2:	69fb      	ldr	r3, [r7, #28]
 8000aa4:	3b01      	subs	r3, #1
 8000aa6:	009b      	lsls	r3, r3, #2
 8000aa8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000aaa:	4413      	add	r3, r2
 8000aac:	61bb      	str	r3, [r7, #24]
					cellVoltagemV[pos] = (buf[2 * i] << 8) + buf[2 * i + 1];
 8000aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ab0:	005b      	lsls	r3, r3, #1
 8000ab2:	461a      	mov	r2, r3
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	4413      	add	r3, r2
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	021b      	lsls	r3, r3, #8
 8000abc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000abe:	0052      	lsls	r2, r2, #1
 8000ac0:	3201      	adds	r2, #1
 8000ac2:	6879      	ldr	r1, [r7, #4]
 8000ac4:	440a      	add	r2, r1
 8000ac6:	7812      	ldrb	r2, [r2, #0]
 8000ac8:	1899      	adds	r1, r3, r2
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	69ba      	ldr	r2, [r7, #24]
 8000ace:	3202      	adds	r2, #2
 8000ad0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
					if ((cellVoltagemV[pos] > LIMIT_MAX_V
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	69ba      	ldr	r2, [r7, #24]
 8000ad8:	3202      	adds	r2, #2
 8000ada:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	dc09      	bgt.n	8000afc <_ZN7BMS_MOD5parseEmPhm+0xfc>
							|| cellVoltagemV[pos] < LIMIT_MIN_V)
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	69ba      	ldr	r2, [r7, #24]
 8000aec:	3202      	adds	r2, #2
 8000aee:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000af8:	429a      	cmp	r2, r3
 8000afa:	da1f      	bge.n	8000b3c <_ZN7BMS_MOD5parseEmPhm+0x13c>
							&& pos < NUM_CELLS) {
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8000b02:	461a      	mov	r2, r3
 8000b04:	69bb      	ldr	r3, [r7, #24]
 8000b06:	4293      	cmp	r3, r2
 8000b08:	da18      	bge.n	8000b3c <_ZN7BMS_MOD5parseEmPhm+0x13c>
						flag_error_volt[pos] = flag_error_volt[pos] + 1;
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	69ba      	ldr	r2, [r7, #24]
 8000b0e:	3248      	adds	r2, #72	@ 0x48
 8000b10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b14:	1c59      	adds	r1, r3, #1
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	69ba      	ldr	r2, [r7, #24]
 8000b1a:	3248      	adds	r2, #72	@ 0x48
 8000b1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
						if (flag_error_volt[pos] >= max_flag)
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	69ba      	ldr	r2, [r7, #24]
 8000b24:	3248      	adds	r2, #72	@ 0x48
 8000b26:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8000b30:	429a      	cmp	r2, r3
 8000b32:	db09      	blt.n	8000b48 <_ZN7BMS_MOD5parseEmPhm+0x148>
							error = BMS_ERROR_VOLTS;
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	2202      	movs	r2, #2
 8000b38:	605a      	str	r2, [r3, #4]
						if (flag_error_volt[pos] >= max_flag)
 8000b3a:	e005      	b.n	8000b48 <_ZN7BMS_MOD5parseEmPhm+0x148>
					} else
						flag_error_volt[pos] = 0;
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	69ba      	ldr	r2, [r7, #24]
 8000b40:	3248      	adds	r2, #72	@ 0x48
 8000b42:	2100      	movs	r1, #0
 8000b44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				for (int i = 0; i < 14; i++) // i = number of cell within message
 8000b48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b4a:	3301      	adds	r3, #1
 8000b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b50:	2b0d      	cmp	r3, #13
 8000b52:	dda6      	ble.n	8000aa2 <_ZN7BMS_MOD5parseEmPhm+0xa2>
				}
				MAX_V = cellVoltagemV[0];
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	689a      	ldr	r2, [r3, #8]
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
				MIN_V = cellVoltagemV[0];
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	689a      	ldr	r2, [r3, #8]
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
				for (int i = 0; i < NUM_CELLS; i++) // i = number of cell within message
 8000b68:	2300      	movs	r3, #0
 8000b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000b6c:	e027      	b.n	8000bbe <_ZN7BMS_MOD5parseEmPhm+0x1be>
						{
					if (cellVoltagemV[i] > MAX_V)
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000b72:	3202      	adds	r2, #2
 8000b74:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	dd08      	ble.n	8000b94 <_ZN7BMS_MOD5parseEmPhm+0x194>
						MAX_V = cellVoltagemV[i];
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000b86:	3202      	adds	r2, #2
 8000b88:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
 8000b92:	e011      	b.n	8000bb8 <_ZN7BMS_MOD5parseEmPhm+0x1b8>
					else if (cellVoltagemV[i] < MIN_V)
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000b98:	3202      	adds	r2, #2
 8000b9a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	da07      	bge.n	8000bb8 <_ZN7BMS_MOD5parseEmPhm+0x1b8>
						MIN_V = cellVoltagemV[i];
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000bac:	3202      	adds	r2, #2
 8000bae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
				for (int i = 0; i < NUM_CELLS; i++) // i = number of cell within message
 8000bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bba:	3301      	adds	r3, #1
 8000bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bc8:	4293      	cmp	r3, r2
 8000bca:	dbd0      	blt.n	8000b6e <_ZN7BMS_MOD5parseEmPhm+0x16e>
 8000bcc:	e0a0      	b.n	8000d10 <_ZN7BMS_MOD5parseEmPhm+0x310>
				}
				//message_balancing[1] = BALANCING_V & 0xFF;           // Coment this two lines for disabling the balancing
				//message_balancing[0] = (BALANCING_V >> 8) & 0xFF;    // Coment this two lines for disabling the balancing

			} else if (m > 20 && m < 27) { //New BMS send temeratures at 21, 22, 23, 24, 25, 26
 8000bce:	69fb      	ldr	r3, [r7, #28]
 8000bd0:	2b14      	cmp	r3, #20
 8000bd2:	f340 809d 	ble.w	8000d10 <_ZN7BMS_MOD5parseEmPhm+0x310>
 8000bd6:	69fb      	ldr	r3, [r7, #28]
 8000bd8:	2b1a      	cmp	r3, #26
 8000bda:	f300 8099 	bgt.w	8000d10 <_ZN7BMS_MOD5parseEmPhm+0x310>

				if (flag_charger == 1) {
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8000be4:	2b01      	cmp	r3, #1
 8000be6:	d104      	bne.n	8000bf2 <_ZN7BMS_MOD5parseEmPhm+0x1f2>
					module_send_message_CAN1(id, buf, 8); //Reenviar temperaturas por CAN1 tanto en cargador como en coche
 8000be8:	2208      	movs	r2, #8
 8000bea:	6879      	ldr	r1, [r7, #4]
 8000bec:	68b8      	ldr	r0, [r7, #8]
 8000bee:	f000 ff9f 	bl	8001b30 <module_send_message_CAN1>
				}

				if (m < 26) {
 8000bf2:	69fb      	ldr	r3, [r7, #28]
 8000bf4:	2b19      	cmp	r3, #25
 8000bf6:	dc28      	bgt.n	8000c4a <_ZN7BMS_MOD5parseEmPhm+0x24a>
					for (int i = 0; i < 8; i++) {
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8000bfc:	e021      	b.n	8000c42 <_ZN7BMS_MOD5parseEmPhm+0x242>
						pos = (m - 1) * 8 + i;
 8000bfe:	69fb      	ldr	r3, [r7, #28]
 8000c00:	3b01      	subs	r3, #1
 8000c02:	00db      	lsls	r3, r3, #3
 8000c04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c06:	4413      	add	r3, r2
 8000c08:	61bb      	str	r3, [r7, #24]
						cellTemperature[pos] = buf[i];
 8000c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c0c:	687a      	ldr	r2, [r7, #4]
 8000c0e:	4413      	add	r3, r2
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	4619      	mov	r1, r3
 8000c14:	68fa      	ldr	r2, [r7, #12]
 8000c16:	69bb      	ldr	r3, [r7, #24]
 8000c18:	3314      	adds	r3, #20
 8000c1a:	009b      	lsls	r3, r3, #2
 8000c1c:	4413      	add	r3, r2
 8000c1e:	6059      	str	r1, [r3, #4]
						if (cellTemperature[pos] > LIMIT_MAX_T)
 8000c20:	68fa      	ldr	r2, [r7, #12]
 8000c22:	69bb      	ldr	r3, [r7, #24]
 8000c24:	3314      	adds	r3, #20
 8000c26:	009b      	lsls	r3, r3, #2
 8000c28:	4413      	add	r3, r2
 8000c2a:	685a      	ldr	r2, [r3, #4]
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c32:	429a      	cmp	r2, r3
 8000c34:	dd02      	ble.n	8000c3c <_ZN7BMS_MOD5parseEmPhm+0x23c>
							error = BMS_ERROR_TEMP;
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	2203      	movs	r2, #3
 8000c3a:	605a      	str	r2, [r3, #4]
					for (int i = 0; i < 8; i++) {
 8000c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c3e:	3301      	adds	r3, #1
 8000c40:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c44:	2b07      	cmp	r3, #7
 8000c46:	ddda      	ble.n	8000bfe <_ZN7BMS_MOD5parseEmPhm+0x1fe>
 8000c48:	e01f      	b.n	8000c8a <_ZN7BMS_MOD5parseEmPhm+0x28a>

					}
				} else if (m == 26) {
 8000c4a:	69fb      	ldr	r3, [r7, #28]
 8000c4c:	2b1a      	cmp	r3, #26
 8000c4e:	d11c      	bne.n	8000c8a <_ZN7BMS_MOD5parseEmPhm+0x28a>

					for (int i = 0; i < 3; i++) {
 8000c50:	2300      	movs	r3, #0
 8000c52:	623b      	str	r3, [r7, #32]
 8000c54:	e016      	b.n	8000c84 <_ZN7BMS_MOD5parseEmPhm+0x284>
						pos = (m - 1) * 8 + i;
 8000c56:	69fb      	ldr	r3, [r7, #28]
 8000c58:	3b01      	subs	r3, #1
 8000c5a:	00db      	lsls	r3, r3, #3
 8000c5c:	6a3a      	ldr	r2, [r7, #32]
 8000c5e:	4413      	add	r3, r2
 8000c60:	61bb      	str	r3, [r7, #24]
						if (cellTemperature[pos] > LIMIT_MAX_T)
 8000c62:	68fa      	ldr	r2, [r7, #12]
 8000c64:	69bb      	ldr	r3, [r7, #24]
 8000c66:	3314      	adds	r3, #20
 8000c68:	009b      	lsls	r3, r3, #2
 8000c6a:	4413      	add	r3, r2
 8000c6c:	685a      	ldr	r2, [r3, #4]
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c74:	429a      	cmp	r2, r3
 8000c76:	dd02      	ble.n	8000c7e <_ZN7BMS_MOD5parseEmPhm+0x27e>
							error = BMS_ERROR_TEMP;
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	2203      	movs	r2, #3
 8000c7c:	605a      	str	r2, [r3, #4]
					for (int i = 0; i < 3; i++) {
 8000c7e:	6a3b      	ldr	r3, [r7, #32]
 8000c80:	3301      	adds	r3, #1
 8000c82:	623b      	str	r3, [r7, #32]
 8000c84:	6a3b      	ldr	r3, [r7, #32]
 8000c86:	2b02      	cmp	r3, #2
 8000c88:	dde5      	ble.n	8000c56 <_ZN7BMS_MOD5parseEmPhm+0x256>

					}

				}

				MAX_T = cellTemperature[0];
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
				MIN_T = cellTemperature[0];
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
				for (int i = 0; i < 38; i++) {
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	617b      	str	r3, [r7, #20]
 8000ca2:	bf00      	nop
 8000ca4:	697b      	ldr	r3, [r7, #20]
 8000ca6:	2b25      	cmp	r3, #37	@ 0x25
 8000ca8:	dc32      	bgt.n	8000d10 <_ZN7BMS_MOD5parseEmPhm+0x310>
					if (cellTemperature[i] > MAX_T)
 8000caa:	68fa      	ldr	r2, [r7, #12]
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	3314      	adds	r3, #20
 8000cb0:	009b      	lsls	r3, r3, #2
 8000cb2:	4413      	add	r3, r2
 8000cb4:	685a      	ldr	r2, [r3, #4]
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	dd09      	ble.n	8000cd4 <_ZN7BMS_MOD5parseEmPhm+0x2d4>
						MAX_T = cellTemperature[i];
 8000cc0:	68fa      	ldr	r2, [r7, #12]
 8000cc2:	697b      	ldr	r3, [r7, #20]
 8000cc4:	3314      	adds	r3, #20
 8000cc6:	009b      	lsls	r3, r3, #2
 8000cc8:	4413      	add	r3, r2
 8000cca:	685a      	ldr	r2, [r3, #4]
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
 8000cd2:	e01b      	b.n	8000d0c <_ZN7BMS_MOD5parseEmPhm+0x30c>
					else if (cellTemperature[i] < MIN_T
 8000cd4:	68fa      	ldr	r2, [r7, #12]
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	3314      	adds	r3, #20
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	4413      	add	r3, r2
 8000cde:	685a      	ldr	r2, [r3, #4]
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 8000ce6:	429a      	cmp	r2, r3
 8000ce8:	da10      	bge.n	8000d0c <_ZN7BMS_MOD5parseEmPhm+0x30c>
							&& cellTemperature[i] != 0) {
 8000cea:	68fa      	ldr	r2, [r7, #12]
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	3314      	adds	r3, #20
 8000cf0:	009b      	lsls	r3, r3, #2
 8000cf2:	4413      	add	r3, r2
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d008      	beq.n	8000d0c <_ZN7BMS_MOD5parseEmPhm+0x30c>
						MIN_T = cellTemperature[i];
 8000cfa:	68fa      	ldr	r2, [r7, #12]
 8000cfc:	697b      	ldr	r3, [r7, #20]
 8000cfe:	3314      	adds	r3, #20
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	4413      	add	r3, r2
 8000d04:	685a      	ldr	r2, [r3, #4]
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

					}
					return true;
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	e000      	b.n	8000d12 <_ZN7BMS_MOD5parseEmPhm+0x312>
				}
			}
		}
	}
	return false;
 8000d10:	2300      	movs	r3, #0
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	3730      	adds	r7, #48	@ 0x30
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}

08000d1a <_ZN7BMS_MOD13query_voltageEmPc>:

/*********************************************************************************************************
 ** Function name:           query_voltage
 ** Descriptions:            Function to check if i need to send a message new message and the received messages interval are within the limits
 *********************************************************************************************************/
int BMS_MOD::query_voltage(uint32_t time, char *buffer) {
 8000d1a:	b580      	push	{r7, lr}
 8000d1c:	b086      	sub	sp, #24
 8000d1e:	af00      	add	r7, sp, #0
 8000d20:	60f8      	str	r0, [r7, #12]
 8000d22:	60b9      	str	r1, [r7, #8]
 8000d24:	607a      	str	r2, [r7, #4]
	//INT8U message_balancing[2] = {0,0}; // Voltage in mV
// Function for performing a correct behavior
	if (time > time_lim_sended) { // HERE I HAVE TO SEND THE REQUEST MESSAGE FOR THE BMS
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8000d2c:	68ba      	ldr	r2, [r7, #8]
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	d95b      	bls.n	8000dea <_ZN7BMS_MOD13query_voltageEmPc+0xd0>
		time_lim_sended += TIME_LIM_SEND;
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8000d3e:	441a      	add	r2, r3
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c

		// Two messages (one per LTC in the BMS) -> to evaluate if its better to group everything into one message
		if (module_send_message_CAN2(CANID, message_balancing, 2) != HAL_OK) {
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	6818      	ldr	r0, [r3, #0]
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	f503 738a 	add.w	r3, r3, #276	@ 0x114
 8000d50:	2202      	movs	r2, #2
 8000d52:	4619      	mov	r1, r3
 8000d54:	f000 ff0e 	bl	8001b74 <module_send_message_CAN2>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
			//error = BMS_ERROR_COMMUNICATION; // If the message is not sent then, error
		}

		if (module_send_message_CAN2(CANID + 10, message_balancing, 2)
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f103 000a 	add.w	r0, r3, #10
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	f503 738a 	add.w	r3, r3, #276	@ 0x114
 8000d6a:	2202      	movs	r2, #2
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	f000 ff01 	bl	8001b74 <module_send_message_CAN2>
 8000d72:	4603      	mov	r3, r0
				!= HAL_OK) {
 8000d74:	2b00      	cmp	r3, #0
			//error = BMS_ERROR_COMMUNICATION; // If the message is not sent then, error
		}
		if (time > time_lim_received) {
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8000d7c:	68ba      	ldr	r2, [r7, #8]
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d902      	bls.n	8000d88 <_ZN7BMS_MOD13query_voltageEmPc+0x6e>
			error = BMS_ERROR_COMMUNICATION;
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	2201      	movs	r2, #1
 8000d86:	605a      	str	r2, [r3, #4]
		}
		if (TIME_LIM_PLOT > 0 && time > time_lim_plotted) {
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d00f      	beq.n	8000db2 <_ZN7BMS_MOD13query_voltageEmPc+0x98>
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8000d98:	68ba      	ldr	r2, [r7, #8]
 8000d9a:	429a      	cmp	r2, r3
 8000d9c:	d909      	bls.n	8000db2 <_ZN7BMS_MOD13query_voltageEmPc+0x98>
			time_lim_plotted += TIME_LIM_PLOT;
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8000daa:	441a      	add	r2, r3
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
			//info(buffer);
		}

		for (int i = 0; i < NUM_CELLS; i++) {
 8000db2:	2300      	movs	r3, #0
 8000db4:	617b      	str	r3, [r7, #20]
 8000db6:	e00e      	b.n	8000dd6 <_ZN7BMS_MOD13query_voltageEmPc+0xbc>
			voltage_acum += cellVoltagemV[i];
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	6979      	ldr	r1, [r7, #20]
 8000dc2:	3102      	adds	r1, #2
 8000dc4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000dc8:	441a      	add	r2, r3
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
		for (int i = 0; i < NUM_CELLS; i++) {
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	617b      	str	r3, [r7, #20]
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8000ddc:	461a      	mov	r2, r3
 8000dde:	697b      	ldr	r3, [r7, #20]
 8000de0:	4293      	cmp	r3, r2
 8000de2:	dbe9      	blt.n	8000db8 <_ZN7BMS_MOD13query_voltageEmPc+0x9e>
		}
		return error;
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	e000      	b.n	8000dec <_ZN7BMS_MOD13query_voltageEmPc+0xd2>
 8000dea:	deff      	udf	#255	@ 0xff
	}

}
 8000dec:	4618      	mov	r0, r3
 8000dee:	3718      	adds	r7, #24
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}

08000df4 <_ZN7BMS_MOD17query_temperatureEmPc>:
/*********************************************************************************************************
 ** Function name:           query_temperature
 ** Descriptions:            Function to check if i need to send a message new message and the received messages interval are within the limits
 *********************************************************************************************************/

int BMS_MOD::query_temperature(uint32_t time, char *buffer) {
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b086      	sub	sp, #24
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	60f8      	str	r0, [r7, #12]
 8000dfc:	60b9      	str	r1, [r7, #8]
 8000dfe:	607a      	str	r2, [r7, #4]
	// Function for performing a correct behavior
	if (time > time_lim_sended) { // HERE I HAVE TO SEND THE REQUEST MESSAGE FOR THE TEMPERATURES
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8000e06:	68ba      	ldr	r2, [r7, #8]
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	d933      	bls.n	8000e74 <_ZN7BMS_MOD17query_temperatureEmPc+0x80>
		time_lim_sended += TIME_LIM_SEND;
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8000e18:	441a      	add	r2, r3
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c

		if (module_send_message_CAN2(CANID + 20, message_temperatures, 2)
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f103 0014 	add.w	r0, r3, #20
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 8000e2e:	2202      	movs	r2, #2
 8000e30:	4619      	mov	r1, r3
 8000e32:	f000 fe9f 	bl	8001b74 <module_send_message_CAN2>
 8000e36:	4603      	mov	r3, r0
				!= HAL_OK) {
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	bf14      	ite	ne
 8000e3c:	2301      	movne	r3, #1
 8000e3e:	2300      	moveq	r3, #0
 8000e40:	b2db      	uxtb	r3, r3
		if (module_send_message_CAN2(CANID + 20, message_temperatures, 2)
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d002      	beq.n	8000e4c <_ZN7BMS_MOD17query_temperatureEmPc+0x58>
			error = BMS_ERROR_TEMP; // If the message is not sended then, error
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	2203      	movs	r2, #3
 8000e4a:	605a      	str	r2, [r3, #4]
		} else {
			/*       Serial.print("Ennvado solicitud a: ");
			 Serial.println(MODULEID,HEX); */
		}

		for (int i = 0; i < 38; i++) {
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	617b      	str	r3, [r7, #20]
 8000e50:	e00d      	b.n	8000e6e <_ZN7BMS_MOD17query_temperatureEmPc+0x7a>
			if (cellTemperature[i] > 55) {
 8000e52:	68fa      	ldr	r2, [r7, #12]
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	3314      	adds	r3, #20
 8000e58:	009b      	lsls	r3, r3, #2
 8000e5a:	4413      	add	r3, r2
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	2b37      	cmp	r3, #55	@ 0x37
 8000e60:	dd02      	ble.n	8000e68 <_ZN7BMS_MOD17query_temperatureEmPc+0x74>
				error = 2;
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	2202      	movs	r2, #2
 8000e66:	605a      	str	r2, [r3, #4]
		for (int i = 0; i < 38; i++) {
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	617b      	str	r3, [r7, #20]
 8000e6e:	697b      	ldr	r3, [r7, #20]
 8000e70:	2b25      	cmp	r3, #37	@ 0x25
 8000e72:	ddee      	ble.n	8000e52 <_ZN7BMS_MOD17query_temperatureEmPc+0x5e>
		// time_lim_sended += TIME_LIM_SEND; //Si actualizas dos veces, el mensaje se enva en la mitad del periodo
	}
	if (time > time_lim_received) {
		//error = Temperatures_ERROR_COMMUNICATION;
	}
	if (TIME_LIM_PLOT > 0 && time > time_lim_plotted) {
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d013      	beq.n	8000ea6 <_ZN7BMS_MOD17query_temperatureEmPc+0xb2>
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8000e84:	68ba      	ldr	r2, [r7, #8]
 8000e86:	429a      	cmp	r2, r3
 8000e88:	d90d      	bls.n	8000ea6 <_ZN7BMS_MOD17query_temperatureEmPc+0xb2>
		time_lim_plotted += TIME_LIM_PLOT;
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8000e96:	441a      	add	r2, r3
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
		info(buffer);
 8000e9e:	6879      	ldr	r1, [r7, #4]
 8000ea0:	68f8      	ldr	r0, [r7, #12]
 8000ea2:	f7ff fcdb 	bl	800085c <_ZN7BMS_MOD4infoEPc>
	 message_temperatures[0] = 0;
	 message_temperatures[1] = MAX_T & 0xFF;
	 module_send_message_CAN1(CANIDTEL, 0, 2, message_temperatures);
	 } */

	return error;
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	685b      	ldr	r3, [r3, #4]

}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3718      	adds	r7, #24
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
	...

08000eb4 <_ZN7CPU_MODC1Emmi>:

// ********************************************************************************************************
// **Function name:           CPU_MOD
// **Descriptions:            Initialization function of teh class
// ********************************************************************************************************
CPU_MOD::CPU_MOD(uint32_t _ID_send, uint32_t _ID_recv, int _LAG) { /////////////////////////Habia un _LAG=0
 8000eb4:	b480      	push	{r7}
 8000eb6:	b085      	sub	sp, #20
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
 8000ec0:	603b      	str	r3, [r7, #0]
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	2200      	movs	r2, #0
 8000ecc:	605a      	str	r2, [r3, #4]
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	609a      	str	r2, [r3, #8]
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	2202      	movs	r2, #2
 8000ed8:	731a      	strb	r2, [r3, #12]
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	2202      	movs	r2, #2
 8000ede:	611a      	str	r2, [r3, #16]
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ee6:	615a      	str	r2, [r3, #20]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	2264      	movs	r2, #100	@ 0x64
 8000eec:	619a      	str	r2, [r3, #24]
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	4a18      	ldr	r2, [pc, #96]	@ (8000f54 <_ZN7CPU_MODC1Emmi+0xa0>)
 8000ef2:	61da      	str	r2, [r3, #28]
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	695a      	ldr	r2, [r3, #20]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	621a      	str	r2, [r3, #32]
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	2200      	movs	r2, #0
 8000f00:	625a      	str	r2, [r3, #36]	@ 0x24
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	69da      	ldr	r2, [r3, #28]
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	629a      	str	r2, [r3, #40]	@ 0x28
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	2200      	movs	r2, #0
 8000f14:	631a      	str	r2, [r3, #48]	@ 0x30
    CANID_send = _ID_send;
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	68ba      	ldr	r2, [r7, #8]
 8000f1a:	601a      	str	r2, [r3, #0]
    CANID_recv = _ID_recv;
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	687a      	ldr	r2, [r7, #4]
 8000f20:	605a      	str	r2, [r3, #4]

    time_lim_plotted += _LAG;
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	6a1a      	ldr	r2, [r3, #32]
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	441a      	add	r2, r3
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	621a      	str	r2, [r3, #32]
    time_lim_sended += _LAG;
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	441a      	add	r2, r3
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	625a      	str	r2, [r3, #36]	@ 0x24
    time_lim_received += _LAG;
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	441a      	add	r2, r3
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3714      	adds	r7, #20
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr
 8000f54:	000f4240 	.word	0x000f4240

08000f58 <_ZN7CPU_MOD5parseEmPhm>:

// ********************************************************************************************************
// **Function name:           parse
// **Descriptions:            Function for parsing the received data via CAN protocl
// ********************************************************************************************************
bool CPU_MOD::parse(uint32_t id, uint8_t* buf, uint32_t t) {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	607a      	str	r2, [r7, #4]
 8000f64:	603b      	str	r3, [r7, #0]
    if (id == 0x100) {
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000f6c:	d131      	bne.n	8000fd2 <_ZN7CPU_MOD5parseEmPhm+0x7a>
        error = CPU_OK;
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	2200      	movs	r2, #0
 8000f72:	609a      	str	r2, [r3, #8]
        time_lim_received = t + TIME_LIM_RECV;
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	69da      	ldr	r2, [r3, #28]
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	441a      	add	r2, r3
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	629a      	str	r2, [r3, #40]	@ 0x28
        DC_BUS = (int)((buf[1]<<8)|buf[0]); // This direction sends the voltage in DC_BUS
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	3301      	adds	r3, #1
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	021b      	lsls	r3, r3, #8
 8000f88:	687a      	ldr	r2, [r7, #4]
 8000f8a:	7812      	ldrb	r2, [r2, #0]
 8000f8c:	431a      	orrs	r2, r3
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	631a      	str	r2, [r3, #48]	@ 0x30
        if (DC_BUS > 280) { //(DC_BUS>0.9*voltage_acum)
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f96:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8000f9a:	dd18      	ble.n	8000fce <_ZN7CPU_MOD5parseEmPhm+0x76>
            error = CPU_BUS_LINE_OK;
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	2202      	movs	r2, #2
 8000fa0:	609a      	str	r2, [r3, #8]
            if (module_send_message_CAN1(CANID_send, currentState, 1) != HAL_OK){
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	6818      	ldr	r0, [r3, #0]
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	330c      	adds	r3, #12
 8000faa:	2201      	movs	r2, #1
 8000fac:	4619      	mov	r1, r3
 8000fae:	f000 fdbf 	bl	8001b30 <module_send_message_CAN1>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	bf14      	ite	ne
 8000fb8:	2301      	movne	r3, #1
 8000fba:	2300      	moveq	r3, #0
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d005      	beq.n	8000fce <_ZN7CPU_MOD5parseEmPhm+0x76>
                error = CPU_ERROR_COMMUNICATION;
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	609a      	str	r2, [r3, #8]
                print((char*)"error message");
 8000fc8:	4804      	ldr	r0, [pc, #16]	@ (8000fdc <_ZN7CPU_MOD5parseEmPhm+0x84>)
 8000fca:	f000 fdf5 	bl	8001bb8 <print>
            }

        }
        return true;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e000      	b.n	8000fd4 <_ZN7CPU_MOD5parseEmPhm+0x7c>
    }
    return false;
 8000fd2:	2300      	movs	r3, #0
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	3710      	adds	r7, #16
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	0800b9b8 	.word	0x0800b9b8

08000fe0 <_ZN7CPU_MOD5queryEmPc>:

// ********************************************************************************************************
// ** Function name:           query
// ** Descriptions:            Function to check if i need to send a mesage new mesage and the received mesajes interval are within the limits
// ********************************************************************************************************
int CPU_MOD::query(uint32_t time, char* buffer) {
 8000fe0:	b480      	push	{r7}
 8000fe2:	b085      	sub	sp, #20
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	607a      	str	r2, [r7, #4]
	// Function for performing a correct behaivour
    if (time > time_lim_sended) { // HERE I HAVE TO SEND THE REQUEST MESSAGE FOR THE BMS
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ff0:	68ba      	ldr	r2, [r7, #8]
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	d906      	bls.n	8001004 <_ZN7CPU_MOD5queryEmPc+0x24>
        time_lim_sended += TIME_LIM_SEND;
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	699b      	ldr	r3, [r3, #24]
 8000ffe:	441a      	add	r2, r3
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    if (time > time_lim_received)
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001008:	68ba      	ldr	r2, [r7, #8]
 800100a:	429a      	cmp	r2, r3
 800100c:	d902      	bls.n	8001014 <_ZN7CPU_MOD5queryEmPc+0x34>
        error = CPU_ERROR_COMMUNICATION; ///////Cheking if everything is alright each time
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	2201      	movs	r2, #1
 8001012:	609a      	str	r2, [r3, #8]

    if (TIME_LIM_PLOT > 0 && time > time_lim_plotted) {
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	695b      	ldr	r3, [r3, #20]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d00b      	beq.n	8001034 <_ZN7CPU_MOD5queryEmPc+0x54>
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	6a1b      	ldr	r3, [r3, #32]
 8001020:	68ba      	ldr	r2, [r7, #8]
 8001022:	429a      	cmp	r2, r3
 8001024:	d906      	bls.n	8001034 <_ZN7CPU_MOD5queryEmPc+0x54>
        time_lim_plotted += TIME_LIM_PLOT;
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	6a1a      	ldr	r2, [r3, #32]
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	695b      	ldr	r3, [r3, #20]
 800102e:	441a      	add	r2, r3
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	621a      	str	r2, [r3, #32]
        //info(buffer);
    }
    return error;
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	689b      	ldr	r3, [r3, #8]
}
 8001038:	4618      	mov	r0, r3
 800103a:	3714      	adds	r7, #20
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr

08001044 <_ZN7CPU_MOD11updateStateEi>:

void CPU_MOD::updateState(int s) {
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	6039      	str	r1, [r7, #0]
    currentState[0] = s & 0xFF;
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	b2da      	uxtb	r2, r3
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	731a      	strb	r2, [r3, #12]
    current_state = s;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	683a      	ldr	r2, [r7, #0]
 800105a:	611a      	str	r2, [r3, #16]
}
 800105c:	bf00      	nop
 800105e:	370c      	adds	r7, #12
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr

08001068 <_ZN11Current_MODC1Emi>:

// ********************************************************************************************************
// **Function name:           Current_MOD
// **Descriptions:            Initialization function of current class
// **********************************************************************************************************
Current_MOD::Current_MOD(uint32_t ID, int _C_MAX)
 8001068:	b480      	push	{r7}
 800106a:	b085      	sub	sp, #20
 800106c:	af00      	add	r7, sp, #0
 800106e:	60f8      	str	r0, [r7, #12]
 8001070:	60b9      	str	r1, [r7, #8]
 8001072:	607a      	str	r2, [r7, #4]
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	2200      	movs	r2, #0
 8001078:	601a      	str	r2, [r3, #0]
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	2200      	movs	r2, #0
 800107e:	605a      	str	r2, [r3, #4]
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	2200      	movs	r2, #0
 8001084:	721a      	strb	r2, [r3, #8]
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	2200      	movs	r2, #0
 800108a:	725a      	strb	r2, [r3, #9]
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	f04f 0200 	mov.w	r2, #0
 8001092:	60da      	str	r2, [r3, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	f04f 0200 	mov.w	r2, #0
 800109a:	611a      	str	r2, [r3, #16]
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	2200      	movs	r2, #0
 80010a0:	615a      	str	r2, [r3, #20]
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	f04f 0200 	mov.w	r2, #0
 80010a8:	619a      	str	r2, [r3, #24]
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	2200      	movs	r2, #0
 80010ae:	621a      	str	r2, [r3, #32]
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80010b6:	625a      	str	r2, [r3, #36]	@ 0x24
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	22fa      	movs	r2, #250	@ 0xfa
 80010bc:	629a      	str	r2, [r3, #40]	@ 0x28
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	2232      	movs	r2, #50	@ 0x32
 80010c2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	2232      	movs	r2, #50	@ 0x32
 80010c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	2200      	movs	r2, #0
 80010ce:	635a      	str	r2, [r3, #52]	@ 0x34
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	2200      	movs	r2, #0
 80010d4:	639a      	str	r2, [r3, #56]	@ 0x38
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	2200      	movs	r2, #0
 80010da:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	2200      	movs	r2, #0
 80010e0:	641a      	str	r2, [r3, #64]	@ 0x40
{
    CANID = ID;
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	68ba      	ldr	r2, [r7, #8]
 80010e6:	605a      	str	r2, [r3, #4]
    C_MAX = _C_MAX;
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	687a      	ldr	r2, [r7, #4]
 80010ec:	601a      	str	r2, [r3, #0]
    flag_error_current = 1;
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	2201      	movs	r2, #1
 80010f2:	621a      	str	r2, [r3, #32]
}
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	4618      	mov	r0, r3
 80010f8:	3714      	adds	r7, #20
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
	...

08001104 <_ZN11Current_MOD5queryEiPc>:
// ********************************************************************************************************
// ** Function name:           query
// ** Descriptions:            Function that transforms the voltage measured by the sensor to its equivalent current
// **********************************************************************************************************
int Current_MOD::query(int time, char* buffer)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
 800110a:	60f8      	str	r0, [r7, #12]
 800110c:	60b9      	str	r1, [r7, #8]
 800110e:	607a      	str	r2, [r7, #4]
    error = Current_OK;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	2200      	movs	r2, #0
 8001114:	635a      	str	r2, [r3, #52]	@ 0x34

    VoltagemV = readAnalogValue();
 8001116:	f000 fd95 	bl	8001c44 <readAnalogValue>
 800111a:	eef0 7a40 	vmov.f32	s15, s0
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	edc3 7a04 	vstr	s15, [r3, #16]

    //printValue(VoltagemV);

    if(VoltagemV < 400){
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	edd3 7a04 	vldr	s15, [r3, #16]
 800112a:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 800116c <_ZN11Current_MOD5queryEiPc+0x68>
 800112e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001136:	d509      	bpl.n	800114c <_ZN11Current_MOD5queryEiPc+0x48>
    	flag_error_current = 1;
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	2201      	movs	r2, #1
 800113c:	621a      	str	r2, [r3, #32]
    	flag_current = 1;
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	2201      	movs	r2, #1
 8001142:	641a      	str	r2, [r3, #64]	@ 0x40
    	error = 1;
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	2201      	movs	r2, #1
 8001148:	635a      	str	r2, [r3, #52]	@ 0x34
 800114a:	e008      	b.n	800115e <_ZN11Current_MOD5queryEiPc+0x5a>
    }
    else{
    	flag_error_current = 0;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	2200      	movs	r2, #0
 8001150:	621a      	str	r2, [r3, #32]
    	flag_current = 0;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	2200      	movs	r2, #0
 8001156:	641a      	str	r2, [r3, #64]	@ 0x40
    	error = Current_OK;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2200      	movs	r2, #0
 800115c:	635a      	str	r2, [r3, #52]	@ 0x34
        time_lim_plotted += TIME_LIM_PLOT;

    }
*/
    //info(buffer);
    return error;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 8001162:	4618      	mov	r0, r3
 8001164:	3710      	adds	r7, #16
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	43c80000 	.word	0x43c80000

08001170 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001170:	b590      	push	{r4, r7, lr}
 8001172:	b085      	sub	sp, #20
 8001174:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001176:	f001 fb5d 	bl	8002834 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800117a:	f000 f89d 	bl	80012b8 <_Z18SystemClock_Configv>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800117e:	f000 f917 	bl	80013b0 <_Z24PeriphCommonClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001182:	f000 fbc1 	bl	8001908 <_ZL12MX_GPIO_Initv>
  MX_FDCAN2_Init();
 8001186:	f000 fad5 	bl	8001734 <_ZL14MX_FDCAN2_Initv>
  MX_FDCAN1_Init();
 800118a:	f000 fa49 	bl	8001620 <_ZL14MX_FDCAN1_Initv>
  MX_USART2_UART_Init();
 800118e:	f000 fb5b 	bl	8001848 <_ZL19MX_USART2_UART_Initv>
  MX_ADC1_Init();
 8001192:	f000 f941 	bl	8001418 <_ZL12MX_ADC1_Initv>
  MX_ADC3_Init();
 8001196:	f000 f9c9 	bl	800152c <_ZL12MX_ADC3_Initv>
  /* USER CODE BEGIN 2 */

  if (HAL_FDCAN_Start(&hfdcan1) == HAL_OK){
 800119a:	483d      	ldr	r0, [pc, #244]	@ (8001290 <main+0x120>)
 800119c:	f003 ff00 	bl	8004fa0 <HAL_FDCAN_Start>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	bf0c      	ite	eq
 80011a6:	2301      	moveq	r3, #1
 80011a8:	2300      	movne	r3, #0
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d002      	beq.n	80011b6 <main+0x46>
	  print((char*)"CAN_ACU iniciado");
 80011b0:	4838      	ldr	r0, [pc, #224]	@ (8001294 <main+0x124>)
 80011b2:	f000 fd01 	bl	8001bb8 <print>
  }
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) == HAL_OK)
 80011b6:	2200      	movs	r2, #0
 80011b8:	2101      	movs	r1, #1
 80011ba:	4835      	ldr	r0, [pc, #212]	@ (8001290 <main+0x120>)
 80011bc:	f004 f8e2 	bl	8005384 <HAL_FDCAN_ActivateNotification>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	bf0c      	ite	eq
 80011c6:	2301      	moveq	r3, #1
 80011c8:	2300      	movne	r3, #0
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d002      	beq.n	80011d6 <main+0x66>
  {
	  print((char*)"CAN_ACU notification");
 80011d0:	4831      	ldr	r0, [pc, #196]	@ (8001298 <main+0x128>)
 80011d2:	f000 fcf1 	bl	8001bb8 <print>
  }

  if (HAL_FDCAN_Start(&hfdcan2) == HAL_OK){
 80011d6:	4831      	ldr	r0, [pc, #196]	@ (800129c <main+0x12c>)
 80011d8:	f003 fee2 	bl	8004fa0 <HAL_FDCAN_Start>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	bf0c      	ite	eq
 80011e2:	2301      	moveq	r3, #1
 80011e4:	2300      	movne	r3, #0
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d002      	beq.n	80011f2 <main+0x82>
	  print((char*)"CAN_BMS iniciado");
 80011ec:	482c      	ldr	r0, [pc, #176]	@ (80012a0 <main+0x130>)
 80011ee:	f000 fce3 	bl	8001bb8 <print>
  }

  if(HAL_ADC_Start(&hadc3) == HAL_OK){
 80011f2:	482c      	ldr	r0, [pc, #176]	@ (80012a4 <main+0x134>)
 80011f4:	f002 f8a4 	bl	8003340 <HAL_ADC_Start>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	bf0c      	ite	eq
 80011fe:	2301      	moveq	r3, #1
 8001200:	2300      	movne	r3, #0
 8001202:	b2db      	uxtb	r3, r3
 8001204:	2b00      	cmp	r3, #0
 8001206:	d002      	beq.n	800120e <main+0x9e>
	  print((char*)"ADC iniciado");
 8001208:	4827      	ldr	r0, [pc, #156]	@ (80012a8 <main+0x138>)
 800120a:	f000 fcd5 	bl	8001bb8 <print>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  select_state();
 800120e:	f000 fd43 	bl	8001c98 <_Z12select_statev>
		  msg_acu.bus = 1;
		  msg_acu.time = HAL_GetTick();
		  parse_state(msg_acu);
	  }*/

	  if (HAL_FDCAN_GetRxMessage(&hfdcan2, FDCAN_RX_FIFO0, &RxHeader_bms, RxData) == HAL_OK) {
 8001212:	4b26      	ldr	r3, [pc, #152]	@ (80012ac <main+0x13c>)
 8001214:	4a26      	ldr	r2, [pc, #152]	@ (80012b0 <main+0x140>)
 8001216:	2140      	movs	r1, #64	@ 0x40
 8001218:	4820      	ldr	r0, [pc, #128]	@ (800129c <main+0x12c>)
 800121a:	f003 ff47 	bl	80050ac <HAL_FDCAN_GetRxMessage>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	bf0c      	ite	eq
 8001224:	2301      	moveq	r3, #1
 8001226:	2300      	movne	r3, #0
 8001228:	b2db      	uxtb	r3, r3
 800122a:	2b00      	cmp	r3, #0
 800122c:	d0ef      	beq.n	800120e <main+0x9e>

		  msg_bms.id = RxHeader_bms.Identifier;
 800122e:	4b20      	ldr	r3, [pc, #128]	@ (80012b0 <main+0x140>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4a20      	ldr	r2, [pc, #128]	@ (80012b4 <main+0x144>)
 8001234:	6013      	str	r3, [r2, #0]
		  msg_bms.len = RxHeader_bms.DataLength;
 8001236:	4b1e      	ldr	r3, [pc, #120]	@ (80012b0 <main+0x140>)
 8001238:	68db      	ldr	r3, [r3, #12]
 800123a:	b2da      	uxtb	r2, r3
 800123c:	4b1d      	ldr	r3, [pc, #116]	@ (80012b4 <main+0x144>)
 800123e:	711a      	strb	r2, [r3, #4]
		  for (int i = 0; i < 8; i++) {msg_bms.buf[i] = RxData[i];}
 8001240:	2300      	movs	r3, #0
 8001242:	607b      	str	r3, [r7, #4]
 8001244:	e00c      	b.n	8001260 <main+0xf0>
 8001246:	4a19      	ldr	r2, [pc, #100]	@ (80012ac <main+0x13c>)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	4413      	add	r3, r2
 800124c:	7819      	ldrb	r1, [r3, #0]
 800124e:	4a19      	ldr	r2, [pc, #100]	@ (80012b4 <main+0x144>)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	4413      	add	r3, r2
 8001254:	3305      	adds	r3, #5
 8001256:	460a      	mov	r2, r1
 8001258:	701a      	strb	r2, [r3, #0]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	3301      	adds	r3, #1
 800125e:	607b      	str	r3, [r7, #4]
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2b07      	cmp	r3, #7
 8001264:	ddef      	ble.n	8001246 <main+0xd6>
		  msg_bms.bus = 2;
 8001266:	4b13      	ldr	r3, [pc, #76]	@ (80012b4 <main+0x144>)
 8001268:	2202      	movs	r2, #2
 800126a:	611a      	str	r2, [r3, #16]
		  msg_bms.time = HAL_GetTick();
 800126c:	f001 fb68 	bl	8002940 <HAL_GetTick>
 8001270:	4603      	mov	r3, r0
 8001272:	4a10      	ldr	r2, [pc, #64]	@ (80012b4 <main+0x144>)
 8001274:	6153      	str	r3, [r2, #20]

		  parse_state(msg_bms);
 8001276:	4b0f      	ldr	r3, [pc, #60]	@ (80012b4 <main+0x144>)
 8001278:	466c      	mov	r4, sp
 800127a:	f103 0210 	add.w	r2, r3, #16
 800127e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001282:	e884 0003 	stmia.w	r4, {r0, r1}
 8001286:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001288:	f000 fefe 	bl	8002088 <_Z11parse_state6CANMsg>
	  }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 800128c:	e7bf      	b.n	800120e <main+0x9e>
 800128e:	bf00      	nop
 8001290:	24000164 	.word	0x24000164
 8001294:	0800b9c8 	.word	0x0800b9c8
 8001298:	0800b9dc 	.word	0x0800b9dc
 800129c:	24000204 	.word	0x24000204
 80012a0:	0800b9f4 	.word	0x0800b9f4
 80012a4:	240000f4 	.word	0x240000f4
 80012a8:	0800ba08 	.word	0x0800ba08
 80012ac:	240003d0 	.word	0x240003d0
 80012b0:	240003a8 	.word	0x240003a8
 80012b4:	2400043c 	.word	0x2400043c

080012b8 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b09c      	sub	sp, #112	@ 0x70
 80012bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012c2:	224c      	movs	r2, #76	@ 0x4c
 80012c4:	2100      	movs	r1, #0
 80012c6:	4618      	mov	r0, r3
 80012c8:	f009 fdea 	bl	800aea0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012cc:	1d3b      	adds	r3, r7, #4
 80012ce:	2220      	movs	r2, #32
 80012d0:	2100      	movs	r1, #0
 80012d2:	4618      	mov	r0, r3
 80012d4:	f009 fde4 	bl	800aea0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80012d8:	2002      	movs	r0, #2
 80012da:	f004 ffb5 	bl	8006248 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80012de:	2300      	movs	r3, #0
 80012e0:	603b      	str	r3, [r7, #0]
 80012e2:	4b32      	ldr	r3, [pc, #200]	@ (80013ac <_Z18SystemClock_Configv+0xf4>)
 80012e4:	699b      	ldr	r3, [r3, #24]
 80012e6:	4a31      	ldr	r2, [pc, #196]	@ (80013ac <_Z18SystemClock_Configv+0xf4>)
 80012e8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80012ec:	6193      	str	r3, [r2, #24]
 80012ee:	4b2f      	ldr	r3, [pc, #188]	@ (80013ac <_Z18SystemClock_Configv+0xf4>)
 80012f0:	699b      	ldr	r3, [r3, #24]
 80012f2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80012f6:	603b      	str	r3, [r7, #0]
 80012f8:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80012fa:	bf00      	nop
 80012fc:	4b2b      	ldr	r3, [pc, #172]	@ (80013ac <_Z18SystemClock_Configv+0xf4>)
 80012fe:	699b      	ldr	r3, [r3, #24]
 8001300:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001304:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001308:	bf14      	ite	ne
 800130a:	2301      	movne	r3, #1
 800130c:	2300      	moveq	r3, #0
 800130e:	b2db      	uxtb	r3, r3
 8001310:	2b00      	cmp	r3, #0
 8001312:	d1f3      	bne.n	80012fc <_Z18SystemClock_Configv+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001314:	2301      	movs	r3, #1
 8001316:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001318:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800131c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800131e:	2302      	movs	r3, #2
 8001320:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001322:	2302      	movs	r3, #2
 8001324:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8001326:	2302      	movs	r3, #2
 8001328:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 44;
 800132a:	232c      	movs	r3, #44	@ 0x2c
 800132c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 800132e:	2301      	movs	r3, #1
 8001330:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001332:	2304      	movs	r3, #4
 8001334:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001336:	2302      	movs	r3, #2
 8001338:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800133a:	230c      	movs	r3, #12
 800133c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800133e:	2300      	movs	r3, #0
 8001340:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001346:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800134a:	4618      	mov	r0, r3
 800134c:	f004 ffb6 	bl	80062bc <HAL_RCC_OscConfig>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	bf14      	ite	ne
 8001356:	2301      	movne	r3, #1
 8001358:	2300      	moveq	r3, #0
 800135a:	b2db      	uxtb	r3, r3
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <_Z18SystemClock_Configv+0xac>
  {
    Error_Handler();
 8001360:	f000 fc92 	bl	8001c88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001364:	233f      	movs	r3, #63	@ 0x3f
 8001366:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001368:	2303      	movs	r3, #3
 800136a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800136c:	2300      	movs	r3, #0
 800136e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001370:	2308      	movs	r3, #8
 8001372:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001374:	2340      	movs	r3, #64	@ 0x40
 8001376:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001378:	2340      	movs	r3, #64	@ 0x40
 800137a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800137c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001380:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001382:	2340      	movs	r3, #64	@ 0x40
 8001384:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001386:	1d3b      	adds	r3, r7, #4
 8001388:	2103      	movs	r1, #3
 800138a:	4618      	mov	r0, r3
 800138c:	f005 fb70 	bl	8006a70 <HAL_RCC_ClockConfig>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	bf14      	ite	ne
 8001396:	2301      	movne	r3, #1
 8001398:	2300      	moveq	r3, #0
 800139a:	b2db      	uxtb	r3, r3
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <_Z18SystemClock_Configv+0xec>
  {
    Error_Handler();
 80013a0:	f000 fc72 	bl	8001c88 <Error_Handler>
  }
}
 80013a4:	bf00      	nop
 80013a6:	3770      	adds	r7, #112	@ 0x70
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	58024800 	.word	0x58024800

080013b0 <_Z24PeriphCommonClock_Configv>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b0ae      	sub	sp, #184	@ 0xb8
 80013b4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013b6:	463b      	mov	r3, r7
 80013b8:	22b8      	movs	r2, #184	@ 0xb8
 80013ba:	2100      	movs	r1, #0
 80013bc:	4618      	mov	r0, r3
 80013be:	f009 fd6f 	bl	800aea0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80013c2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80013c6:	f04f 0300 	mov.w	r3, #0
 80013ca:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 80013ce:	2302      	movs	r3, #2
 80013d0:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 16;
 80013d2:	2310      	movs	r3, #16
 80013d4:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 80013d6:	2302      	movs	r3, #2
 80013d8:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80013da:	2302      	movs	r3, #2
 80013dc:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 80013de:	2302      	movs	r3, #2
 80013e0:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80013e2:	23c0      	movs	r3, #192	@ 0xc0
 80013e4:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80013e6:	2300      	movs	r3, #0
 80013e8:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80013ee:	2300      	movs	r3, #0
 80013f0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013f4:	463b      	mov	r3, r7
 80013f6:	4618      	mov	r0, r3
 80013f8:	f005 fec6 	bl	8007188 <HAL_RCCEx_PeriphCLKConfig>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	bf14      	ite	ne
 8001402:	2301      	movne	r3, #1
 8001404:	2300      	moveq	r3, #0
 8001406:	b2db      	uxtb	r3, r3
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <_Z24PeriphCommonClock_Configv+0x60>
  {
    Error_Handler();
 800140c:	f000 fc3c 	bl	8001c88 <Error_Handler>
  }
}
 8001410:	bf00      	nop
 8001412:	37b8      	adds	r7, #184	@ 0xb8
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}

08001418 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b08c      	sub	sp, #48	@ 0x30
 800141c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800141e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]
 8001426:	605a      	str	r2, [r3, #4]
 8001428:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800142a:	463b      	mov	r3, r7
 800142c:	2224      	movs	r2, #36	@ 0x24
 800142e:	2100      	movs	r1, #0
 8001430:	4618      	mov	r0, r3
 8001432:	f009 fd35 	bl	800aea0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001436:	4b3a      	ldr	r3, [pc, #232]	@ (8001520 <_ZL12MX_ADC1_Initv+0x108>)
 8001438:	4a3a      	ldr	r2, [pc, #232]	@ (8001524 <_ZL12MX_ADC1_Initv+0x10c>)
 800143a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800143c:	4b38      	ldr	r3, [pc, #224]	@ (8001520 <_ZL12MX_ADC1_Initv+0x108>)
 800143e:	2200      	movs	r2, #0
 8001440:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001442:	4b37      	ldr	r3, [pc, #220]	@ (8001520 <_ZL12MX_ADC1_Initv+0x108>)
 8001444:	2208      	movs	r2, #8
 8001446:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001448:	4b35      	ldr	r3, [pc, #212]	@ (8001520 <_ZL12MX_ADC1_Initv+0x108>)
 800144a:	2200      	movs	r2, #0
 800144c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800144e:	4b34      	ldr	r3, [pc, #208]	@ (8001520 <_ZL12MX_ADC1_Initv+0x108>)
 8001450:	2204      	movs	r2, #4
 8001452:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001454:	4b32      	ldr	r3, [pc, #200]	@ (8001520 <_ZL12MX_ADC1_Initv+0x108>)
 8001456:	2200      	movs	r2, #0
 8001458:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800145a:	4b31      	ldr	r3, [pc, #196]	@ (8001520 <_ZL12MX_ADC1_Initv+0x108>)
 800145c:	2200      	movs	r2, #0
 800145e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001460:	4b2f      	ldr	r3, [pc, #188]	@ (8001520 <_ZL12MX_ADC1_Initv+0x108>)
 8001462:	2201      	movs	r2, #1
 8001464:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001466:	4b2e      	ldr	r3, [pc, #184]	@ (8001520 <_ZL12MX_ADC1_Initv+0x108>)
 8001468:	2200      	movs	r2, #0
 800146a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800146e:	4b2c      	ldr	r3, [pc, #176]	@ (8001520 <_ZL12MX_ADC1_Initv+0x108>)
 8001470:	2200      	movs	r2, #0
 8001472:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001474:	4b2a      	ldr	r3, [pc, #168]	@ (8001520 <_ZL12MX_ADC1_Initv+0x108>)
 8001476:	2200      	movs	r2, #0
 8001478:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800147a:	4b29      	ldr	r3, [pc, #164]	@ (8001520 <_ZL12MX_ADC1_Initv+0x108>)
 800147c:	2200      	movs	r2, #0
 800147e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001480:	4b27      	ldr	r3, [pc, #156]	@ (8001520 <_ZL12MX_ADC1_Initv+0x108>)
 8001482:	2200      	movs	r2, #0
 8001484:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001486:	4b26      	ldr	r3, [pc, #152]	@ (8001520 <_ZL12MX_ADC1_Initv+0x108>)
 8001488:	2200      	movs	r2, #0
 800148a:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 800148c:	4b24      	ldr	r3, [pc, #144]	@ (8001520 <_ZL12MX_ADC1_Initv+0x108>)
 800148e:	2200      	movs	r2, #0
 8001490:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 8001494:	4b22      	ldr	r3, [pc, #136]	@ (8001520 <_ZL12MX_ADC1_Initv+0x108>)
 8001496:	2201      	movs	r2, #1
 8001498:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800149a:	4821      	ldr	r0, [pc, #132]	@ (8001520 <_ZL12MX_ADC1_Initv+0x108>)
 800149c:	f001 fd48 	bl	8002f30 <HAL_ADC_Init>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	bf14      	ite	ne
 80014a6:	2301      	movne	r3, #1
 80014a8:	2300      	moveq	r3, #0
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <_ZL12MX_ADC1_Initv+0x9c>
  {
    Error_Handler();
 80014b0:	f000 fbea 	bl	8001c88 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80014b4:	2300      	movs	r3, #0
 80014b6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80014b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014bc:	4619      	mov	r1, r3
 80014be:	4818      	ldr	r0, [pc, #96]	@ (8001520 <_ZL12MX_ADC1_Initv+0x108>)
 80014c0:	f003 f928 	bl	8004714 <HAL_ADCEx_MultiModeConfigChannel>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	bf14      	ite	ne
 80014ca:	2301      	movne	r3, #1
 80014cc:	2300      	moveq	r3, #0
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <_ZL12MX_ADC1_Initv+0xc0>
  {
    Error_Handler();
 80014d4:	f000 fbd8 	bl	8001c88 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80014d8:	4b13      	ldr	r3, [pc, #76]	@ (8001528 <_ZL12MX_ADC1_Initv+0x110>)
 80014da:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014dc:	2306      	movs	r3, #6
 80014de:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80014e0:	2300      	movs	r3, #0
 80014e2:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80014e4:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80014e8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80014ea:	2304      	movs	r3, #4
 80014ec:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80014ee:	2300      	movs	r3, #0
 80014f0:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80014f2:	2300      	movs	r3, #0
 80014f4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014f8:	463b      	mov	r3, r7
 80014fa:	4619      	mov	r1, r3
 80014fc:	4808      	ldr	r0, [pc, #32]	@ (8001520 <_ZL12MX_ADC1_Initv+0x108>)
 80014fe:	f002 f91f 	bl	8003740 <HAL_ADC_ConfigChannel>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	bf14      	ite	ne
 8001508:	2301      	movne	r3, #1
 800150a:	2300      	moveq	r3, #0
 800150c:	b2db      	uxtb	r3, r3
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <_ZL12MX_ADC1_Initv+0xfe>
  {
    Error_Handler();
 8001512:	f000 fbb9 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001516:	bf00      	nop
 8001518:	3730      	adds	r7, #48	@ 0x30
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	24000084 	.word	0x24000084
 8001524:	40022000 	.word	0x40022000
 8001528:	08600004 	.word	0x08600004

0800152c <_ZL12MX_ADC3_Initv>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b08a      	sub	sp, #40	@ 0x28
 8001530:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001532:	1d3b      	adds	r3, r7, #4
 8001534:	2224      	movs	r2, #36	@ 0x24
 8001536:	2100      	movs	r1, #0
 8001538:	4618      	mov	r0, r3
 800153a:	f009 fcb1 	bl	800aea0 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800153e:	4b35      	ldr	r3, [pc, #212]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 8001540:	4a35      	ldr	r2, [pc, #212]	@ (8001618 <_ZL12MX_ADC3_Initv+0xec>)
 8001542:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001544:	4b33      	ldr	r3, [pc, #204]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 8001546:	2200      	movs	r2, #0
 8001548:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_10B;
 800154a:	4b32      	ldr	r3, [pc, #200]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 800154c:	220c      	movs	r2, #12
 800154e:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 8001550:	4b30      	ldr	r3, [pc, #192]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 8001552:	2200      	movs	r2, #0
 8001554:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001556:	4b2f      	ldr	r3, [pc, #188]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 8001558:	2200      	movs	r2, #0
 800155a:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800155c:	4b2d      	ldr	r3, [pc, #180]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 800155e:	2204      	movs	r2, #4
 8001560:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001562:	4b2c      	ldr	r3, [pc, #176]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 8001564:	2200      	movs	r2, #0
 8001566:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001568:	4b2a      	ldr	r3, [pc, #168]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 800156a:	2200      	movs	r2, #0
 800156c:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 800156e:	4b29      	ldr	r3, [pc, #164]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 8001570:	2201      	movs	r2, #1
 8001572:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001574:	4b27      	ldr	r3, [pc, #156]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 8001576:	2200      	movs	r2, #0
 8001578:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800157c:	4b25      	ldr	r3, [pc, #148]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 800157e:	2200      	movs	r2, #0
 8001580:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001582:	4b24      	ldr	r3, [pc, #144]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 8001584:	2200      	movs	r2, #0
 8001586:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001588:	4b22      	ldr	r3, [pc, #136]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 800158a:	2200      	movs	r2, #0
 800158c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8001590:	4b20      	ldr	r3, [pc, #128]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 8001592:	2200      	movs	r2, #0
 8001594:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001596:	4b1f      	ldr	r3, [pc, #124]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 8001598:	2200      	movs	r2, #0
 800159a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800159c:	4b1d      	ldr	r3, [pc, #116]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 800159e:	2200      	movs	r2, #0
 80015a0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80015a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 80015a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc3.Init.Oversampling.Ratio = ADC3_OVERSAMPLING_RATIO_2;
 80015b0:	4b18      	ldr	r3, [pc, #96]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80015b6:	4817      	ldr	r0, [pc, #92]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 80015b8:	f001 fcba 	bl	8002f30 <HAL_ADC_Init>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	bf14      	ite	ne
 80015c2:	2301      	movne	r3, #1
 80015c4:	2300      	moveq	r3, #0
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <_ZL12MX_ADC3_Initv+0xa4>
  {
    Error_Handler();
 80015cc:	f000 fb5c 	bl	8001c88 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80015d0:	4b12      	ldr	r3, [pc, #72]	@ (800161c <_ZL12MX_ADC3_Initv+0xf0>)
 80015d2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015d4:	2306      	movs	r3, #6
 80015d6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_2CYCLES_5;
 80015d8:	2300      	movs	r3, #0
 80015da:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80015dc:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80015e0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80015e2:	2304      	movs	r3, #4
 80015e4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 80015ea:	2300      	movs	r3, #0
 80015ec:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80015ee:	1d3b      	adds	r3, r7, #4
 80015f0:	4619      	mov	r1, r3
 80015f2:	4808      	ldr	r0, [pc, #32]	@ (8001614 <_ZL12MX_ADC3_Initv+0xe8>)
 80015f4:	f002 f8a4 	bl	8003740 <HAL_ADC_ConfigChannel>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	bf14      	ite	ne
 80015fe:	2301      	movne	r3, #1
 8001600:	2300      	moveq	r3, #0
 8001602:	b2db      	uxtb	r3, r3
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <_ZL12MX_ADC3_Initv+0xe0>
  {
    Error_Handler();
 8001608:	f000 fb3e 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800160c:	bf00      	nop
 800160e:	3728      	adds	r7, #40	@ 0x28
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	240000f4 	.word	0x240000f4
 8001618:	58026000 	.word	0x58026000
 800161c:	1d500080 	.word	0x1d500080

08001620 <_ZL14MX_FDCAN1_Initv>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b088      	sub	sp, #32
 8001624:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001626:	4b41      	ldr	r3, [pc, #260]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001628:	4a41      	ldr	r2, [pc, #260]	@ (8001730 <_ZL14MX_FDCAN1_Initv+0x110>)
 800162a:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 800162c:	4b3f      	ldr	r3, [pc, #252]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 800162e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001632:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001634:	4b3d      	ldr	r3, [pc, #244]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001636:	2200      	movs	r2, #0
 8001638:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800163a:	4b3c      	ldr	r3, [pc, #240]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 800163c:	2200      	movs	r2, #0
 800163e:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001640:	4b3a      	ldr	r3, [pc, #232]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001642:	2200      	movs	r2, #0
 8001644:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001646:	4b39      	ldr	r3, [pc, #228]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001648:	2200      	movs	r2, #0
 800164a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 6;
 800164c:	4b37      	ldr	r3, [pc, #220]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 800164e:	2206      	movs	r2, #6
 8001650:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001652:	4b36      	ldr	r3, [pc, #216]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001654:	2201      	movs	r2, #1
 8001656:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 10;
 8001658:	4b34      	ldr	r3, [pc, #208]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 800165a:	220a      	movs	r2, #10
 800165c:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 5;
 800165e:	4b33      	ldr	r3, [pc, #204]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001660:	2205      	movs	r2, #5
 8001662:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8001664:	4b31      	ldr	r3, [pc, #196]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001666:	2201      	movs	r2, #1
 8001668:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800166a:	4b30      	ldr	r3, [pc, #192]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 800166c:	2201      	movs	r2, #1
 800166e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001670:	4b2e      	ldr	r3, [pc, #184]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001672:	2201      	movs	r2, #1
 8001674:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8001676:	4b2d      	ldr	r3, [pc, #180]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001678:	2201      	movs	r2, #1
 800167a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 800167c:	4b2b      	ldr	r3, [pc, #172]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 800167e:	2200      	movs	r2, #0
 8001680:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8001682:	4b2a      	ldr	r3, [pc, #168]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001684:	2200      	movs	r2, #0
 8001686:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 5;
 8001688:	4b28      	ldr	r3, [pc, #160]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 800168a:	2205      	movs	r2, #5
 800168c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 32;
 800168e:	4b27      	ldr	r3, [pc, #156]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001690:	2220      	movs	r2, #32
 8001692:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001694:	4b25      	ldr	r3, [pc, #148]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 8001696:	2204      	movs	r2, #4
 8001698:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 32;
 800169a:	4b24      	ldr	r3, [pc, #144]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 800169c:	2220      	movs	r2, #32
 800169e:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80016a0:	4b22      	ldr	r3, [pc, #136]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 80016a2:	2204      	movs	r2, #4
 80016a4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 1;
 80016a6:	4b21      	ldr	r3, [pc, #132]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 80016a8:	2201      	movs	r2, #1
 80016aa:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80016ac:	4b1f      	ldr	r3, [pc, #124]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 80016ae:	2204      	movs	r2, #4
 80016b0:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 1;
 80016b2:	4b1e      	ldr	r3, [pc, #120]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 80016b4:	2201      	movs	r2, #1
 80016b6:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 32;
 80016b8:	4b1c      	ldr	r3, [pc, #112]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 80016ba:	2220      	movs	r2, #32
 80016bc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 32;
 80016be:	4b1b      	ldr	r3, [pc, #108]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 80016c0:	2220      	movs	r2, #32
 80016c2:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80016c4:	4b19      	ldr	r3, [pc, #100]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80016ca:	4b18      	ldr	r3, [pc, #96]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 80016cc:	2204      	movs	r2, #4
 80016ce:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80016d0:	4816      	ldr	r0, [pc, #88]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 80016d2:	f003 fa11 	bl	8004af8 <HAL_FDCAN_Init>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	bf14      	ite	ne
 80016dc:	2301      	movne	r3, #1
 80016de:	2300      	moveq	r3, #0
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <_ZL14MX_FDCAN1_Initv+0xca>
  {
    Error_Handler();
 80016e6:	f000 facf 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  FDCAN_FilterTypeDef sFilterConfig;
  sFilterConfig.IdType = FDCAN_EXTENDED_ID;
 80016ea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80016ee:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex = 0;
 80016f0:	2300      	movs	r3, #0
 80016f2:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80016f4:	2302      	movs	r3, #2
 80016f6:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80016f8:	2301      	movs	r3, #1
 80016fa:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 = 0x0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2 = 0x0;
 8001700:	2300      	movs	r3, #0
 8001702:	617b      	str	r3, [r7, #20]
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8001704:	463b      	mov	r3, r7
 8001706:	4619      	mov	r1, r3
 8001708:	4808      	ldr	r0, [pc, #32]	@ (800172c <_ZL14MX_FDCAN1_Initv+0x10c>)
 800170a:	f003 fbd3 	bl	8004eb4 <HAL_FDCAN_ConfigFilter>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	bf14      	ite	ne
 8001714:	2301      	movne	r3, #1
 8001716:	2300      	moveq	r3, #0
 8001718:	b2db      	uxtb	r3, r3
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <_ZL14MX_FDCAN1_Initv+0x102>
  {
    Error_Handler();
 800171e:	f000 fab3 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE END FDCAN1_Init 2 */

}
 8001722:	bf00      	nop
 8001724:	3720      	adds	r7, #32
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	24000164 	.word	0x24000164
 8001730:	4000a000 	.word	0x4000a000

08001734 <_ZL14MX_FDCAN2_Initv>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b088      	sub	sp, #32
 8001738:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 800173a:	4b41      	ldr	r3, [pc, #260]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 800173c:	4a41      	ldr	r2, [pc, #260]	@ (8001844 <_ZL14MX_FDCAN2_Initv+0x110>)
 800173e:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 8001740:	4b3f      	ldr	r3, [pc, #252]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001742:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001746:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8001748:	4b3d      	ldr	r3, [pc, #244]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 800174a:	2200      	movs	r2, #0
 800174c:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 800174e:	4b3c      	ldr	r3, [pc, #240]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001750:	2200      	movs	r2, #0
 8001752:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8001754:	4b3a      	ldr	r3, [pc, #232]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001756:	2200      	movs	r2, #0
 8001758:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 800175a:	4b39      	ldr	r3, [pc, #228]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 800175c:	2200      	movs	r2, #0
 800175e:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 6;
 8001760:	4b37      	ldr	r3, [pc, #220]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001762:	2206      	movs	r2, #6
 8001764:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8001766:	4b36      	ldr	r3, [pc, #216]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001768:	2201      	movs	r2, #1
 800176a:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 10;
 800176c:	4b34      	ldr	r3, [pc, #208]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 800176e:	220a      	movs	r2, #10
 8001770:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 5;
 8001772:	4b33      	ldr	r3, [pc, #204]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001774:	2205      	movs	r2, #5
 8001776:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8001778:	4b31      	ldr	r3, [pc, #196]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 800177a:	2201      	movs	r2, #1
 800177c:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 800177e:	4b30      	ldr	r3, [pc, #192]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001780:	2201      	movs	r2, #1
 8001782:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8001784:	4b2e      	ldr	r3, [pc, #184]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001786:	2201      	movs	r2, #1
 8001788:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 800178a:	4b2d      	ldr	r3, [pc, #180]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 800178c:	2201      	movs	r2, #1
 800178e:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8001790:	4b2b      	ldr	r3, [pc, #172]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001792:	2200      	movs	r2, #0
 8001794:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 8001796:	4b2a      	ldr	r3, [pc, #168]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 8001798:	2200      	movs	r2, #0
 800179a:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 5;
 800179c:	4b28      	ldr	r3, [pc, #160]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 800179e:	2205      	movs	r2, #5
 80017a0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 32;
 80017a2:	4b27      	ldr	r3, [pc, #156]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 80017a4:	2220      	movs	r2, #32
 80017a6:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80017a8:	4b25      	ldr	r3, [pc, #148]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 80017aa:	2204      	movs	r2, #4
 80017ac:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 32;
 80017ae:	4b24      	ldr	r3, [pc, #144]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 80017b0:	2220      	movs	r2, #32
 80017b2:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80017b4:	4b22      	ldr	r3, [pc, #136]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 80017b6:	2204      	movs	r2, #4
 80017b8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 1;
 80017ba:	4b21      	ldr	r3, [pc, #132]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 80017bc:	2201      	movs	r2, #1
 80017be:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80017c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 80017c2:	2204      	movs	r2, #4
 80017c4:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 1;
 80017c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 80017c8:	2201      	movs	r2, #1
 80017ca:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 32;
 80017cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 80017ce:	2220      	movs	r2, #32
 80017d0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 32;
 80017d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 80017d4:	2220      	movs	r2, #32
 80017d6:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80017d8:	4b19      	ldr	r3, [pc, #100]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 80017da:	2200      	movs	r2, #0
 80017dc:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80017de:	4b18      	ldr	r3, [pc, #96]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 80017e0:	2204      	movs	r2, #4
 80017e2:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 80017e4:	4816      	ldr	r0, [pc, #88]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 80017e6:	f003 f987 	bl	8004af8 <HAL_FDCAN_Init>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	bf14      	ite	ne
 80017f0:	2301      	movne	r3, #1
 80017f2:	2300      	moveq	r3, #0
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <_ZL14MX_FDCAN2_Initv+0xca>
  {
    Error_Handler();
 80017fa:	f000 fa45 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */
  FDCAN_FilterTypeDef sFilterConfig;
  sFilterConfig.IdType = FDCAN_EXTENDED_ID;
 80017fe:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001802:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex = 0;
 8001804:	2300      	movs	r3, #0
 8001806:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8001808:	2302      	movs	r3, #2
 800180a:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800180c:	2301      	movs	r3, #1
 800180e:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 = 0x10;
 8001810:	2310      	movs	r3, #16
 8001812:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2 = 0x10;
 8001814:	2310      	movs	r3, #16
 8001816:	617b      	str	r3, [r7, #20]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK)
 8001818:	463b      	mov	r3, r7
 800181a:	4619      	mov	r1, r3
 800181c:	4808      	ldr	r0, [pc, #32]	@ (8001840 <_ZL14MX_FDCAN2_Initv+0x10c>)
 800181e:	f003 fb49 	bl	8004eb4 <HAL_FDCAN_ConfigFilter>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	bf14      	ite	ne
 8001828:	2301      	movne	r3, #1
 800182a:	2300      	moveq	r3, #0
 800182c:	b2db      	uxtb	r3, r3
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <_ZL14MX_FDCAN2_Initv+0x102>
  {
    Error_Handler();
 8001832:	f000 fa29 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE END FDCAN2_Init 2 */

}
 8001836:	bf00      	nop
 8001838:	3720      	adds	r7, #32
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	24000204 	.word	0x24000204
 8001844:	4000a400 	.word	0x4000a400

08001848 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800184c:	4b2c      	ldr	r3, [pc, #176]	@ (8001900 <_ZL19MX_USART2_UART_Initv+0xb8>)
 800184e:	4a2d      	ldr	r2, [pc, #180]	@ (8001904 <_ZL19MX_USART2_UART_Initv+0xbc>)
 8001850:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001852:	4b2b      	ldr	r3, [pc, #172]	@ (8001900 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001854:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001858:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800185a:	4b29      	ldr	r3, [pc, #164]	@ (8001900 <_ZL19MX_USART2_UART_Initv+0xb8>)
 800185c:	2200      	movs	r2, #0
 800185e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001860:	4b27      	ldr	r3, [pc, #156]	@ (8001900 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001862:	2200      	movs	r2, #0
 8001864:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001866:	4b26      	ldr	r3, [pc, #152]	@ (8001900 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001868:	2200      	movs	r2, #0
 800186a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800186c:	4b24      	ldr	r3, [pc, #144]	@ (8001900 <_ZL19MX_USART2_UART_Initv+0xb8>)
 800186e:	220c      	movs	r2, #12
 8001870:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001872:	4b23      	ldr	r3, [pc, #140]	@ (8001900 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001874:	2200      	movs	r2, #0
 8001876:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001878:	4b21      	ldr	r3, [pc, #132]	@ (8001900 <_ZL19MX_USART2_UART_Initv+0xb8>)
 800187a:	2200      	movs	r2, #0
 800187c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800187e:	4b20      	ldr	r3, [pc, #128]	@ (8001900 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001880:	2200      	movs	r2, #0
 8001882:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001884:	4b1e      	ldr	r3, [pc, #120]	@ (8001900 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001886:	2200      	movs	r2, #0
 8001888:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800188a:	4b1d      	ldr	r3, [pc, #116]	@ (8001900 <_ZL19MX_USART2_UART_Initv+0xb8>)
 800188c:	2200      	movs	r2, #0
 800188e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001890:	481b      	ldr	r0, [pc, #108]	@ (8001900 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001892:	f008 f85f 	bl	8009954 <HAL_UART_Init>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	bf14      	ite	ne
 800189c:	2301      	movne	r3, #1
 800189e:	2300      	moveq	r3, #0
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <_ZL19MX_USART2_UART_Initv+0x62>
  {
    Error_Handler();
 80018a6:	f000 f9ef 	bl	8001c88 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018aa:	2100      	movs	r1, #0
 80018ac:	4814      	ldr	r0, [pc, #80]	@ (8001900 <_ZL19MX_USART2_UART_Initv+0xb8>)
 80018ae:	f009 fa0a 	bl	800acc6 <HAL_UARTEx_SetTxFifoThreshold>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	bf14      	ite	ne
 80018b8:	2301      	movne	r3, #1
 80018ba:	2300      	moveq	r3, #0
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <_ZL19MX_USART2_UART_Initv+0x7e>
  {
    Error_Handler();
 80018c2:	f000 f9e1 	bl	8001c88 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018c6:	2100      	movs	r1, #0
 80018c8:	480d      	ldr	r0, [pc, #52]	@ (8001900 <_ZL19MX_USART2_UART_Initv+0xb8>)
 80018ca:	f009 fa3a 	bl	800ad42 <HAL_UARTEx_SetRxFifoThreshold>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	bf14      	ite	ne
 80018d4:	2301      	movne	r3, #1
 80018d6:	2300      	moveq	r3, #0
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <_ZL19MX_USART2_UART_Initv+0x9a>
  {
    Error_Handler();
 80018de:	f000 f9d3 	bl	8001c88 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80018e2:	4807      	ldr	r0, [pc, #28]	@ (8001900 <_ZL19MX_USART2_UART_Initv+0xb8>)
 80018e4:	f009 f9b6 	bl	800ac54 <HAL_UARTEx_DisableFifoMode>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	bf14      	ite	ne
 80018ee:	2301      	movne	r3, #1
 80018f0:	2300      	moveq	r3, #0
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <_ZL19MX_USART2_UART_Initv+0xb4>
  {
    Error_Handler();
 80018f8:	f000 f9c6 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018fc:	bf00      	nop
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	240002a4 	.word	0x240002a4
 8001904:	40004400 	.word	0x40004400

08001908 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b08c      	sub	sp, #48	@ 0x30
 800190c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190e:	f107 031c 	add.w	r3, r7, #28
 8001912:	2200      	movs	r2, #0
 8001914:	601a      	str	r2, [r3, #0]
 8001916:	605a      	str	r2, [r3, #4]
 8001918:	609a      	str	r2, [r3, #8]
 800191a:	60da      	str	r2, [r3, #12]
 800191c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800191e:	4b50      	ldr	r3, [pc, #320]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 8001920:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001924:	4a4e      	ldr	r2, [pc, #312]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 8001926:	f043 0320 	orr.w	r3, r3, #32
 800192a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800192e:	4b4c      	ldr	r3, [pc, #304]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 8001930:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001934:	f003 0320 	and.w	r3, r3, #32
 8001938:	61bb      	str	r3, [r7, #24]
 800193a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800193c:	4b48      	ldr	r3, [pc, #288]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 800193e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001942:	4a47      	ldr	r2, [pc, #284]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 8001944:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001948:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800194c:	4b44      	ldr	r3, [pc, #272]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 800194e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001952:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001956:	617b      	str	r3, [r7, #20]
 8001958:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800195a:	4b41      	ldr	r3, [pc, #260]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 800195c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001960:	4a3f      	ldr	r2, [pc, #252]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 8001962:	f043 0301 	orr.w	r3, r3, #1
 8001966:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800196a:	4b3d      	ldr	r3, [pc, #244]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 800196c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001970:	f003 0301 	and.w	r3, r3, #1
 8001974:	613b      	str	r3, [r7, #16]
 8001976:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001978:	4b39      	ldr	r3, [pc, #228]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 800197a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800197e:	4a38      	ldr	r2, [pc, #224]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 8001980:	f043 0310 	orr.w	r3, r3, #16
 8001984:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001988:	4b35      	ldr	r3, [pc, #212]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 800198a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800198e:	f003 0310 	and.w	r3, r3, #16
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001996:	4b32      	ldr	r3, [pc, #200]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 8001998:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800199c:	4a30      	ldr	r2, [pc, #192]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 800199e:	f043 0302 	orr.w	r3, r3, #2
 80019a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019a6:	4b2e      	ldr	r3, [pc, #184]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 80019a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019ac:	f003 0302 	and.w	r3, r3, #2
 80019b0:	60bb      	str	r3, [r7, #8]
 80019b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80019b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 80019b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019ba:	4a29      	ldr	r2, [pc, #164]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 80019bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80019c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019c4:	4b26      	ldr	r3, [pc, #152]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 80019c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019ce:	607b      	str	r3, [r7, #4]
 80019d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019d2:	4b23      	ldr	r3, [pc, #140]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 80019d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019d8:	4a21      	ldr	r2, [pc, #132]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 80019da:	f043 0308 	orr.w	r3, r3, #8
 80019de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001a60 <_ZL12MX_GPIO_Initv+0x158>)
 80019e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019e8:	f003 0308 	and.w	r3, r3, #8
 80019ec:	603b      	str	r3, [r7, #0]
 80019ee:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AMS_OK_GPIO_Port, AMS_OK_Pin, GPIO_PIN_RESET);
 80019f0:	2200      	movs	r2, #0
 80019f2:	2180      	movs	r1, #128	@ 0x80
 80019f4:	481b      	ldr	r0, [pc, #108]	@ (8001a64 <_ZL12MX_GPIO_Initv+0x15c>)
 80019f6:	f004 fc0d 	bl	8006214 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RELAY_AIR_N_Pin|RELAY_AIR_P_Pin|RELAY_PRECHARGE_Pin, GPIO_PIN_RESET);
 80019fa:	2200      	movs	r2, #0
 80019fc:	2138      	movs	r1, #56	@ 0x38
 80019fe:	481a      	ldr	r0, [pc, #104]	@ (8001a68 <_ZL12MX_GPIO_Initv+0x160>)
 8001a00:	f004 fc08 	bl	8006214 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DIGITAL1_Pin */
  GPIO_InitStruct.Pin = DIGITAL1_Pin;
 8001a04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DIGITAL1_GPIO_Port, &GPIO_InitStruct);
 8001a12:	f107 031c 	add.w	r3, r7, #28
 8001a16:	4619      	mov	r1, r3
 8001a18:	4814      	ldr	r0, [pc, #80]	@ (8001a6c <_ZL12MX_GPIO_Initv+0x164>)
 8001a1a:	f004 fa3b 	bl	8005e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : AMS_OK_Pin */
  GPIO_InitStruct.Pin = AMS_OK_Pin;
 8001a1e:	2380      	movs	r3, #128	@ 0x80
 8001a20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a22:	2301      	movs	r3, #1
 8001a24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AMS_OK_GPIO_Port, &GPIO_InitStruct);
 8001a2e:	f107 031c 	add.w	r3, r7, #28
 8001a32:	4619      	mov	r1, r3
 8001a34:	480b      	ldr	r0, [pc, #44]	@ (8001a64 <_ZL12MX_GPIO_Initv+0x15c>)
 8001a36:	f004 fa2d 	bl	8005e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAY_AIR_N_Pin RELAY_AIR_P_Pin RELAY_PRECHARGE_Pin */
  GPIO_InitStruct.Pin = RELAY_AIR_N_Pin|RELAY_AIR_P_Pin|RELAY_PRECHARGE_Pin;
 8001a3a:	2338      	movs	r3, #56	@ 0x38
 8001a3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a42:	2300      	movs	r3, #0
 8001a44:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a46:	2300      	movs	r3, #0
 8001a48:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a4a:	f107 031c 	add.w	r3, r7, #28
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4805      	ldr	r0, [pc, #20]	@ (8001a68 <_ZL12MX_GPIO_Initv+0x160>)
 8001a52:	f004 fa1f 	bl	8005e94 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001a56:	bf00      	nop
 8001a58:	3730      	adds	r7, #48	@ 0x30
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	58024400 	.word	0x58024400
 8001a64:	58021800 	.word	0x58021800
 8001a68:	58020c00 	.word	0x58020c00
 8001a6c:	58021000 	.word	0x58021000

08001a70 <HAL_FDCAN_RxFifo0Callback>:

/* USER CODE BEGIN 4 */

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8001a70:	b590      	push	{r4, r7, lr}
 8001a72:	b087      	sub	sp, #28
 8001a74:	af02      	add	r7, sp, #8
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	6039      	str	r1, [r7, #0]
	if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	f003 0301 	and.w	r3, r3, #1
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d04b      	beq.n	8001b1c <HAL_FDCAN_RxFifo0Callback+0xac>
	{
    /* Retreive Rx messages from RX FIFO0 */
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader_acu, RxData) == HAL_OK)
 8001a84:	4b27      	ldr	r3, [pc, #156]	@ (8001b24 <HAL_FDCAN_RxFifo0Callback+0xb4>)
 8001a86:	4a28      	ldr	r2, [pc, #160]	@ (8001b28 <HAL_FDCAN_RxFifo0Callback+0xb8>)
 8001a88:	2140      	movs	r1, #64	@ 0x40
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f003 fb0e 	bl	80050ac <HAL_FDCAN_GetRxMessage>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	bf0c      	ite	eq
 8001a96:	2301      	moveq	r3, #1
 8001a98:	2300      	movne	r3, #0
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d02e      	beq.n	8001afe <HAL_FDCAN_RxFifo0Callback+0x8e>
    {
		msg_acu.id = RxHeader_acu.Identifier;
 8001aa0:	4b21      	ldr	r3, [pc, #132]	@ (8001b28 <HAL_FDCAN_RxFifo0Callback+0xb8>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a21      	ldr	r2, [pc, #132]	@ (8001b2c <HAL_FDCAN_RxFifo0Callback+0xbc>)
 8001aa6:	6013      	str	r3, [r2, #0]
		msg_acu.len = RxHeader_acu.DataLength;
 8001aa8:	4b1f      	ldr	r3, [pc, #124]	@ (8001b28 <HAL_FDCAN_RxFifo0Callback+0xb8>)
 8001aaa:	68db      	ldr	r3, [r3, #12]
 8001aac:	b2da      	uxtb	r2, r3
 8001aae:	4b1f      	ldr	r3, [pc, #124]	@ (8001b2c <HAL_FDCAN_RxFifo0Callback+0xbc>)
 8001ab0:	711a      	strb	r2, [r3, #4]
		for (int i = 0; i < 8; i++) {msg_acu.buf[i] = RxData[i];}
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	60fb      	str	r3, [r7, #12]
 8001ab6:	e00c      	b.n	8001ad2 <HAL_FDCAN_RxFifo0Callback+0x62>
 8001ab8:	4a1a      	ldr	r2, [pc, #104]	@ (8001b24 <HAL_FDCAN_RxFifo0Callback+0xb4>)
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	4413      	add	r3, r2
 8001abe:	7819      	ldrb	r1, [r3, #0]
 8001ac0:	4a1a      	ldr	r2, [pc, #104]	@ (8001b2c <HAL_FDCAN_RxFifo0Callback+0xbc>)
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	4413      	add	r3, r2
 8001ac6:	3305      	adds	r3, #5
 8001ac8:	460a      	mov	r2, r1
 8001aca:	701a      	strb	r2, [r3, #0]
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	60fb      	str	r3, [r7, #12]
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	2b07      	cmp	r3, #7
 8001ad6:	ddef      	ble.n	8001ab8 <HAL_FDCAN_RxFifo0Callback+0x48>
		msg_acu.bus = 1;
 8001ad8:	4b14      	ldr	r3, [pc, #80]	@ (8001b2c <HAL_FDCAN_RxFifo0Callback+0xbc>)
 8001ada:	2201      	movs	r2, #1
 8001adc:	611a      	str	r2, [r3, #16]
		msg_acu.time = HAL_GetTick();
 8001ade:	f000 ff2f 	bl	8002940 <HAL_GetTick>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	4a11      	ldr	r2, [pc, #68]	@ (8001b2c <HAL_FDCAN_RxFifo0Callback+0xbc>)
 8001ae6:	6153      	str	r3, [r2, #20]
		parse_state(msg_acu);
 8001ae8:	4b10      	ldr	r3, [pc, #64]	@ (8001b2c <HAL_FDCAN_RxFifo0Callback+0xbc>)
 8001aea:	466c      	mov	r4, sp
 8001aec:	f103 0210 	add.w	r2, r3, #16
 8001af0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001af4:	e884 0003 	stmia.w	r4, {r0, r1}
 8001af8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001afa:	f000 fac5 	bl	8002088 <_Z11parse_state6CANMsg>

    }

    if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8001afe:	2200      	movs	r2, #0
 8001b00:	2101      	movs	r1, #1
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f003 fc3e 	bl	8005384 <HAL_FDCAN_ActivateNotification>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	bf14      	ite	ne
 8001b0e:	2301      	movne	r3, #1
 8001b10:	2300      	moveq	r3, #0
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <HAL_FDCAN_RxFifo0Callback+0xac>
    {
      /* Notification Error */
      Error_Handler();
 8001b18:	f000 f8b6 	bl	8001c88 <Error_Handler>
    }
  }
}
 8001b1c:	bf00      	nop
 8001b1e:	3714      	adds	r7, #20
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd90      	pop	{r4, r7, pc}
 8001b24:	240003d0 	.word	0x240003d0
 8001b28:	24000380 	.word	0x24000380
 8001b2c:	24000454 	.word	0x24000454

08001b30 <module_send_message_CAN1>:

//extended ID
HAL_StatusTypeDef module_send_message_CAN1(uint32_t id, uint8_t* data, uint8_t length) {
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	60f8      	str	r0, [r7, #12]
 8001b38:	60b9      	str	r1, [r7, #8]
 8001b3a:	4613      	mov	r3, r2
 8001b3c:	71fb      	strb	r3, [r7, #7]
	TxHeader_acu.Identifier = id;
 8001b3e:	4a0b      	ldr	r2, [pc, #44]	@ (8001b6c <module_send_message_CAN1+0x3c>)
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	6013      	str	r3, [r2, #0]
	TxHeader_acu.IdType = FDCAN_EXTENDED_ID;
 8001b44:	4b09      	ldr	r3, [pc, #36]	@ (8001b6c <module_send_message_CAN1+0x3c>)
 8001b46:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b4a:	605a      	str	r2, [r3, #4]
	TxHeader_acu.DataLength = length;
 8001b4c:	79fb      	ldrb	r3, [r7, #7]
 8001b4e:	4a07      	ldr	r2, [pc, #28]	@ (8001b6c <module_send_message_CAN1+0x3c>)
 8001b50:	60d3      	str	r3, [r2, #12]

	HAL_StatusTypeDef status = HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_acu, data);
 8001b52:	68ba      	ldr	r2, [r7, #8]
 8001b54:	4905      	ldr	r1, [pc, #20]	@ (8001b6c <module_send_message_CAN1+0x3c>)
 8001b56:	4806      	ldr	r0, [pc, #24]	@ (8001b70 <module_send_message_CAN1+0x40>)
 8001b58:	f003 fa4d 	bl	8004ff6 <HAL_FDCAN_AddMessageToTxFifoQ>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	75fb      	strb	r3, [r7, #23]

	return status;
 8001b60:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3718      	adds	r7, #24
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	24000338 	.word	0x24000338
 8001b70:	24000164 	.word	0x24000164

08001b74 <module_send_message_CAN2>:
	HAL_StatusTypeDef status = HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_acu, data);

	return status;
}

HAL_StatusTypeDef module_send_message_CAN2(uint32_t id, uint8_t* data, uint8_t length) {
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	60f8      	str	r0, [r7, #12]
 8001b7c:	60b9      	str	r1, [r7, #8]
 8001b7e:	4613      	mov	r3, r2
 8001b80:	71fb      	strb	r3, [r7, #7]
	TxHeader_bms.Identifier = id;
 8001b82:	4a0b      	ldr	r2, [pc, #44]	@ (8001bb0 <module_send_message_CAN2+0x3c>)
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	6013      	str	r3, [r2, #0]
	TxHeader_bms.IdType = FDCAN_EXTENDED_ID;
 8001b88:	4b09      	ldr	r3, [pc, #36]	@ (8001bb0 <module_send_message_CAN2+0x3c>)
 8001b8a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b8e:	605a      	str	r2, [r3, #4]
	TxHeader_bms.DataLength = length;
 8001b90:	79fb      	ldrb	r3, [r7, #7]
 8001b92:	4a07      	ldr	r2, [pc, #28]	@ (8001bb0 <module_send_message_CAN2+0x3c>)
 8001b94:	60d3      	str	r3, [r2, #12]

	HAL_StatusTypeDef status = HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader_bms, data);
 8001b96:	68ba      	ldr	r2, [r7, #8]
 8001b98:	4905      	ldr	r1, [pc, #20]	@ (8001bb0 <module_send_message_CAN2+0x3c>)
 8001b9a:	4806      	ldr	r0, [pc, #24]	@ (8001bb4 <module_send_message_CAN2+0x40>)
 8001b9c:	f003 fa2b 	bl	8004ff6 <HAL_FDCAN_AddMessageToTxFifoQ>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	75fb      	strb	r3, [r7, #23]

	return status;
 8001ba4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3718      	adds	r7, #24
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	2400035c 	.word	0x2400035c
 8001bb4:	24000204 	.word	0x24000204

08001bb8 <print>:

void print(char uart_buffer[]){
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
	sprintf(uart_msg, "%s \n\r", uart_buffer);
 8001bc0:	687a      	ldr	r2, [r7, #4]
 8001bc2:	4909      	ldr	r1, [pc, #36]	@ (8001be8 <print+0x30>)
 8001bc4:	4809      	ldr	r0, [pc, #36]	@ (8001bec <print+0x34>)
 8001bc6:	f009 f949 	bl	800ae5c <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)uart_msg,strlen(uart_msg),HAL_MAX_DELAY);
 8001bca:	4808      	ldr	r0, [pc, #32]	@ (8001bec <print+0x34>)
 8001bcc:	f7fe fba0 	bl	8000310 <strlen>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	b29a      	uxth	r2, r3
 8001bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8001bd8:	4904      	ldr	r1, [pc, #16]	@ (8001bec <print+0x34>)
 8001bda:	4805      	ldr	r0, [pc, #20]	@ (8001bf0 <print+0x38>)
 8001bdc:	f007 ff0a 	bl	80099f4 <HAL_UART_Transmit>
}
 8001be0:	bf00      	nop
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	0800ba18 	.word	0x0800ba18
 8001bec:	240003d8 	.word	0x240003d8
 8001bf0:	240002a4 	.word	0x240002a4

08001bf4 <printnl>:

void printnl(char uart_buffer[]){
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
	sprintf(uart_msg, "%s", uart_buffer);
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	4909      	ldr	r1, [pc, #36]	@ (8001c24 <printnl+0x30>)
 8001c00:	4809      	ldr	r0, [pc, #36]	@ (8001c28 <printnl+0x34>)
 8001c02:	f009 f92b 	bl	800ae5c <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)uart_msg,strlen(uart_msg),HAL_MAX_DELAY);
 8001c06:	4808      	ldr	r0, [pc, #32]	@ (8001c28 <printnl+0x34>)
 8001c08:	f7fe fb82 	bl	8000310 <strlen>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	b29a      	uxth	r2, r3
 8001c10:	f04f 33ff 	mov.w	r3, #4294967295
 8001c14:	4904      	ldr	r1, [pc, #16]	@ (8001c28 <printnl+0x34>)
 8001c16:	4805      	ldr	r0, [pc, #20]	@ (8001c2c <printnl+0x38>)
 8001c18:	f007 feec 	bl	80099f4 <HAL_UART_Transmit>
}
 8001c1c:	bf00      	nop
 8001c1e:	3708      	adds	r7, #8
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	0800ba20 	.word	0x0800ba20
 8001c28:	240003d8 	.word	0x240003d8
 8001c2c:	240002a4 	.word	0x240002a4

08001c30 <getUARTState>:
void printValue(int value){
	sprintf(uart_msg, "%hu \n\r", value);
	HAL_UART_Transmit(&huart2,(uint8_t*)uart_msg,strlen(uart_msg),HAL_MAX_DELAY);
}

HAL_UART_StateTypeDef getUARTState(){
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
	return HAL_UART_GetState(&huart2);
 8001c34:	4802      	ldr	r0, [pc, #8]	@ (8001c40 <getUARTState+0x10>)
 8001c36:	f007 ff6b 	bl	8009b10 <HAL_UART_GetState>
 8001c3a:	4603      	mov	r3, r0
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	240002a4 	.word	0x240002a4

08001c44 <readAnalogValue>:

float readAnalogValue(void){
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
	float analogValue;

	HAL_ADC_Start(&hadc3);
 8001c4a:	480e      	ldr	r0, [pc, #56]	@ (8001c84 <readAnalogValue+0x40>)
 8001c4c:	f001 fb78 	bl	8003340 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc3, HAL_MAX_DELAY);
 8001c50:	f04f 31ff 	mov.w	r1, #4294967295
 8001c54:	480b      	ldr	r0, [pc, #44]	@ (8001c84 <readAnalogValue+0x40>)
 8001c56:	f001 fc71 	bl	800353c <HAL_ADC_PollForConversion>
	analogValue = HAL_ADC_GetValue(&hadc3);
 8001c5a:	480a      	ldr	r0, [pc, #40]	@ (8001c84 <readAnalogValue+0x40>)
 8001c5c:	f001 fd62 	bl	8003724 <HAL_ADC_GetValue>
 8001c60:	ee07 0a90 	vmov	s15, r0
 8001c64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c68:	edc7 7a01 	vstr	s15, [r7, #4]
	HAL_ADC_Stop(&hadc3);
 8001c6c:	4805      	ldr	r0, [pc, #20]	@ (8001c84 <readAnalogValue+0x40>)
 8001c6e:	f001 fc31 	bl	80034d4 <HAL_ADC_Stop>
	return analogValue;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	ee07 3a90 	vmov	s15, r3
}
 8001c78:	eeb0 0a67 	vmov.f32	s0, s15
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	240000f4 	.word	0x240000f4

08001c88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c8c:	b672      	cpsid	i
}
 8001c8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c90:	bf00      	nop
 8001c92:	e7fd      	b.n	8001c90 <Error_Handler+0x8>
 8001c94:	0000      	movs	r0, r0
	...

08001c98 <_Z12select_statev>:

/*********************************************************************************************************
 ** Function name:           select_state
 ** Descriptions:            check what should they do on the state machine
 *********************************************************************************************************/
void select_state() {
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b08a      	sub	sp, #40	@ 0x28
 8001c9c:	af00      	add	r7, sp, #0
	int state_air_n = 0;     // 0 means open, 1 closed     // Turn on SEVCON
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	627b      	str	r3, [r7, #36]	@ 0x24
	int state_air_p = 0;     // 0 means open, 1 closed     // Energize HV relay
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	623b      	str	r3, [r7, #32]
	int state_precharge = 0; // 0 means open, 1 closed
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	61fb      	str	r3, [r7, #28]
	int flag_cpu = CPU_ERROR_COMMUNICATION;
 8001caa:	2301      	movs	r3, #1
 8001cac:	613b      	str	r3, [r7, #16]
	int flag_current = Current_ERROR_Comunication;
 8001cae:	2302      	movs	r3, #2
 8001cb0:	60fb      	str	r3, [r7, #12]
	 * 1 ms interruption => 1ms * 264MHz = 264000
	 * prescalado 264 (por ejemplo)
	 * timer count = 264000 / 264 = 1000
	 */

	uint32_t time = HAL_GetTick();
 8001cb2:	f000 fe45 	bl	8002940 <HAL_GetTick>
 8001cb6:	60b8      	str	r0, [r7, #8]
	int time_s = HAL_GetTick();
 8001cb8:	f000 fe42 	bl	8002940 <HAL_GetTick>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	607b      	str	r3, [r7, #4]

	CPU.voltage_acum = 0; // For precharge
 8001cc0:	4ba7      	ldr	r3, [pc, #668]	@ (8001f60 <_Z12select_statev+0x2c8>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	62da      	str	r2, [r3, #44]	@ 0x2c


	MIN_V = 4200; /// I reset the number each cycle cause if the voltages goes up again I wanna has it risen again on telemetry
 8001cc6:	4ba7      	ldr	r3, [pc, #668]	@ (8001f64 <_Z12select_statev+0x2cc>)
 8001cc8:	f241 0268 	movw	r2, #4200	@ 0x1068
 8001ccc:	601a      	str	r2, [r3, #0]
	MAX_T = 0;
 8001cce:	4ba6      	ldr	r3, [pc, #664]	@ (8001f68 <_Z12select_statev+0x2d0>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < BMS_N; i++) {
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	61bb      	str	r3, [r7, #24]
 8001cd8:	e07e      	b.n	8001dd8 <_Z12select_statev+0x140>
		BMS[i].voltage_acum = 0;                  // For precharge
 8001cda:	4aa4      	ldr	r2, [pc, #656]	@ (8001f6c <_Z12select_statev+0x2d4>)
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
 8001ce2:	fb01 f303 	mul.w	r3, r1, r3
 8001ce6:	4413      	add	r3, r2
 8001ce8:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
		if (BMS[i].query_voltage(time, buffer) != BMS_OK) //I ask the BMS about voltages and cheking their states
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8001cf6:	fb02 f303 	mul.w	r3, r2, r3
 8001cfa:	4a9c      	ldr	r2, [pc, #624]	@ (8001f6c <_Z12select_statev+0x2d4>)
 8001cfc:	4413      	add	r3, r2
 8001cfe:	4a9c      	ldr	r2, [pc, #624]	@ (8001f70 <_Z12select_statev+0x2d8>)
 8001d00:	68b9      	ldr	r1, [r7, #8]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f7ff f809 	bl	8000d1a <_ZN7BMS_MOD13query_voltageEmPc>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	bf14      	ite	ne
 8001d0e:	2301      	movne	r3, #1
 8001d10:	2300      	moveq	r3, #0
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d002      	beq.n	8001d1e <_Z12select_statev+0x86>
		{
			state = error;
 8001d18:	4b96      	ldr	r3, [pc, #600]	@ (8001f74 <_Z12select_statev+0x2dc>)
 8001d1a:	2204      	movs	r2, #4
 8001d1c:	701a      	strb	r2, [r3, #0]
		}
		CPU.voltage_acum += BMS[i].voltage_acum; // For precharge
 8001d1e:	4b90      	ldr	r3, [pc, #576]	@ (8001f60 <_Z12select_statev+0x2c8>)
 8001d20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d22:	4992      	ldr	r1, [pc, #584]	@ (8001f6c <_Z12select_statev+0x2d4>)
 8001d24:	69bb      	ldr	r3, [r7, #24]
 8001d26:	f44f 70b6 	mov.w	r0, #364	@ 0x16c
 8001d2a:	fb00 f303 	mul.w	r3, r0, r3
 8001d2e:	440b      	add	r3, r1
 8001d30:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4413      	add	r3, r2
 8001d38:	4a89      	ldr	r2, [pc, #548]	@ (8001f60 <_Z12select_statev+0x2c8>)
 8001d3a:	62d3      	str	r3, [r2, #44]	@ 0x2c
		if (BMS[i].MIN_V < MIN_V)
 8001d3c:	4a8b      	ldr	r2, [pc, #556]	@ (8001f6c <_Z12select_statev+0x2d4>)
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
 8001d44:	fb01 f303 	mul.w	r3, r1, r3
 8001d48:	4413      	add	r3, r2
 8001d4a:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	4b84      	ldr	r3, [pc, #528]	@ (8001f64 <_Z12select_statev+0x2cc>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	da0b      	bge.n	8001d70 <_Z12select_statev+0xd8>
			MIN_V = BMS[i].MIN_V; //Checking the minimun voltage of cell in the whole battery
 8001d58:	4a84      	ldr	r2, [pc, #528]	@ (8001f6c <_Z12select_statev+0x2d4>)
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
 8001d60:	fb01 f303 	mul.w	r3, r1, r3
 8001d64:	4413      	add	r3, r2
 8001d66:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a7d      	ldr	r2, [pc, #500]	@ (8001f64 <_Z12select_statev+0x2cc>)
 8001d6e:	6013      	str	r3, [r2, #0]

		if (BMS[i].query_temperature(time, buffer) != Temperatures_OK){
 8001d70:	69bb      	ldr	r3, [r7, #24]
 8001d72:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8001d76:	fb02 f303 	mul.w	r3, r2, r3
 8001d7a:	4a7c      	ldr	r2, [pc, #496]	@ (8001f6c <_Z12select_statev+0x2d4>)
 8001d7c:	4413      	add	r3, r2
 8001d7e:	4a7c      	ldr	r2, [pc, #496]	@ (8001f70 <_Z12select_statev+0x2d8>)
 8001d80:	68b9      	ldr	r1, [r7, #8]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7ff f836 	bl	8000df4 <_ZN7BMS_MOD17query_temperatureEmPc>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	bf14      	ite	ne
 8001d8e:	2301      	movne	r3, #1
 8001d90:	2300      	moveq	r3, #0
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d002      	beq.n	8001d9e <_Z12select_statev+0x106>
			state = error;
 8001d98:	4b76      	ldr	r3, [pc, #472]	@ (8001f74 <_Z12select_statev+0x2dc>)
 8001d9a:	2204      	movs	r2, #4
 8001d9c:	701a      	strb	r2, [r3, #0]
		}

		if (BMS[i].MAX_T > MAX_T)
 8001d9e:	4a73      	ldr	r2, [pc, #460]	@ (8001f6c <_Z12select_statev+0x2d4>)
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
 8001da6:	fb01 f303 	mul.w	r3, r1, r3
 8001daa:	4413      	add	r3, r2
 8001dac:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	4b6d      	ldr	r3, [pc, #436]	@ (8001f68 <_Z12select_statev+0x2d0>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	429a      	cmp	r2, r3
 8001db8:	dd0b      	ble.n	8001dd2 <_Z12select_statev+0x13a>
			MAX_T = BMS[i].MAX_T;
 8001dba:	4a6c      	ldr	r2, [pc, #432]	@ (8001f6c <_Z12select_statev+0x2d4>)
 8001dbc:	69bb      	ldr	r3, [r7, #24]
 8001dbe:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
 8001dc2:	fb01 f303 	mul.w	r3, r1, r3
 8001dc6:	4413      	add	r3, r2
 8001dc8:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a66      	ldr	r2, [pc, #408]	@ (8001f68 <_Z12select_statev+0x2d0>)
 8001dd0:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < BMS_N; i++) {
 8001dd2:	69bb      	ldr	r3, [r7, #24]
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	61bb      	str	r3, [r7, #24]
 8001dd8:	4b67      	ldr	r3, [pc, #412]	@ (8001f78 <_Z12select_statev+0x2e0>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	69ba      	ldr	r2, [r7, #24]
 8001dde:	429a      	cmp	r2, r3
 8001de0:	f6ff af7b 	blt.w	8001cda <_Z12select_statev+0x42>
	}

	if (time_s > time_sending_minV + 500) {
 8001de4:	4b65      	ldr	r3, [pc, #404]	@ (8001f7c <_Z12select_statev+0x2e4>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	429a      	cmp	r2, r3
 8001df0:	dd23      	ble.n	8001e3a <_Z12select_statev+0x1a2>
		message_MINV[1] = MIN_V & 0xFF;
 8001df2:	4b5c      	ldr	r3, [pc, #368]	@ (8001f64 <_Z12select_statev+0x2cc>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	b2da      	uxtb	r2, r3
 8001df8:	4b61      	ldr	r3, [pc, #388]	@ (8001f80 <_Z12select_statev+0x2e8>)
 8001dfa:	705a      	strb	r2, [r3, #1]
		message_MINV[0] = (MIN_V >> 8) & 0xFF;
 8001dfc:	4b59      	ldr	r3, [pc, #356]	@ (8001f64 <_Z12select_statev+0x2cc>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	121b      	asrs	r3, r3, #8
 8001e02:	b2da      	uxtb	r2, r3
 8001e04:	4b5e      	ldr	r3, [pc, #376]	@ (8001f80 <_Z12select_statev+0x2e8>)
 8001e06:	701a      	strb	r2, [r3, #0]
		if (BMS[0].flag_charger != 1) {
 8001e08:	4b58      	ldr	r3, [pc, #352]	@ (8001f6c <_Z12select_statev+0x2d4>)
 8001e0a:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8001e0e:	2b01      	cmp	r3, #1
 8001e10:	d010      	beq.n	8001e34 <_Z12select_statev+0x19c>
			if (module_send_message_CAN1(BMS_ID, message_MINV, 2) != HAL_OK)
 8001e12:	2202      	movs	r2, #2
 8001e14:	495a      	ldr	r1, [pc, #360]	@ (8001f80 <_Z12select_statev+0x2e8>)
 8001e16:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001e1a:	f7ff fe89 	bl	8001b30 <module_send_message_CAN1>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	bf14      	ite	ne
 8001e24:	2301      	movne	r3, #1
 8001e26:	2300      	moveq	r3, #0
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d002      	beq.n	8001e34 <_Z12select_statev+0x19c>
				print((char*) "Error al enviar tension minima"); //Sending the message through telemtry each 500 ms
 8001e2e:	4855      	ldr	r0, [pc, #340]	@ (8001f84 <_Z12select_statev+0x2ec>)
 8001e30:	f7ff fec2 	bl	8001bb8 <print>
		}
		time_sending_minV = time_s;
 8001e34:	4a51      	ldr	r2, [pc, #324]	@ (8001f7c <_Z12select_statev+0x2e4>)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6013      	str	r3, [r2, #0]
	}
	for (int i = 0; i < BMS_N; i++) {
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	617b      	str	r3, [r7, #20]
 8001e3e:	e00e      	b.n	8001e5e <_Z12select_statev+0x1c6>
		BMS[i].BALANCING_V = MIN_V; //Here I say I wanna balance all the cells in the battery to the minimun
 8001e40:	4b48      	ldr	r3, [pc, #288]	@ (8001f64 <_Z12select_statev+0x2cc>)
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	4949      	ldr	r1, [pc, #292]	@ (8001f6c <_Z12select_statev+0x2d4>)
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	f44f 70b6 	mov.w	r0, #364	@ 0x16c
 8001e4c:	fb00 f303 	mul.w	r3, r0, r3
 8001e50:	440b      	add	r3, r1
 8001e52:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8001e56:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < BMS_N; i++) {
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	617b      	str	r3, [r7, #20]
 8001e5e:	4b46      	ldr	r3, [pc, #280]	@ (8001f78 <_Z12select_statev+0x2e0>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	697a      	ldr	r2, [r7, #20]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	dbeb      	blt.n	8001e40 <_Z12select_statev+0x1a8>

	}


	flag_cpu = CPU.query(time, buffer); //Asking the rest of the car how is it
 8001e68:	4a41      	ldr	r2, [pc, #260]	@ (8001f70 <_Z12select_statev+0x2d8>)
 8001e6a:	68b9      	ldr	r1, [r7, #8]
 8001e6c:	483c      	ldr	r0, [pc, #240]	@ (8001f60 <_Z12select_statev+0x2c8>)
 8001e6e:	f7ff f8b7 	bl	8000fe0 <_ZN7CPU_MOD5queryEmPc>
 8001e72:	6138      	str	r0, [r7, #16]

	flag_current = current.query(time, buffer); //asking current how is it
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	4a3e      	ldr	r2, [pc, #248]	@ (8001f70 <_Z12select_statev+0x2d8>)
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4843      	ldr	r0, [pc, #268]	@ (8001f88 <_Z12select_statev+0x2f0>)
 8001e7c:	f7ff f942 	bl	8001104 <_ZN11Current_MOD5queryEiPc>
 8001e80:	60f8      	str	r0, [r7, #12]
	print((char*)"voltage acu");
	printValue(CPU.voltage_acum);
	print((char*)"dc bus");
	printValue(CPU.DC_BUS);*/
	//printValue(state);
	switch (state) {
 8001e82:	4b3c      	ldr	r3, [pc, #240]	@ (8001f74 <_Z12select_statev+0x2dc>)
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	2b04      	cmp	r3, #4
 8001e88:	f200 80bd 	bhi.w	8002006 <_Z12select_statev+0x36e>
 8001e8c:	a201      	add	r2, pc, #4	@ (adr r2, 8001e94 <_Z12select_statev+0x1fc>)
 8001e8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e92:	bf00      	nop
 8001e94:	08001ea9 	.word	0x08001ea9
 8001e98:	08001ecd 	.word	0x08001ecd
 8001e9c:	08001eff 	.word	0x08001eff
 8001ea0:	08001f91 	.word	0x08001f91
 8001ea4:	08001fe7 	.word	0x08001fe7
	case start:
		state_air_n = 0;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	627b      	str	r3, [r7, #36]	@ 0x24
		state_air_p = 0;
 8001eac:	2300      	movs	r3, #0
 8001eae:	623b      	str	r3, [r7, #32]
		state_precharge = 0;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	61fb      	str	r3, [r7, #28]
		CPU.updateState(CPU_DISCONNECTED);
 8001eb4:	2102      	movs	r1, #2
 8001eb6:	482a      	ldr	r0, [pc, #168]	@ (8001f60 <_Z12select_statev+0x2c8>)
 8001eb8:	f7ff f8c4 	bl	8001044 <_ZN7CPU_MOD11updateStateEi>
		if (flag_cpu != CPU_ERROR_COMMUNICATION)
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	f000 809c 	beq.w	8001ffc <_Z12select_statev+0x364>
			state = precharge; //If I do comunicate with the rest of the car, I go to precharge
 8001ec4:	4b2b      	ldr	r3, [pc, #172]	@ (8001f74 <_Z12select_statev+0x2dc>)
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	701a      	strb	r2, [r3, #0]
		break;
 8001eca:	e097      	b.n	8001ffc <_Z12select_statev+0x364>
	case precharge:
		state_air_n = 1;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	627b      	str	r3, [r7, #36]	@ 0x24
		state_air_p = 0;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	623b      	str	r3, [r7, #32]
		state_precharge = 1;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	61fb      	str	r3, [r7, #28]
		CPU.updateState(CPU_PRECHARGE);
 8001ed8:	2101      	movs	r1, #1
 8001eda:	4821      	ldr	r0, [pc, #132]	@ (8001f60 <_Z12select_statev+0x2c8>)
 8001edc:	f7ff f8b2 	bl	8001044 <_ZN7CPU_MOD11updateStateEi>
		if (flag_cpu == CPU_OK) {
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d103      	bne.n	8001eee <_Z12select_statev+0x256>
			state = transition;
 8001ee6:	4b23      	ldr	r3, [pc, #140]	@ (8001f74 <_Z12select_statev+0x2dc>)
 8001ee8:	2202      	movs	r2, #2
 8001eea:	701a      	strb	r2, [r3, #0]
		} else if (flag_cpu == CPU_ERROR_COMMUNICATION)
			state = error;
		 //else if(flag_current != Current_OK) state = error; //I take this out cause in precharge current can be very high, but probably can be uncommented,
		break;
 8001eec:	e088      	b.n	8002000 <_Z12select_statev+0x368>
		} else if (flag_cpu == CPU_ERROR_COMMUNICATION)
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	f040 8085 	bne.w	8002000 <_Z12select_statev+0x368>
			state = error;
 8001ef6:	4b1f      	ldr	r3, [pc, #124]	@ (8001f74 <_Z12select_statev+0x2dc>)
 8001ef8:	2204      	movs	r2, #4
 8001efa:	701a      	strb	r2, [r3, #0]
		break;
 8001efc:	e080      	b.n	8002000 <_Z12select_statev+0x368>
	case transition:
		state_air_n = 1;
 8001efe:	2301      	movs	r3, #1
 8001f00:	627b      	str	r3, [r7, #36]	@ 0x24
		state_air_p = 0;
 8001f02:	2300      	movs	r3, #0
 8001f04:	623b      	str	r3, [r7, #32]
		state_precharge = 1;
 8001f06:	2301      	movs	r3, #1
 8001f08:	61fb      	str	r3, [r7, #28]
		CPU.updateState(CPU_PRECHARGE);
 8001f0a:	2101      	movs	r1, #1
 8001f0c:	4814      	ldr	r0, [pc, #80]	@ (8001f60 <_Z12select_statev+0x2c8>)
 8001f0e:	f7ff f899 	bl	8001044 <_ZN7CPU_MOD11updateStateEi>
		if ((((CPU.voltage_acum)/1000) * 0.9 < CPU.DC_BUS)){//&&(CPU.voltage_acum != 0)){
 8001f12:	4b13      	ldr	r3, [pc, #76]	@ (8001f60 <_Z12select_statev+0x2c8>)
 8001f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f16:	4a1d      	ldr	r2, [pc, #116]	@ (8001f8c <_Z12select_statev+0x2f4>)
 8001f18:	fb82 1203 	smull	r1, r2, r2, r3
 8001f1c:	1192      	asrs	r2, r2, #6
 8001f1e:	17db      	asrs	r3, r3, #31
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	ee07 3a90 	vmov	s15, r3
 8001f26:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001f2a:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8001f58 <_Z12select_statev+0x2c0>
 8001f2e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001f32:	4b0b      	ldr	r3, [pc, #44]	@ (8001f60 <_Z12select_statev+0x2c8>)
 8001f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f36:	ee07 3a90 	vmov	s15, r3
 8001f3a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001f3e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f46:	d400      	bmi.n	8001f4a <_Z12select_statev+0x2b2>
			state = run; //If DC_BUS voltage is higher than 90% of battery voltage, precharge finish
		// else if((flag_cpu == CPU_ERROR_COMMUNICATION)&&(flag_charger == 1)) state = error;
		// else if(flag_current != Current_OK) state = error;
		}
		break;
 8001f48:	e05d      	b.n	8002006 <_Z12select_statev+0x36e>
			state = run; //If DC_BUS voltage is higher than 90% of battery voltage, precharge finish
 8001f4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f74 <_Z12select_statev+0x2dc>)
 8001f4c:	2203      	movs	r2, #3
 8001f4e:	701a      	strb	r2, [r3, #0]
		break;
 8001f50:	e059      	b.n	8002006 <_Z12select_statev+0x36e>
 8001f52:	bf00      	nop
 8001f54:	f3af 8000 	nop.w
 8001f58:	cccccccd 	.word	0xcccccccd
 8001f5c:	3feccccc 	.word	0x3feccccc
 8001f60:	24000b94 	.word	0x24000b94
 8001f64:	24000004 	.word	0x24000004
 8001f68:	24000b88 	.word	0x24000b88
 8001f6c:	2400046c 	.word	0x2400046c
 8001f70:	24000c14 	.word	0x24000c14
 8001f74:	24000c10 	.word	0x24000c10
 8001f78:	24000000 	.word	0x24000000
 8001f7c:	24000b90 	.word	0x24000b90
 8001f80:	24000b8c 	.word	0x24000b8c
 8001f84:	0800ba2c 	.word	0x0800ba2c
 8001f88:	24000bcc 	.word	0x24000bcc
 8001f8c:	10624dd3 	.word	0x10624dd3
	case run:
		state_air_n = 1;
 8001f90:	2301      	movs	r3, #1
 8001f92:	627b      	str	r3, [r7, #36]	@ 0x24
		state_air_p = 1;
 8001f94:	2301      	movs	r3, #1
 8001f96:	623b      	str	r3, [r7, #32]
		state_precharge = 1;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	61fb      	str	r3, [r7, #28]
		CPU.updateState(CPU_POWER);
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	4832      	ldr	r0, [pc, #200]	@ (8002068 <_Z12select_statev+0x3d0>)
 8001fa0:	f7ff f850 	bl	8001044 <_ZN7CPU_MOD11updateStateEi>
		if ((flag_cpu == CPU_ERROR_COMMUNICATION) && (flag_charger == 1)){
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d109      	bne.n	8001fbe <_Z12select_statev+0x326>
 8001faa:	4b30      	ldr	r3, [pc, #192]	@ (800206c <_Z12select_statev+0x3d4>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d105      	bne.n	8001fbe <_Z12select_statev+0x326>
			state = error; //If I disconnect the charger, error
 8001fb2:	4b2f      	ldr	r3, [pc, #188]	@ (8002070 <_Z12select_statev+0x3d8>)
 8001fb4:	2204      	movs	r2, #4
 8001fb6:	701a      	strb	r2, [r3, #0]
			print((char*)"CPU");
 8001fb8:	482e      	ldr	r0, [pc, #184]	@ (8002074 <_Z12select_statev+0x3dc>)
 8001fba:	f7ff fdfd 	bl	8001bb8 <print>
		}
		if (flag_current != Current_OK){
			//state = error; //If current is too high, error
		}
		if(HAL_GPIO_ReadPin(DIGITAL1_GPIO_Port, DIGITAL1_Pin) == GPIO_PIN_RESET){ //SDC IO
 8001fbe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001fc2:	482d      	ldr	r0, [pc, #180]	@ (8002078 <_Z12select_statev+0x3e0>)
 8001fc4:	f004 f90e 	bl	80061e4 <HAL_GPIO_ReadPin>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	bf0c      	ite	eq
 8001fce:	2301      	moveq	r3, #1
 8001fd0:	2300      	movne	r3, #0
 8001fd2:	b2db      	uxtb	r3, r3
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d015      	beq.n	8002004 <_Z12select_statev+0x36c>
			state = error;
 8001fd8:	4b25      	ldr	r3, [pc, #148]	@ (8002070 <_Z12select_statev+0x3d8>)
 8001fda:	2204      	movs	r2, #4
 8001fdc:	701a      	strb	r2, [r3, #0]
			print((char*)"DIGITAL");
 8001fde:	4827      	ldr	r0, [pc, #156]	@ (800207c <_Z12select_statev+0x3e4>)
 8001fe0:	f7ff fdea 	bl	8001bb8 <print>
		}
		break;
 8001fe4:	e00e      	b.n	8002004 <_Z12select_statev+0x36c>
	case error:
		state_air_n = 0; //All rels closed
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	627b      	str	r3, [r7, #36]	@ 0x24
		state_air_p = 0;
 8001fea:	2300      	movs	r3, #0
 8001fec:	623b      	str	r3, [r7, #32]
		state_precharge = 0;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	61fb      	str	r3, [r7, #28]
		CPU.updateState(CPU_ERROR);
 8001ff2:	2103      	movs	r1, #3
 8001ff4:	481c      	ldr	r0, [pc, #112]	@ (8002068 <_Z12select_statev+0x3d0>)
 8001ff6:	f7ff f825 	bl	8001044 <_ZN7CPU_MOD11updateStateEi>
		break;
 8001ffa:	e004      	b.n	8002006 <_Z12select_statev+0x36e>
		break;
 8001ffc:	bf00      	nop
 8001ffe:	e002      	b.n	8002006 <_Z12select_statev+0x36e>
		break;
 8002000:	bf00      	nop
 8002002:	e000      	b.n	8002006 <_Z12select_statev+0x36e>
		break;
 8002004:	bf00      	nop
	 print(buffer);
	 sprintf(buffer, " - STATE:     %i\n", state);
	 print(buffer);
	 sprintf(buffer, "***********************\n");
	 print(buffer);*/
	HAL_GPIO_WritePin(AMS_OK_GPIO_Port, AMS_OK_Pin,
 8002006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002008:	2b00      	cmp	r3, #0
 800200a:	d001      	beq.n	8002010 <_Z12select_statev+0x378>
 800200c:	2301      	movs	r3, #1
 800200e:	e000      	b.n	8002012 <_Z12select_statev+0x37a>
 8002010:	2300      	movs	r3, #0
 8002012:	461a      	mov	r2, r3
 8002014:	2180      	movs	r1, #128	@ 0x80
 8002016:	481a      	ldr	r0, [pc, #104]	@ (8002080 <_Z12select_statev+0x3e8>)
 8002018:	f004 f8fc 	bl	8006214 <HAL_GPIO_WritePin>
			state_air_n ? GPIO_PIN_SET : GPIO_PIN_RESET);
	HAL_GPIO_WritePin(RELAY_AIR_N_GPIO_Port, RELAY_AIR_N_Pin,
 800201c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <_Z12select_statev+0x38e>
 8002022:	2301      	movs	r3, #1
 8002024:	e000      	b.n	8002028 <_Z12select_statev+0x390>
 8002026:	2300      	movs	r3, #0
 8002028:	461a      	mov	r2, r3
 800202a:	2108      	movs	r1, #8
 800202c:	4815      	ldr	r0, [pc, #84]	@ (8002084 <_Z12select_statev+0x3ec>)
 800202e:	f004 f8f1 	bl	8006214 <HAL_GPIO_WritePin>
			state_air_n ? GPIO_PIN_SET : GPIO_PIN_RESET);
	HAL_GPIO_WritePin(RELAY_AIR_P_GPIO_Port, RELAY_AIR_P_Pin,
 8002032:	6a3b      	ldr	r3, [r7, #32]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <_Z12select_statev+0x3a4>
 8002038:	2301      	movs	r3, #1
 800203a:	e000      	b.n	800203e <_Z12select_statev+0x3a6>
 800203c:	2300      	movs	r3, #0
 800203e:	461a      	mov	r2, r3
 8002040:	2110      	movs	r1, #16
 8002042:	4810      	ldr	r0, [pc, #64]	@ (8002084 <_Z12select_statev+0x3ec>)
 8002044:	f004 f8e6 	bl	8006214 <HAL_GPIO_WritePin>
			state_air_p ? GPIO_PIN_SET : GPIO_PIN_RESET);
	HAL_GPIO_WritePin(RELAY_PRECHARGE_GPIO_Port, RELAY_PRECHARGE_Pin,
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <_Z12select_statev+0x3ba>
 800204e:	2301      	movs	r3, #1
 8002050:	e000      	b.n	8002054 <_Z12select_statev+0x3bc>
 8002052:	2300      	movs	r3, #0
 8002054:	461a      	mov	r2, r3
 8002056:	2120      	movs	r1, #32
 8002058:	480a      	ldr	r0, [pc, #40]	@ (8002084 <_Z12select_statev+0x3ec>)
 800205a:	f004 f8db 	bl	8006214 <HAL_GPIO_WritePin>
		printnl((char*)"Relee Prec:");
		printValue(state_precharge);
	}


}
 800205e:	bf00      	nop
 8002060:	3728      	adds	r7, #40	@ 0x28
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	24000b94 	.word	0x24000b94
 800206c:	24000bc8 	.word	0x24000bc8
 8002070:	24000c10 	.word	0x24000c10
 8002074:	0800ba4c 	.word	0x0800ba4c
 8002078:	58021000 	.word	0x58021000
 800207c:	0800ba50 	.word	0x0800ba50
 8002080:	58021800 	.word	0x58021800
 8002084:	58020c00 	.word	0x58020c00

08002088 <_Z11parse_state6CANMsg>:

/*********************************************************************************************************
 ** Function name:           parse_state
 ** Descriptions:            Function for analysing the data from the CAN
 *********************************************************************************************************/
void parse_state(CANMsg data) {
 8002088:	b084      	sub	sp, #16
 800208a:	b580      	push	{r7, lr}
 800208c:	b084      	sub	sp, #16
 800208e:	af00      	add	r7, sp, #0
 8002090:	f107 0c18 	add.w	ip, r7, #24
 8002094:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint32_t time = HAL_GetTick();
 8002098:	f000 fc52 	bl	8002940 <HAL_GetTick>
 800209c:	6038      	str	r0, [r7, #0]
	bool flag_bms = false;
 800209e:	2300      	movs	r3, #0
 80020a0:	73fb      	strb	r3, [r7, #15]

	for (int i = 0; i < BMS_N; i++) {
 80020a2:	2300      	movs	r3, #0
 80020a4:	60bb      	str	r3, [r7, #8]
 80020a6:	e017      	b.n	80020d8 <_Z11parse_state6CANMsg+0x50>
		flag_bms = BMS[i].parse(data.id, &data.buf[0], time); //Checking if the message received is for  BMS
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 80020ae:	fb02 f303 	mul.w	r3, r2, r3
 80020b2:	4a26      	ldr	r2, [pc, #152]	@ (800214c <_Z11parse_state6CANMsg+0xc4>)
 80020b4:	1898      	adds	r0, r3, r2
 80020b6:	69b9      	ldr	r1, [r7, #24]
 80020b8:	f107 021d 	add.w	r2, r7, #29
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	f7fe fc9f 	bl	8000a00 <_ZN7BMS_MOD5parseEmPhm>
 80020c2:	4603      	mov	r3, r0
 80020c4:	73fb      	strb	r3, [r7, #15]
		if (flag_bms)
 80020c6:	7bfb      	ldrb	r3, [r7, #15]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d002      	beq.n	80020d2 <_Z11parse_state6CANMsg+0x4a>
			i = BMS_N;
 80020cc:	4b20      	ldr	r3, [pc, #128]	@ (8002150 <_Z11parse_state6CANMsg+0xc8>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < BMS_N; i++) {
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	3301      	adds	r3, #1
 80020d6:	60bb      	str	r3, [r7, #8]
 80020d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002150 <_Z11parse_state6CANMsg+0xc8>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68ba      	ldr	r2, [r7, #8]
 80020de:	429a      	cmp	r2, r3
 80020e0:	dbe2      	blt.n	80020a8 <_Z11parse_state6CANMsg+0x20>
	}

	if (!flag_bms) {
 80020e2:	7bfb      	ldrb	r3, [r7, #15]
 80020e4:	f083 0301 	eor.w	r3, r3, #1
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d026      	beq.n	800213c <_Z11parse_state6CANMsg+0xb4>
		if (CPU.parse(data.id, &data.buf[0], time))
 80020ee:	69b9      	ldr	r1, [r7, #24]
 80020f0:	f107 021d 	add.w	r2, r7, #29
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	4817      	ldr	r0, [pc, #92]	@ (8002154 <_Z11parse_state6CANMsg+0xcc>)
 80020f8:	f7fe ff2e 	bl	8000f58 <_ZN7CPU_MOD5parseEmPhm>
			;                       //Cheking if message is for CPU
		if (data.id == 419385575) //If message from this direction received, it is because the charger is connected and the accu is for charging
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	4a16      	ldr	r2, [pc, #88]	@ (8002158 <_Z11parse_state6CANMsg+0xd0>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d11b      	bne.n	800213c <_Z11parse_state6CANMsg+0xb4>
				{
			for (int i = 0; i < BMS_N; i++) {
 8002104:	2300      	movs	r3, #0
 8002106:	607b      	str	r3, [r7, #4]
 8002108:	e00d      	b.n	8002126 <_Z11parse_state6CANMsg+0x9e>
				BMS[i].flag_charger = 1;
 800210a:	4a10      	ldr	r2, [pc, #64]	@ (800214c <_Z11parse_state6CANMsg+0xc4>)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
 8002112:	fb01 f303 	mul.w	r3, r1, r3
 8002116:	4413      	add	r3, r2
 8002118:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800211c:	2201      	movs	r2, #1
 800211e:	601a      	str	r2, [r3, #0]
			for (int i = 0; i < BMS_N; i++) {
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	3301      	adds	r3, #1
 8002124:	607b      	str	r3, [r7, #4]
 8002126:	4b0a      	ldr	r3, [pc, #40]	@ (8002150 <_Z11parse_state6CANMsg+0xc8>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	429a      	cmp	r2, r3
 800212e:	dbec      	blt.n	800210a <_Z11parse_state6CANMsg+0x82>
			}

			current.flag_charger = 1;
 8002130:	4b0a      	ldr	r3, [pc, #40]	@ (800215c <_Z11parse_state6CANMsg+0xd4>)
 8002132:	2201      	movs	r2, #1
 8002134:	63da      	str	r2, [r3, #60]	@ 0x3c
			flag_charger = 1;
 8002136:	4b0a      	ldr	r3, [pc, #40]	@ (8002160 <_Z11parse_state6CANMsg+0xd8>)
 8002138:	2201      	movs	r2, #1
 800213a:	601a      	str	r2, [r3, #0]
		} else {
			// Serial.print("ID: ");
			// Serial.println(data.id);
		}
	}
}
 800213c:	bf00      	nop
 800213e:	3710      	adds	r7, #16
 8002140:	46bd      	mov	sp, r7
 8002142:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002146:	b004      	add	sp, #16
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	2400046c 	.word	0x2400046c
 8002150:	24000000 	.word	0x24000000
 8002154:	24000b94 	.word	0x24000b94
 8002158:	18ff50e7 	.word	0x18ff50e7
 800215c:	24000bcc 	.word	0x24000bcc
 8002160:	24000bc8 	.word	0x24000bc8

08002164 <_Z41__static_initialization_and_destruction_0v>:
 8002164:	b590      	push	{r4, r7, lr}
 8002166:	b085      	sub	sp, #20
 8002168:	af04      	add	r7, sp, #16
		};
 800216a:	4c3a      	ldr	r4, [pc, #232]	@ (8002254 <_Z41__static_initialization_and_destruction_0v+0xf0>)
 800216c:	2300      	movs	r3, #0
 800216e:	9303      	str	r3, [sp, #12]
 8002170:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8002174:	9302      	str	r3, [sp, #8]
 8002176:	2313      	movs	r3, #19
 8002178:	9301      	str	r3, [sp, #4]
 800217a:	233c      	movs	r3, #60	@ 0x3c
 800217c:	9300      	str	r3, [sp, #0]
 800217e:	f44f 632f 	mov.w	r3, #2800	@ 0xaf0
 8002182:	f241 0268 	movw	r2, #4200	@ 0x1068
 8002186:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 800218a:	4620      	mov	r0, r4
 800218c:	f7fe faae 	bl	80006ec <_ZN7BMS_MODC1Emiiihji>
 8002190:	f504 74b6 	add.w	r4, r4, #364	@ 0x16c
 8002194:	2332      	movs	r3, #50	@ 0x32
 8002196:	9303      	str	r3, [sp, #12]
 8002198:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 800219c:	9302      	str	r3, [sp, #8]
 800219e:	2313      	movs	r3, #19
 80021a0:	9301      	str	r3, [sp, #4]
 80021a2:	233c      	movs	r3, #60	@ 0x3c
 80021a4:	9300      	str	r3, [sp, #0]
 80021a6:	f44f 632f 	mov.w	r3, #2800	@ 0xaf0
 80021aa:	f241 0268 	movw	r2, #4200	@ 0x1068
 80021ae:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 80021b2:	4620      	mov	r0, r4
 80021b4:	f7fe fa9a 	bl	80006ec <_ZN7BMS_MODC1Emiiihji>
 80021b8:	f504 74b6 	add.w	r4, r4, #364	@ 0x16c
 80021bc:	2364      	movs	r3, #100	@ 0x64
 80021be:	9303      	str	r3, [sp, #12]
 80021c0:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 80021c4:	9302      	str	r3, [sp, #8]
 80021c6:	2313      	movs	r3, #19
 80021c8:	9301      	str	r3, [sp, #4]
 80021ca:	233c      	movs	r3, #60	@ 0x3c
 80021cc:	9300      	str	r3, [sp, #0]
 80021ce:	f44f 632f 	mov.w	r3, #2800	@ 0xaf0
 80021d2:	f241 0268 	movw	r2, #4200	@ 0x1068
 80021d6:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 80021da:	4620      	mov	r0, r4
 80021dc:	f7fe fa86 	bl	80006ec <_ZN7BMS_MODC1Emiiihji>
 80021e0:	f504 74b6 	add.w	r4, r4, #364	@ 0x16c
 80021e4:	2396      	movs	r3, #150	@ 0x96
 80021e6:	9303      	str	r3, [sp, #12]
 80021e8:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 80021ec:	9302      	str	r3, [sp, #8]
 80021ee:	2313      	movs	r3, #19
 80021f0:	9301      	str	r3, [sp, #4]
 80021f2:	233c      	movs	r3, #60	@ 0x3c
 80021f4:	9300      	str	r3, [sp, #0]
 80021f6:	f44f 632f 	mov.w	r3, #2800	@ 0xaf0
 80021fa:	f241 0268 	movw	r2, #4200	@ 0x1068
 80021fe:	f44f 71c3 	mov.w	r1, #390	@ 0x186
 8002202:	4620      	mov	r0, r4
 8002204:	f7fe fa72 	bl	80006ec <_ZN7BMS_MODC1Emiiihji>
 8002208:	f504 70b6 	add.w	r0, r4, #364	@ 0x16c
 800220c:	23c8      	movs	r3, #200	@ 0xc8
 800220e:	9303      	str	r3, [sp, #12]
 8002210:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8002214:	9302      	str	r3, [sp, #8]
 8002216:	2313      	movs	r3, #19
 8002218:	9301      	str	r3, [sp, #4]
 800221a:	233c      	movs	r3, #60	@ 0x3c
 800221c:	9300      	str	r3, [sp, #0]
 800221e:	f44f 632f 	mov.w	r3, #2800	@ 0xaf0
 8002222:	f241 0268 	movw	r2, #4200	@ 0x1068
 8002226:	f44f 71d2 	mov.w	r1, #420	@ 0x1a4
 800222a:	f7fe fa5f 	bl	80006ec <_ZN7BMS_MODC1Emiiihji>
CPU_MOD CPU(CPU_ID_send, CPU_ID_recv, 500); //Same with CPU, rest of vehicle
 800222e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002232:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002236:	2120      	movs	r1, #32
 8002238:	4807      	ldr	r0, [pc, #28]	@ (8002258 <_Z41__static_initialization_and_destruction_0v+0xf4>)
 800223a:	f7fe fe3b 	bl	8000eb4 <_ZN7CPU_MODC1Emmi>
Current_MOD current(Current_ID, Current_max); //Class for current measurement
 800223e:	22c8      	movs	r2, #200	@ 0xc8
 8002240:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8002244:	4805      	ldr	r0, [pc, #20]	@ (800225c <_Z41__static_initialization_and_destruction_0v+0xf8>)
 8002246:	f7fe ff0f 	bl	8001068 <_ZN11Current_MODC1Emi>
}
 800224a:	bf00      	nop
 800224c:	3704      	adds	r7, #4
 800224e:	46bd      	mov	sp, r7
 8002250:	bd90      	pop	{r4, r7, pc}
 8002252:	bf00      	nop
 8002254:	2400046c 	.word	0x2400046c
 8002258:	24000b94 	.word	0x24000b94
 800225c:	24000bcc 	.word	0x24000bcc

08002260 <_GLOBAL__sub_I_BMS>:
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
 8002264:	f7ff ff7e 	bl	8002164 <_Z41__static_initialization_and_destruction_0v>
 8002268:	bd80      	pop	{r7, pc}
	...

0800226c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002272:	4b0a      	ldr	r3, [pc, #40]	@ (800229c <HAL_MspInit+0x30>)
 8002274:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002278:	4a08      	ldr	r2, [pc, #32]	@ (800229c <HAL_MspInit+0x30>)
 800227a:	f043 0302 	orr.w	r3, r3, #2
 800227e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002282:	4b06      	ldr	r3, [pc, #24]	@ (800229c <HAL_MspInit+0x30>)
 8002284:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002288:	f003 0302 	and.w	r3, r3, #2
 800228c:	607b      	str	r3, [r7, #4]
 800228e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002290:	bf00      	nop
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr
 800229c:	58024400 	.word	0x58024400

080022a0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b08c      	sub	sp, #48	@ 0x30
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a8:	f107 031c 	add.w	r3, r7, #28
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	605a      	str	r2, [r3, #4]
 80022b2:	609a      	str	r2, [r3, #8]
 80022b4:	60da      	str	r2, [r3, #12]
 80022b6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a31      	ldr	r2, [pc, #196]	@ (8002384 <HAL_ADC_MspInit+0xe4>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d12b      	bne.n	800231a <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80022c2:	4b31      	ldr	r3, [pc, #196]	@ (8002388 <HAL_ADC_MspInit+0xe8>)
 80022c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80022c8:	4a2f      	ldr	r2, [pc, #188]	@ (8002388 <HAL_ADC_MspInit+0xe8>)
 80022ca:	f043 0320 	orr.w	r3, r3, #32
 80022ce:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80022d2:	4b2d      	ldr	r3, [pc, #180]	@ (8002388 <HAL_ADC_MspInit+0xe8>)
 80022d4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80022d8:	f003 0320 	and.w	r3, r3, #32
 80022dc:	61bb      	str	r3, [r7, #24]
 80022de:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80022e0:	4b29      	ldr	r3, [pc, #164]	@ (8002388 <HAL_ADC_MspInit+0xe8>)
 80022e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022e6:	4a28      	ldr	r2, [pc, #160]	@ (8002388 <HAL_ADC_MspInit+0xe8>)
 80022e8:	f043 0320 	orr.w	r3, r3, #32
 80022ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022f0:	4b25      	ldr	r3, [pc, #148]	@ (8002388 <HAL_ADC_MspInit+0xe8>)
 80022f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022f6:	f003 0320 	and.w	r3, r3, #32
 80022fa:	617b      	str	r3, [r7, #20]
 80022fc:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80022fe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002302:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002304:	2303      	movs	r3, #3
 8002306:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002308:	2300      	movs	r3, #0
 800230a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800230c:	f107 031c 	add.w	r3, r7, #28
 8002310:	4619      	mov	r1, r3
 8002312:	481e      	ldr	r0, [pc, #120]	@ (800238c <HAL_ADC_MspInit+0xec>)
 8002314:	f003 fdbe 	bl	8005e94 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002318:	e02f      	b.n	800237a <HAL_ADC_MspInit+0xda>
  else if(hadc->Instance==ADC3)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a1c      	ldr	r2, [pc, #112]	@ (8002390 <HAL_ADC_MspInit+0xf0>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d12a      	bne.n	800237a <HAL_ADC_MspInit+0xda>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002324:	4b18      	ldr	r3, [pc, #96]	@ (8002388 <HAL_ADC_MspInit+0xe8>)
 8002326:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800232a:	4a17      	ldr	r2, [pc, #92]	@ (8002388 <HAL_ADC_MspInit+0xe8>)
 800232c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002330:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002334:	4b14      	ldr	r3, [pc, #80]	@ (8002388 <HAL_ADC_MspInit+0xe8>)
 8002336:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800233a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800233e:	613b      	str	r3, [r7, #16]
 8002340:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002342:	4b11      	ldr	r3, [pc, #68]	@ (8002388 <HAL_ADC_MspInit+0xe8>)
 8002344:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002348:	4a0f      	ldr	r2, [pc, #60]	@ (8002388 <HAL_ADC_MspInit+0xe8>)
 800234a:	f043 0320 	orr.w	r3, r3, #32
 800234e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002352:	4b0d      	ldr	r3, [pc, #52]	@ (8002388 <HAL_ADC_MspInit+0xe8>)
 8002354:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002358:	f003 0320 	and.w	r3, r3, #32
 800235c:	60fb      	str	r3, [r7, #12]
 800235e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002360:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002364:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002366:	2303      	movs	r3, #3
 8002368:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236a:	2300      	movs	r3, #0
 800236c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800236e:	f107 031c 	add.w	r3, r7, #28
 8002372:	4619      	mov	r1, r3
 8002374:	4805      	ldr	r0, [pc, #20]	@ (800238c <HAL_ADC_MspInit+0xec>)
 8002376:	f003 fd8d 	bl	8005e94 <HAL_GPIO_Init>
}
 800237a:	bf00      	nop
 800237c:	3730      	adds	r7, #48	@ 0x30
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	40022000 	.word	0x40022000
 8002388:	58024400 	.word	0x58024400
 800238c:	58021400 	.word	0x58021400
 8002390:	58026000 	.word	0x58026000

08002394 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b0ba      	sub	sp, #232	@ 0xe8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800239c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80023a0:	2200      	movs	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]
 80023a4:	605a      	str	r2, [r3, #4]
 80023a6:	609a      	str	r2, [r3, #8]
 80023a8:	60da      	str	r2, [r3, #12]
 80023aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023ac:	f107 0318 	add.w	r3, r7, #24
 80023b0:	22b8      	movs	r2, #184	@ 0xb8
 80023b2:	2100      	movs	r1, #0
 80023b4:	4618      	mov	r0, r3
 80023b6:	f008 fd73 	bl	800aea0 <memset>
  if(hfdcan->Instance==FDCAN1)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a5a      	ldr	r2, [pc, #360]	@ (8002528 <HAL_FDCAN_MspInit+0x194>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d157      	bne.n	8002474 <HAL_FDCAN_MspInit+0xe0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80023c4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80023c8:	f04f 0300 	mov.w	r3, #0
 80023cc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 80023d0:	2300      	movs	r3, #0
 80023d2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023d6:	f107 0318 	add.w	r3, r7, #24
 80023da:	4618      	mov	r0, r3
 80023dc:	f004 fed4 	bl	8007188 <HAL_RCCEx_PeriphCLKConfig>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 80023e6:	f7ff fc4f 	bl	8001c88 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80023ea:	4b50      	ldr	r3, [pc, #320]	@ (800252c <HAL_FDCAN_MspInit+0x198>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	3301      	adds	r3, #1
 80023f0:	4a4e      	ldr	r2, [pc, #312]	@ (800252c <HAL_FDCAN_MspInit+0x198>)
 80023f2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80023f4:	4b4d      	ldr	r3, [pc, #308]	@ (800252c <HAL_FDCAN_MspInit+0x198>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d10e      	bne.n	800241a <HAL_FDCAN_MspInit+0x86>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80023fc:	4b4c      	ldr	r3, [pc, #304]	@ (8002530 <HAL_FDCAN_MspInit+0x19c>)
 80023fe:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002402:	4a4b      	ldr	r2, [pc, #300]	@ (8002530 <HAL_FDCAN_MspInit+0x19c>)
 8002404:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002408:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800240c:	4b48      	ldr	r3, [pc, #288]	@ (8002530 <HAL_FDCAN_MspInit+0x19c>)
 800240e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002412:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002416:	617b      	str	r3, [r7, #20]
 8002418:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800241a:	4b45      	ldr	r3, [pc, #276]	@ (8002530 <HAL_FDCAN_MspInit+0x19c>)
 800241c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002420:	4a43      	ldr	r2, [pc, #268]	@ (8002530 <HAL_FDCAN_MspInit+0x19c>)
 8002422:	f043 0308 	orr.w	r3, r3, #8
 8002426:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800242a:	4b41      	ldr	r3, [pc, #260]	@ (8002530 <HAL_FDCAN_MspInit+0x19c>)
 800242c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002430:	f003 0308 	and.w	r3, r3, #8
 8002434:	613b      	str	r3, [r7, #16]
 8002436:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002438:	2303      	movs	r3, #3
 800243a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800243e:	2302      	movs	r3, #2
 8002440:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002444:	2300      	movs	r3, #0
 8002446:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800244a:	2300      	movs	r3, #0
 800244c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002450:	2309      	movs	r3, #9
 8002452:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002456:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800245a:	4619      	mov	r1, r3
 800245c:	4835      	ldr	r0, [pc, #212]	@ (8002534 <HAL_FDCAN_MspInit+0x1a0>)
 800245e:	f003 fd19 	bl	8005e94 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8002462:	2200      	movs	r2, #0
 8002464:	2100      	movs	r1, #0
 8002466:	2013      	movs	r0, #19
 8002468:	f002 fb11 	bl	8004a8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800246c:	2013      	movs	r0, #19
 800246e:	f002 fb28 	bl	8004ac2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 8002472:	e054      	b.n	800251e <HAL_FDCAN_MspInit+0x18a>
  else if(hfdcan->Instance==FDCAN2)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a2f      	ldr	r2, [pc, #188]	@ (8002538 <HAL_FDCAN_MspInit+0x1a4>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d14f      	bne.n	800251e <HAL_FDCAN_MspInit+0x18a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800247e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002482:	f04f 0300 	mov.w	r3, #0
 8002486:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 800248a:	2300      	movs	r3, #0
 800248c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002490:	f107 0318 	add.w	r3, r7, #24
 8002494:	4618      	mov	r0, r3
 8002496:	f004 fe77 	bl	8007188 <HAL_RCCEx_PeriphCLKConfig>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <HAL_FDCAN_MspInit+0x110>
      Error_Handler();
 80024a0:	f7ff fbf2 	bl	8001c88 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80024a4:	4b21      	ldr	r3, [pc, #132]	@ (800252c <HAL_FDCAN_MspInit+0x198>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	3301      	adds	r3, #1
 80024aa:	4a20      	ldr	r2, [pc, #128]	@ (800252c <HAL_FDCAN_MspInit+0x198>)
 80024ac:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80024ae:	4b1f      	ldr	r3, [pc, #124]	@ (800252c <HAL_FDCAN_MspInit+0x198>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	d10e      	bne.n	80024d4 <HAL_FDCAN_MspInit+0x140>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80024b6:	4b1e      	ldr	r3, [pc, #120]	@ (8002530 <HAL_FDCAN_MspInit+0x19c>)
 80024b8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80024bc:	4a1c      	ldr	r2, [pc, #112]	@ (8002530 <HAL_FDCAN_MspInit+0x19c>)
 80024be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024c2:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80024c6:	4b1a      	ldr	r3, [pc, #104]	@ (8002530 <HAL_FDCAN_MspInit+0x19c>)
 80024c8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80024cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024d0:	60fb      	str	r3, [r7, #12]
 80024d2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024d4:	4b16      	ldr	r3, [pc, #88]	@ (8002530 <HAL_FDCAN_MspInit+0x19c>)
 80024d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024da:	4a15      	ldr	r2, [pc, #84]	@ (8002530 <HAL_FDCAN_MspInit+0x19c>)
 80024dc:	f043 0302 	orr.w	r3, r3, #2
 80024e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80024e4:	4b12      	ldr	r3, [pc, #72]	@ (8002530 <HAL_FDCAN_MspInit+0x19c>)
 80024e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024ea:	f003 0302 	and.w	r3, r3, #2
 80024ee:	60bb      	str	r3, [r7, #8]
 80024f0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80024f2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80024f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024fa:	2302      	movs	r3, #2
 80024fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002500:	2300      	movs	r3, #0
 8002502:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002506:	2300      	movs	r3, #0
 8002508:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800250c:	2309      	movs	r3, #9
 800250e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002512:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002516:	4619      	mov	r1, r3
 8002518:	4808      	ldr	r0, [pc, #32]	@ (800253c <HAL_FDCAN_MspInit+0x1a8>)
 800251a:	f003 fcbb 	bl	8005e94 <HAL_GPIO_Init>
}
 800251e:	bf00      	nop
 8002520:	37e8      	adds	r7, #232	@ 0xe8
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	4000a000 	.word	0x4000a000
 800252c:	24000c64 	.word	0x24000c64
 8002530:	58024400 	.word	0x58024400
 8002534:	58020c00 	.word	0x58020c00
 8002538:	4000a400 	.word	0x4000a400
 800253c:	58020400 	.word	0x58020400

08002540 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b0b8      	sub	sp, #224	@ 0xe0
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002548:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	605a      	str	r2, [r3, #4]
 8002552:	609a      	str	r2, [r3, #8]
 8002554:	60da      	str	r2, [r3, #12]
 8002556:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002558:	f107 0310 	add.w	r3, r7, #16
 800255c:	22b8      	movs	r2, #184	@ 0xb8
 800255e:	2100      	movs	r1, #0
 8002560:	4618      	mov	r0, r3
 8002562:	f008 fc9d 	bl	800aea0 <memset>
  if(huart->Instance==USART2)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a26      	ldr	r2, [pc, #152]	@ (8002604 <HAL_UART_MspInit+0xc4>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d145      	bne.n	80025fc <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002570:	f04f 0202 	mov.w	r2, #2
 8002574:	f04f 0300 	mov.w	r3, #0
 8002578:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800257c:	2300      	movs	r3, #0
 800257e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002582:	f107 0310 	add.w	r3, r7, #16
 8002586:	4618      	mov	r0, r3
 8002588:	f004 fdfe 	bl	8007188 <HAL_RCCEx_PeriphCLKConfig>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002592:	f7ff fb79 	bl	8001c88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002596:	4b1c      	ldr	r3, [pc, #112]	@ (8002608 <HAL_UART_MspInit+0xc8>)
 8002598:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800259c:	4a1a      	ldr	r2, [pc, #104]	@ (8002608 <HAL_UART_MspInit+0xc8>)
 800259e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025a2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80025a6:	4b18      	ldr	r3, [pc, #96]	@ (8002608 <HAL_UART_MspInit+0xc8>)
 80025a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80025ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025b0:	60fb      	str	r3, [r7, #12]
 80025b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025b4:	4b14      	ldr	r3, [pc, #80]	@ (8002608 <HAL_UART_MspInit+0xc8>)
 80025b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025ba:	4a13      	ldr	r2, [pc, #76]	@ (8002608 <HAL_UART_MspInit+0xc8>)
 80025bc:	f043 0301 	orr.w	r3, r3, #1
 80025c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80025c4:	4b10      	ldr	r3, [pc, #64]	@ (8002608 <HAL_UART_MspInit+0xc8>)
 80025c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025ca:	f003 0301 	and.w	r3, r3, #1
 80025ce:	60bb      	str	r3, [r7, #8]
 80025d0:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80025d2:	230c      	movs	r3, #12
 80025d4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025d8:	2302      	movs	r3, #2
 80025da:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025de:	2300      	movs	r3, #0
 80025e0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025e4:	2300      	movs	r3, #0
 80025e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025ea:	2307      	movs	r3, #7
 80025ec:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025f0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80025f4:	4619      	mov	r1, r3
 80025f6:	4805      	ldr	r0, [pc, #20]	@ (800260c <HAL_UART_MspInit+0xcc>)
 80025f8:	f003 fc4c 	bl	8005e94 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80025fc:	bf00      	nop
 80025fe:	37e0      	adds	r7, #224	@ 0xe0
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	40004400 	.word	0x40004400
 8002608:	58024400 	.word	0x58024400
 800260c:	58020000 	.word	0x58020000

08002610 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002614:	bf00      	nop
 8002616:	e7fd      	b.n	8002614 <NMI_Handler+0x4>

08002618 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800261c:	bf00      	nop
 800261e:	e7fd      	b.n	800261c <HardFault_Handler+0x4>

08002620 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002624:	bf00      	nop
 8002626:	e7fd      	b.n	8002624 <MemManage_Handler+0x4>

08002628 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800262c:	bf00      	nop
 800262e:	e7fd      	b.n	800262c <BusFault_Handler+0x4>

08002630 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002634:	bf00      	nop
 8002636:	e7fd      	b.n	8002634 <UsageFault_Handler+0x4>

08002638 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800263c:	bf00      	nop
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr

08002646 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002646:	b480      	push	{r7}
 8002648:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800264a:	bf00      	nop
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr

08002654 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002658:	bf00      	nop
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr

08002662 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002662:	b580      	push	{r7, lr}
 8002664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002666:	f000 f957 	bl	8002918 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800266a:	bf00      	nop
 800266c:	bd80      	pop	{r7, pc}
	...

08002670 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002674:	4802      	ldr	r0, [pc, #8]	@ (8002680 <FDCAN1_IT0_IRQHandler+0x10>)
 8002676:	f002 feff 	bl	8005478 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800267a:	bf00      	nop
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	24000164 	.word	0x24000164

08002684 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b086      	sub	sp, #24
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800268c:	4a14      	ldr	r2, [pc, #80]	@ (80026e0 <_sbrk+0x5c>)
 800268e:	4b15      	ldr	r3, [pc, #84]	@ (80026e4 <_sbrk+0x60>)
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002698:	4b13      	ldr	r3, [pc, #76]	@ (80026e8 <_sbrk+0x64>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d102      	bne.n	80026a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026a0:	4b11      	ldr	r3, [pc, #68]	@ (80026e8 <_sbrk+0x64>)
 80026a2:	4a12      	ldr	r2, [pc, #72]	@ (80026ec <_sbrk+0x68>)
 80026a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026a6:	4b10      	ldr	r3, [pc, #64]	@ (80026e8 <_sbrk+0x64>)
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4413      	add	r3, r2
 80026ae:	693a      	ldr	r2, [r7, #16]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d207      	bcs.n	80026c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026b4:	f008 fbfc 	bl	800aeb0 <__errno>
 80026b8:	4603      	mov	r3, r0
 80026ba:	220c      	movs	r2, #12
 80026bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026be:	f04f 33ff 	mov.w	r3, #4294967295
 80026c2:	e009      	b.n	80026d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026c4:	4b08      	ldr	r3, [pc, #32]	@ (80026e8 <_sbrk+0x64>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026ca:	4b07      	ldr	r3, [pc, #28]	@ (80026e8 <_sbrk+0x64>)
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4413      	add	r3, r2
 80026d2:	4a05      	ldr	r2, [pc, #20]	@ (80026e8 <_sbrk+0x64>)
 80026d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026d6:	68fb      	ldr	r3, [r7, #12]
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3718      	adds	r7, #24
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	24050000 	.word	0x24050000
 80026e4:	00000400 	.word	0x00000400
 80026e8:	24000c68 	.word	0x24000c68
 80026ec:	24000db8 	.word	0x24000db8

080026f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80026f4:	4b32      	ldr	r3, [pc, #200]	@ (80027c0 <SystemInit+0xd0>)
 80026f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026fa:	4a31      	ldr	r2, [pc, #196]	@ (80027c0 <SystemInit+0xd0>)
 80026fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002700:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002704:	4b2f      	ldr	r3, [pc, #188]	@ (80027c4 <SystemInit+0xd4>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 030f 	and.w	r3, r3, #15
 800270c:	2b06      	cmp	r3, #6
 800270e:	d807      	bhi.n	8002720 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002710:	4b2c      	ldr	r3, [pc, #176]	@ (80027c4 <SystemInit+0xd4>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f023 030f 	bic.w	r3, r3, #15
 8002718:	4a2a      	ldr	r2, [pc, #168]	@ (80027c4 <SystemInit+0xd4>)
 800271a:	f043 0307 	orr.w	r3, r3, #7
 800271e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002720:	4b29      	ldr	r3, [pc, #164]	@ (80027c8 <SystemInit+0xd8>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a28      	ldr	r2, [pc, #160]	@ (80027c8 <SystemInit+0xd8>)
 8002726:	f043 0301 	orr.w	r3, r3, #1
 800272a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800272c:	4b26      	ldr	r3, [pc, #152]	@ (80027c8 <SystemInit+0xd8>)
 800272e:	2200      	movs	r2, #0
 8002730:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002732:	4b25      	ldr	r3, [pc, #148]	@ (80027c8 <SystemInit+0xd8>)
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	4924      	ldr	r1, [pc, #144]	@ (80027c8 <SystemInit+0xd8>)
 8002738:	4b24      	ldr	r3, [pc, #144]	@ (80027cc <SystemInit+0xdc>)
 800273a:	4013      	ands	r3, r2
 800273c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800273e:	4b21      	ldr	r3, [pc, #132]	@ (80027c4 <SystemInit+0xd4>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0308 	and.w	r3, r3, #8
 8002746:	2b00      	cmp	r3, #0
 8002748:	d007      	beq.n	800275a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800274a:	4b1e      	ldr	r3, [pc, #120]	@ (80027c4 <SystemInit+0xd4>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f023 030f 	bic.w	r3, r3, #15
 8002752:	4a1c      	ldr	r2, [pc, #112]	@ (80027c4 <SystemInit+0xd4>)
 8002754:	f043 0307 	orr.w	r3, r3, #7
 8002758:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800275a:	4b1b      	ldr	r3, [pc, #108]	@ (80027c8 <SystemInit+0xd8>)
 800275c:	2200      	movs	r2, #0
 800275e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002760:	4b19      	ldr	r3, [pc, #100]	@ (80027c8 <SystemInit+0xd8>)
 8002762:	2200      	movs	r2, #0
 8002764:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002766:	4b18      	ldr	r3, [pc, #96]	@ (80027c8 <SystemInit+0xd8>)
 8002768:	2200      	movs	r2, #0
 800276a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800276c:	4b16      	ldr	r3, [pc, #88]	@ (80027c8 <SystemInit+0xd8>)
 800276e:	4a18      	ldr	r2, [pc, #96]	@ (80027d0 <SystemInit+0xe0>)
 8002770:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002772:	4b15      	ldr	r3, [pc, #84]	@ (80027c8 <SystemInit+0xd8>)
 8002774:	4a17      	ldr	r2, [pc, #92]	@ (80027d4 <SystemInit+0xe4>)
 8002776:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002778:	4b13      	ldr	r3, [pc, #76]	@ (80027c8 <SystemInit+0xd8>)
 800277a:	4a17      	ldr	r2, [pc, #92]	@ (80027d8 <SystemInit+0xe8>)
 800277c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800277e:	4b12      	ldr	r3, [pc, #72]	@ (80027c8 <SystemInit+0xd8>)
 8002780:	2200      	movs	r2, #0
 8002782:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002784:	4b10      	ldr	r3, [pc, #64]	@ (80027c8 <SystemInit+0xd8>)
 8002786:	4a14      	ldr	r2, [pc, #80]	@ (80027d8 <SystemInit+0xe8>)
 8002788:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800278a:	4b0f      	ldr	r3, [pc, #60]	@ (80027c8 <SystemInit+0xd8>)
 800278c:	2200      	movs	r2, #0
 800278e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002790:	4b0d      	ldr	r3, [pc, #52]	@ (80027c8 <SystemInit+0xd8>)
 8002792:	4a11      	ldr	r2, [pc, #68]	@ (80027d8 <SystemInit+0xe8>)
 8002794:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002796:	4b0c      	ldr	r3, [pc, #48]	@ (80027c8 <SystemInit+0xd8>)
 8002798:	2200      	movs	r2, #0
 800279a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800279c:	4b0a      	ldr	r3, [pc, #40]	@ (80027c8 <SystemInit+0xd8>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a09      	ldr	r2, [pc, #36]	@ (80027c8 <SystemInit+0xd8>)
 80027a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027a6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80027a8:	4b07      	ldr	r3, [pc, #28]	@ (80027c8 <SystemInit+0xd8>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80027ae:	4b0b      	ldr	r3, [pc, #44]	@ (80027dc <SystemInit+0xec>)
 80027b0:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80027b4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80027b6:	bf00      	nop
 80027b8:	46bd      	mov	sp, r7
 80027ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027be:	4770      	bx	lr
 80027c0:	e000ed00 	.word	0xe000ed00
 80027c4:	52002000 	.word	0x52002000
 80027c8:	58024400 	.word	0x58024400
 80027cc:	eaf6ed7f 	.word	0xeaf6ed7f
 80027d0:	02020200 	.word	0x02020200
 80027d4:	01ff0000 	.word	0x01ff0000
 80027d8:	01010280 	.word	0x01010280
 80027dc:	52004000 	.word	0x52004000

080027e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80027e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002818 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80027e4:	f7ff ff84 	bl	80026f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027e8:	480c      	ldr	r0, [pc, #48]	@ (800281c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80027ea:	490d      	ldr	r1, [pc, #52]	@ (8002820 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80027ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002824 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80027ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027f0:	e002      	b.n	80027f8 <LoopCopyDataInit>

080027f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027f6:	3304      	adds	r3, #4

080027f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027fc:	d3f9      	bcc.n	80027f2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002828 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002800:	4c0a      	ldr	r4, [pc, #40]	@ (800282c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002802:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002804:	e001      	b.n	800280a <LoopFillZerobss>

08002806 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002806:	6013      	str	r3, [r2, #0]
   adds r2, r2, #4
 8002808:	3204      	adds	r2, #4

0800280a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800280a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800280c:	d3fb      	bcc.n	8002806 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800280e:	f008 fb55 	bl	800aebc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002812:	f7fe fcad 	bl	8001170 <main>
  bx  lr
 8002816:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002818:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 800281c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002820:	24000068 	.word	0x24000068
  ldr r2, =_sidata
 8002824:	0800bb34 	.word	0x0800bb34
  ldr r2, =_sbss
 8002828:	24000068 	.word	0x24000068
  ldr r4, =_ebss
 800282c:	24000db8 	.word	0x24000db8

08002830 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002830:	e7fe      	b.n	8002830 <ADC3_IRQHandler>
	...

08002834 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800283a:	2003      	movs	r0, #3
 800283c:	f002 f91c 	bl	8004a78 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002840:	f004 facc 	bl	8006ddc <HAL_RCC_GetSysClockFreq>
 8002844:	4602      	mov	r2, r0
 8002846:	4b15      	ldr	r3, [pc, #84]	@ (800289c <HAL_Init+0x68>)
 8002848:	699b      	ldr	r3, [r3, #24]
 800284a:	0a1b      	lsrs	r3, r3, #8
 800284c:	f003 030f 	and.w	r3, r3, #15
 8002850:	4913      	ldr	r1, [pc, #76]	@ (80028a0 <HAL_Init+0x6c>)
 8002852:	5ccb      	ldrb	r3, [r1, r3]
 8002854:	f003 031f 	and.w	r3, r3, #31
 8002858:	fa22 f303 	lsr.w	r3, r2, r3
 800285c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800285e:	4b0f      	ldr	r3, [pc, #60]	@ (800289c <HAL_Init+0x68>)
 8002860:	699b      	ldr	r3, [r3, #24]
 8002862:	f003 030f 	and.w	r3, r3, #15
 8002866:	4a0e      	ldr	r2, [pc, #56]	@ (80028a0 <HAL_Init+0x6c>)
 8002868:	5cd3      	ldrb	r3, [r2, r3]
 800286a:	f003 031f 	and.w	r3, r3, #31
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	fa22 f303 	lsr.w	r3, r2, r3
 8002874:	4a0b      	ldr	r2, [pc, #44]	@ (80028a4 <HAL_Init+0x70>)
 8002876:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002878:	4a0b      	ldr	r2, [pc, #44]	@ (80028a8 <HAL_Init+0x74>)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800287e:	200f      	movs	r0, #15
 8002880:	f000 f814 	bl	80028ac <HAL_InitTick>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d001      	beq.n	800288e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e002      	b.n	8002894 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800288e:	f7ff fced 	bl	800226c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002892:	2300      	movs	r3, #0
}
 8002894:	4618      	mov	r0, r3
 8002896:	3708      	adds	r7, #8
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	58024400 	.word	0x58024400
 80028a0:	0800baa4 	.word	0x0800baa4
 80028a4:	2400000c 	.word	0x2400000c
 80028a8:	24000008 	.word	0x24000008

080028ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80028b4:	4b15      	ldr	r3, [pc, #84]	@ (800290c <HAL_InitTick+0x60>)
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d101      	bne.n	80028c0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e021      	b.n	8002904 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80028c0:	4b13      	ldr	r3, [pc, #76]	@ (8002910 <HAL_InitTick+0x64>)
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	4b11      	ldr	r3, [pc, #68]	@ (800290c <HAL_InitTick+0x60>)
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	4619      	mov	r1, r3
 80028ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80028d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028d6:	4618      	mov	r0, r3
 80028d8:	f002 f901 	bl	8004ade <HAL_SYSTICK_Config>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e00e      	b.n	8002904 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2b0f      	cmp	r3, #15
 80028ea:	d80a      	bhi.n	8002902 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028ec:	2200      	movs	r2, #0
 80028ee:	6879      	ldr	r1, [r7, #4]
 80028f0:	f04f 30ff 	mov.w	r0, #4294967295
 80028f4:	f002 f8cb 	bl	8004a8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028f8:	4a06      	ldr	r2, [pc, #24]	@ (8002914 <HAL_InitTick+0x68>)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028fe:	2300      	movs	r3, #0
 8002900:	e000      	b.n	8002904 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
}
 8002904:	4618      	mov	r0, r3
 8002906:	3708      	adds	r7, #8
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	24000014 	.word	0x24000014
 8002910:	24000008 	.word	0x24000008
 8002914:	24000010 	.word	0x24000010

08002918 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800291c:	4b06      	ldr	r3, [pc, #24]	@ (8002938 <HAL_IncTick+0x20>)
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	461a      	mov	r2, r3
 8002922:	4b06      	ldr	r3, [pc, #24]	@ (800293c <HAL_IncTick+0x24>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4413      	add	r3, r2
 8002928:	4a04      	ldr	r2, [pc, #16]	@ (800293c <HAL_IncTick+0x24>)
 800292a:	6013      	str	r3, [r2, #0]
}
 800292c:	bf00      	nop
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	24000014 	.word	0x24000014
 800293c:	24000c6c 	.word	0x24000c6c

08002940 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
  return uwTick;
 8002944:	4b03      	ldr	r3, [pc, #12]	@ (8002954 <HAL_GetTick+0x14>)
 8002946:	681b      	ldr	r3, [r3, #0]
}
 8002948:	4618      	mov	r0, r3
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	24000c6c 	.word	0x24000c6c

08002958 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	431a      	orrs	r2, r3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	609a      	str	r2, [r3, #8]
}
 8002972:	bf00      	nop
 8002974:	370c      	adds	r7, #12
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr

0800297e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800297e:	b480      	push	{r7}
 8002980:	b083      	sub	sp, #12
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
 8002986:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	431a      	orrs	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	609a      	str	r2, [r3, #8]
}
 8002998:	bf00      	nop
 800299a:	370c      	adds	r7, #12
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	370c      	adds	r7, #12
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr

080029c0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b087      	sub	sp, #28
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	607a      	str	r2, [r7, #4]
 80029cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	3360      	adds	r3, #96	@ 0x60
 80029d2:	461a      	mov	r2, r3
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	4413      	add	r3, r2
 80029da:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	4a10      	ldr	r2, [pc, #64]	@ (8002a20 <LL_ADC_SetOffset+0x60>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d10b      	bne.n	80029fc <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	4313      	orrs	r3, r2
 80029f2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80029fa:	e00b      	b.n	8002a14 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	430b      	orrs	r3, r1
 8002a0e:	431a      	orrs	r2, r3
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	601a      	str	r2, [r3, #0]
}
 8002a14:	bf00      	nop
 8002a16:	371c      	adds	r7, #28
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr
 8002a20:	58026000 	.word	0x58026000

08002a24 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b085      	sub	sp, #20
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	3360      	adds	r3, #96	@ 0x60
 8002a32:	461a      	mov	r2, r3
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	4413      	add	r3, r2
 8002a3a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3714      	adds	r7, #20
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr

08002a50 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b085      	sub	sp, #20
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	60f8      	str	r0, [r7, #12]
 8002a58:	60b9      	str	r1, [r7, #8]
 8002a5a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	691b      	ldr	r3, [r3, #16]
 8002a60:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	f003 031f 	and.w	r3, r3, #31
 8002a6a:	6879      	ldr	r1, [r7, #4]
 8002a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a70:	431a      	orrs	r2, r3
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	611a      	str	r2, [r3, #16]
}
 8002a76:	bf00      	nop
 8002a78:	3714      	adds	r7, #20
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
	...

08002a84 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b087      	sub	sp, #28
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	60b9      	str	r1, [r7, #8]
 8002a8e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	4a0c      	ldr	r2, [pc, #48]	@ (8002ac4 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d00e      	beq.n	8002ab6 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	3360      	adds	r3, #96	@ 0x60
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	4413      	add	r3, r2
 8002aa4:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	431a      	orrs	r2, r3
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	601a      	str	r2, [r3, #0]
  }
}
 8002ab6:	bf00      	nop
 8002ab8:	371c      	adds	r7, #28
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	58026000 	.word	0x58026000

08002ac8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b087      	sub	sp, #28
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	60f8      	str	r0, [r7, #12]
 8002ad0:	60b9      	str	r1, [r7, #8]
 8002ad2:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	4a0c      	ldr	r2, [pc, #48]	@ (8002b08 <LL_ADC_SetOffsetSaturation+0x40>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d10e      	bne.n	8002afa <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	3360      	adds	r3, #96	@ 0x60
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	4413      	add	r3, r2
 8002ae8:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	431a      	orrs	r2, r3
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8002afa:	bf00      	nop
 8002afc:	371c      	adds	r7, #28
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	58026000 	.word	0x58026000

08002b0c <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b087      	sub	sp, #28
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	60f8      	str	r0, [r7, #12]
 8002b14:	60b9      	str	r1, [r7, #8]
 8002b16:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	4a0c      	ldr	r2, [pc, #48]	@ (8002b4c <LL_ADC_SetOffsetSign+0x40>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d10e      	bne.n	8002b3e <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	3360      	adds	r3, #96	@ 0x60
 8002b24:	461a      	mov	r2, r3
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	4413      	add	r3, r2
 8002b2c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	431a      	orrs	r2, r3
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8002b3e:	bf00      	nop
 8002b40:	371c      	adds	r7, #28
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop
 8002b4c:	58026000 	.word	0x58026000

08002b50 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b087      	sub	sp, #28
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	60b9      	str	r1, [r7, #8]
 8002b5a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	3360      	adds	r3, #96	@ 0x60
 8002b60:	461a      	mov	r2, r3
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	4413      	add	r3, r2
 8002b68:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	4a0c      	ldr	r2, [pc, #48]	@ (8002ba0 <LL_ADC_SetOffsetState+0x50>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d108      	bne.n	8002b84 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	431a      	orrs	r2, r3
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8002b82:	e007      	b.n	8002b94 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	431a      	orrs	r2, r3
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	601a      	str	r2, [r3, #0]
}
 8002b94:	bf00      	nop
 8002b96:	371c      	adds	r7, #28
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr
 8002ba0:	58026000 	.word	0x58026000

08002ba4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d101      	bne.n	8002bbc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e000      	b.n	8002bbe <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002bbc:	2300      	movs	r3, #0
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	370c      	adds	r7, #12
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr

08002bca <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002bca:	b480      	push	{r7}
 8002bcc:	b087      	sub	sp, #28
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	60f8      	str	r0, [r7, #12]
 8002bd2:	60b9      	str	r1, [r7, #8]
 8002bd4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	3330      	adds	r3, #48	@ 0x30
 8002bda:	461a      	mov	r2, r3
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	0a1b      	lsrs	r3, r3, #8
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	f003 030c 	and.w	r3, r3, #12
 8002be6:	4413      	add	r3, r2
 8002be8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	f003 031f 	and.w	r3, r3, #31
 8002bf4:	211f      	movs	r1, #31
 8002bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bfa:	43db      	mvns	r3, r3
 8002bfc:	401a      	ands	r2, r3
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	0e9b      	lsrs	r3, r3, #26
 8002c02:	f003 011f 	and.w	r1, r3, #31
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	f003 031f 	and.w	r3, r3, #31
 8002c0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c10:	431a      	orrs	r2, r3
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002c16:	bf00      	nop
 8002c18:	371c      	adds	r7, #28
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr

08002c22 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002c22:	b480      	push	{r7}
 8002c24:	b087      	sub	sp, #28
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	60f8      	str	r0, [r7, #12]
 8002c2a:	60b9      	str	r1, [r7, #8]
 8002c2c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	3314      	adds	r3, #20
 8002c32:	461a      	mov	r2, r3
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	0e5b      	lsrs	r3, r3, #25
 8002c38:	009b      	lsls	r3, r3, #2
 8002c3a:	f003 0304 	and.w	r3, r3, #4
 8002c3e:	4413      	add	r3, r2
 8002c40:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	0d1b      	lsrs	r3, r3, #20
 8002c4a:	f003 031f 	and.w	r3, r3, #31
 8002c4e:	2107      	movs	r1, #7
 8002c50:	fa01 f303 	lsl.w	r3, r1, r3
 8002c54:	43db      	mvns	r3, r3
 8002c56:	401a      	ands	r2, r3
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	0d1b      	lsrs	r3, r3, #20
 8002c5c:	f003 031f 	and.w	r3, r3, #31
 8002c60:	6879      	ldr	r1, [r7, #4]
 8002c62:	fa01 f303 	lsl.w	r3, r1, r3
 8002c66:	431a      	orrs	r2, r3
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002c6c:	bf00      	nop
 8002c6e:	371c      	adds	r7, #28
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr

08002c78 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b085      	sub	sp, #20
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	60f8      	str	r0, [r7, #12]
 8002c80:	60b9      	str	r1, [r7, #8]
 8002c82:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	4a1a      	ldr	r2, [pc, #104]	@ (8002cf0 <LL_ADC_SetChannelSingleDiff+0x78>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d115      	bne.n	8002cb8 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c98:	43db      	mvns	r3, r3
 8002c9a:	401a      	ands	r2, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f003 0318 	and.w	r3, r3, #24
 8002ca2:	4914      	ldr	r1, [pc, #80]	@ (8002cf4 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002ca4:	40d9      	lsrs	r1, r3
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	400b      	ands	r3, r1
 8002caa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002cae:	431a      	orrs	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002cb6:	e014      	b.n	8002ce2 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002cc4:	43db      	mvns	r3, r3
 8002cc6:	401a      	ands	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f003 0318 	and.w	r3, r3, #24
 8002cce:	4909      	ldr	r1, [pc, #36]	@ (8002cf4 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002cd0:	40d9      	lsrs	r1, r3
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	400b      	ands	r3, r1
 8002cd6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002cda:	431a      	orrs	r2, r3
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8002ce2:	bf00      	nop
 8002ce4:	3714      	adds	r7, #20
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	58026000 	.word	0x58026000
 8002cf4:	000fffff 	.word	0x000fffff

08002cf8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f003 031f 	and.w	r3, r3, #31
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689a      	ldr	r2, [r3, #8]
 8002d3c:	4b04      	ldr	r3, [pc, #16]	@ (8002d50 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002d3e:	4013      	ands	r3, r2
 8002d40:	687a      	ldr	r2, [r7, #4]
 8002d42:	6093      	str	r3, [r2, #8]
}
 8002d44:	bf00      	nop
 8002d46:	370c      	adds	r7, #12
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr
 8002d50:	5fffffc0 	.word	0x5fffffc0

08002d54 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d68:	d101      	bne.n	8002d6e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e000      	b.n	8002d70 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002d6e:	2300      	movs	r3, #0
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	689a      	ldr	r2, [r3, #8]
 8002d88:	4b05      	ldr	r3, [pc, #20]	@ (8002da0 <LL_ADC_EnableInternalRegulator+0x24>)
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002d94:	bf00      	nop
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr
 8002da0:	6fffffc0 	.word	0x6fffffc0

08002da4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002db4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002db8:	d101      	bne.n	8002dbe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e000      	b.n	8002dc0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002dbe:	2300      	movs	r3, #0
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	370c      	adds	r7, #12
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr

08002dcc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	689a      	ldr	r2, [r3, #8]
 8002dd8:	4b05      	ldr	r3, [pc, #20]	@ (8002df0 <LL_ADC_Enable+0x24>)
 8002dda:	4013      	ands	r3, r2
 8002ddc:	f043 0201 	orr.w	r2, r3, #1
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002de4:	bf00      	nop
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr
 8002df0:	7fffffc0 	.word	0x7fffffc0

08002df4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	689a      	ldr	r2, [r3, #8]
 8002e00:	4b05      	ldr	r3, [pc, #20]	@ (8002e18 <LL_ADC_Disable+0x24>)
 8002e02:	4013      	ands	r3, r2
 8002e04:	f043 0202 	orr.w	r2, r3, #2
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002e0c:	bf00      	nop
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr
 8002e18:	7fffffc0 	.word	0x7fffffc0

08002e1c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f003 0301 	and.w	r3, r3, #1
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d101      	bne.n	8002e34 <LL_ADC_IsEnabled+0x18>
 8002e30:	2301      	movs	r3, #1
 8002e32:	e000      	b.n	8002e36 <LL_ADC_IsEnabled+0x1a>
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	370c      	adds	r7, #12
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr

08002e42 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002e42:	b480      	push	{r7}
 8002e44:	b083      	sub	sp, #12
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f003 0302 	and.w	r3, r3, #2
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d101      	bne.n	8002e5a <LL_ADC_IsDisableOngoing+0x18>
 8002e56:	2301      	movs	r3, #1
 8002e58:	e000      	b.n	8002e5c <LL_ADC_IsDisableOngoing+0x1a>
 8002e5a:	2300      	movs	r3, #0
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	370c      	adds	r7, #12
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr

08002e68 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	689a      	ldr	r2, [r3, #8]
 8002e74:	4b05      	ldr	r3, [pc, #20]	@ (8002e8c <LL_ADC_REG_StartConversion+0x24>)
 8002e76:	4013      	ands	r3, r2
 8002e78:	f043 0204 	orr.w	r2, r3, #4
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr
 8002e8c:	7fffffc0 	.word	0x7fffffc0

08002e90 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	689a      	ldr	r2, [r3, #8]
 8002e9c:	4b05      	ldr	r3, [pc, #20]	@ (8002eb4 <LL_ADC_REG_StopConversion+0x24>)
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	f043 0210 	orr.w	r2, r3, #16
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002ea8:	bf00      	nop
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr
 8002eb4:	7fffffc0 	.word	0x7fffffc0

08002eb8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f003 0304 	and.w	r3, r3, #4
 8002ec8:	2b04      	cmp	r3, #4
 8002eca:	d101      	bne.n	8002ed0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e000      	b.n	8002ed2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	370c      	adds	r7, #12
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
	...

08002ee0 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	689a      	ldr	r2, [r3, #8]
 8002eec:	4b05      	ldr	r3, [pc, #20]	@ (8002f04 <LL_ADC_INJ_StopConversion+0x24>)
 8002eee:	4013      	ands	r3, r2
 8002ef0:	f043 0220 	orr.w	r2, r3, #32
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002ef8:	bf00      	nop
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr
 8002f04:	7fffffc0 	.word	0x7fffffc0

08002f08 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	f003 0308 	and.w	r3, r3, #8
 8002f18:	2b08      	cmp	r3, #8
 8002f1a:	d101      	bne.n	8002f20 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e000      	b.n	8002f22 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002f20:	2300      	movs	r3, #0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	370c      	adds	r7, #12
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
	...

08002f30 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f30:	b590      	push	{r4, r7, lr}
 8002f32:	b089      	sub	sp, #36	@ 0x24
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d101      	bne.n	8002f4a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e1ee      	b.n	8003328 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	691b      	ldr	r3, [r3, #16]
 8002f4e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d109      	bne.n	8002f6c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f7ff f9a1 	bl	80022a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4618      	mov	r0, r3
 8002f72:	f7ff feef 	bl	8002d54 <LL_ADC_IsDeepPowerDownEnabled>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d004      	beq.n	8002f86 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7ff fed5 	bl	8002d30 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f7ff ff0a 	bl	8002da4 <LL_ADC_IsInternalRegulatorEnabled>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d114      	bne.n	8002fc0 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f7ff feee 	bl	8002d7c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002fa0:	4b8e      	ldr	r3, [pc, #568]	@ (80031dc <HAL_ADC_Init+0x2ac>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	099b      	lsrs	r3, r3, #6
 8002fa6:	4a8e      	ldr	r2, [pc, #568]	@ (80031e0 <HAL_ADC_Init+0x2b0>)
 8002fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fac:	099b      	lsrs	r3, r3, #6
 8002fae:	3301      	adds	r3, #1
 8002fb0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002fb2:	e002      	b.n	8002fba <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	3b01      	subs	r3, #1
 8002fb8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d1f9      	bne.n	8002fb4 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7ff feed 	bl	8002da4 <LL_ADC_IsInternalRegulatorEnabled>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d10d      	bne.n	8002fec <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fd4:	f043 0210 	orr.w	r2, r3, #16
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002fe0:	f043 0201 	orr.w	r2, r3, #1
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f7ff ff61 	bl	8002eb8 <LL_ADC_REG_IsConversionOngoing>
 8002ff6:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ffc:	f003 0310 	and.w	r3, r3, #16
 8003000:	2b00      	cmp	r3, #0
 8003002:	f040 8188 	bne.w	8003316 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	2b00      	cmp	r3, #0
 800300a:	f040 8184 	bne.w	8003316 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003012:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003016:	f043 0202 	orr.w	r2, r3, #2
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4618      	mov	r0, r3
 8003024:	f7ff fefa 	bl	8002e1c <LL_ADC_IsEnabled>
 8003028:	4603      	mov	r3, r0
 800302a:	2b00      	cmp	r3, #0
 800302c:	d136      	bne.n	800309c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a6c      	ldr	r2, [pc, #432]	@ (80031e4 <HAL_ADC_Init+0x2b4>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d004      	beq.n	8003042 <HAL_ADC_Init+0x112>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a6a      	ldr	r2, [pc, #424]	@ (80031e8 <HAL_ADC_Init+0x2b8>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d10e      	bne.n	8003060 <HAL_ADC_Init+0x130>
 8003042:	4868      	ldr	r0, [pc, #416]	@ (80031e4 <HAL_ADC_Init+0x2b4>)
 8003044:	f7ff feea 	bl	8002e1c <LL_ADC_IsEnabled>
 8003048:	4604      	mov	r4, r0
 800304a:	4867      	ldr	r0, [pc, #412]	@ (80031e8 <HAL_ADC_Init+0x2b8>)
 800304c:	f7ff fee6 	bl	8002e1c <LL_ADC_IsEnabled>
 8003050:	4603      	mov	r3, r0
 8003052:	4323      	orrs	r3, r4
 8003054:	2b00      	cmp	r3, #0
 8003056:	bf0c      	ite	eq
 8003058:	2301      	moveq	r3, #1
 800305a:	2300      	movne	r3, #0
 800305c:	b2db      	uxtb	r3, r3
 800305e:	e008      	b.n	8003072 <HAL_ADC_Init+0x142>
 8003060:	4862      	ldr	r0, [pc, #392]	@ (80031ec <HAL_ADC_Init+0x2bc>)
 8003062:	f7ff fedb 	bl	8002e1c <LL_ADC_IsEnabled>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	bf0c      	ite	eq
 800306c:	2301      	moveq	r3, #1
 800306e:	2300      	movne	r3, #0
 8003070:	b2db      	uxtb	r3, r3
 8003072:	2b00      	cmp	r3, #0
 8003074:	d012      	beq.n	800309c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a5a      	ldr	r2, [pc, #360]	@ (80031e4 <HAL_ADC_Init+0x2b4>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d004      	beq.n	800308a <HAL_ADC_Init+0x15a>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a58      	ldr	r2, [pc, #352]	@ (80031e8 <HAL_ADC_Init+0x2b8>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d101      	bne.n	800308e <HAL_ADC_Init+0x15e>
 800308a:	4a59      	ldr	r2, [pc, #356]	@ (80031f0 <HAL_ADC_Init+0x2c0>)
 800308c:	e000      	b.n	8003090 <HAL_ADC_Init+0x160>
 800308e:	4a59      	ldr	r2, [pc, #356]	@ (80031f4 <HAL_ADC_Init+0x2c4>)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	4619      	mov	r1, r3
 8003096:	4610      	mov	r0, r2
 8003098:	f7ff fc5e 	bl	8002958 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a52      	ldr	r2, [pc, #328]	@ (80031ec <HAL_ADC_Init+0x2bc>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d129      	bne.n	80030fa <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	7e5b      	ldrb	r3, [r3, #25]
 80030aa:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80030b0:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 80030b6:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	2b08      	cmp	r3, #8
 80030be:	d013      	beq.n	80030e8 <HAL_ADC_Init+0x1b8>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	2b0c      	cmp	r3, #12
 80030c6:	d00d      	beq.n	80030e4 <HAL_ADC_Init+0x1b4>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	2b1c      	cmp	r3, #28
 80030ce:	d007      	beq.n	80030e0 <HAL_ADC_Init+0x1b0>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	2b18      	cmp	r3, #24
 80030d6:	d101      	bne.n	80030dc <HAL_ADC_Init+0x1ac>
 80030d8:	2318      	movs	r3, #24
 80030da:	e006      	b.n	80030ea <HAL_ADC_Init+0x1ba>
 80030dc:	2300      	movs	r3, #0
 80030de:	e004      	b.n	80030ea <HAL_ADC_Init+0x1ba>
 80030e0:	2310      	movs	r3, #16
 80030e2:	e002      	b.n	80030ea <HAL_ADC_Init+0x1ba>
 80030e4:	2308      	movs	r3, #8
 80030e6:	e000      	b.n	80030ea <HAL_ADC_Init+0x1ba>
 80030e8:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 80030ea:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030f2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80030f4:	4313      	orrs	r3, r2
 80030f6:	61bb      	str	r3, [r7, #24]
 80030f8:	e00e      	b.n	8003118 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	7e5b      	ldrb	r3, [r3, #25]
 80030fe:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003104:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800310a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003112:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003114:	4313      	orrs	r3, r2
 8003116:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800311e:	2b01      	cmp	r3, #1
 8003120:	d106      	bne.n	8003130 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003126:	3b01      	subs	r3, #1
 8003128:	045b      	lsls	r3, r3, #17
 800312a:	69ba      	ldr	r2, [r7, #24]
 800312c:	4313      	orrs	r3, r2
 800312e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003134:	2b00      	cmp	r3, #0
 8003136:	d009      	beq.n	800314c <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800313c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003144:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003146:	69ba      	ldr	r2, [r7, #24]
 8003148:	4313      	orrs	r3, r2
 800314a:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a26      	ldr	r2, [pc, #152]	@ (80031ec <HAL_ADC_Init+0x2bc>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d115      	bne.n	8003182 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68da      	ldr	r2, [r3, #12]
 800315c:	4b26      	ldr	r3, [pc, #152]	@ (80031f8 <HAL_ADC_Init+0x2c8>)
 800315e:	4013      	ands	r3, r2
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	6812      	ldr	r2, [r2, #0]
 8003164:	69b9      	ldr	r1, [r7, #24]
 8003166:	430b      	orrs	r3, r1
 8003168:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	691b      	ldr	r3, [r3, #16]
 8003170:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	430a      	orrs	r2, r1
 800317e:	611a      	str	r2, [r3, #16]
 8003180:	e009      	b.n	8003196 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	68da      	ldr	r2, [r3, #12]
 8003188:	4b1c      	ldr	r3, [pc, #112]	@ (80031fc <HAL_ADC_Init+0x2cc>)
 800318a:	4013      	ands	r3, r2
 800318c:	687a      	ldr	r2, [r7, #4]
 800318e:	6812      	ldr	r2, [r2, #0]
 8003190:	69b9      	ldr	r1, [r7, #24]
 8003192:	430b      	orrs	r3, r1
 8003194:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4618      	mov	r0, r3
 800319c:	f7ff fe8c 	bl	8002eb8 <LL_ADC_REG_IsConversionOngoing>
 80031a0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4618      	mov	r0, r3
 80031a8:	f7ff feae 	bl	8002f08 <LL_ADC_INJ_IsConversionOngoing>
 80031ac:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	f040 808e 	bne.w	80032d2 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	f040 808a 	bne.w	80032d2 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a0a      	ldr	r2, [pc, #40]	@ (80031ec <HAL_ADC_Init+0x2bc>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d11b      	bne.n	8003200 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	7e1b      	ldrb	r3, [r3, #24]
 80031cc:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80031d4:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 80031d6:	4313      	orrs	r3, r2
 80031d8:	61bb      	str	r3, [r7, #24]
 80031da:	e018      	b.n	800320e <HAL_ADC_Init+0x2de>
 80031dc:	24000008 	.word	0x24000008
 80031e0:	053e2d63 	.word	0x053e2d63
 80031e4:	40022000 	.word	0x40022000
 80031e8:	40022100 	.word	0x40022100
 80031ec:	58026000 	.word	0x58026000
 80031f0:	40022300 	.word	0x40022300
 80031f4:	58026300 	.word	0x58026300
 80031f8:	fff04007 	.word	0xfff04007
 80031fc:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	7e1b      	ldrb	r3, [r3, #24]
 8003204:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 800320a:	4313      	orrs	r3, r2
 800320c:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	68da      	ldr	r2, [r3, #12]
 8003214:	4b46      	ldr	r3, [pc, #280]	@ (8003330 <HAL_ADC_Init+0x400>)
 8003216:	4013      	ands	r3, r2
 8003218:	687a      	ldr	r2, [r7, #4]
 800321a:	6812      	ldr	r2, [r2, #0]
 800321c:	69b9      	ldr	r1, [r7, #24]
 800321e:	430b      	orrs	r3, r1
 8003220:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003228:	2b01      	cmp	r3, #1
 800322a:	d137      	bne.n	800329c <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003230:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a3f      	ldr	r2, [pc, #252]	@ (8003334 <HAL_ADC_Init+0x404>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d116      	bne.n	800326a <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	691a      	ldr	r2, [r3, #16]
 8003242:	4b3d      	ldr	r3, [pc, #244]	@ (8003338 <HAL_ADC_Init+0x408>)
 8003244:	4013      	ands	r3, r2
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800324e:	4311      	orrs	r1, r2
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003254:	4311      	orrs	r1, r2
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800325a:	430a      	orrs	r2, r1
 800325c:	431a      	orrs	r2, r3
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f042 0201 	orr.w	r2, r2, #1
 8003266:	611a      	str	r2, [r3, #16]
 8003268:	e020      	b.n	80032ac <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	691a      	ldr	r2, [r3, #16]
 8003270:	4b32      	ldr	r3, [pc, #200]	@ (800333c <HAL_ADC_Init+0x40c>)
 8003272:	4013      	ands	r3, r2
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003278:	3a01      	subs	r2, #1
 800327a:	0411      	lsls	r1, r2, #16
 800327c:	687a      	ldr	r2, [r7, #4]
 800327e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003280:	4311      	orrs	r1, r2
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003286:	4311      	orrs	r1, r2
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800328c:	430a      	orrs	r2, r1
 800328e:	431a      	orrs	r2, r3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f042 0201 	orr.w	r2, r2, #1
 8003298:	611a      	str	r2, [r3, #16]
 800329a:	e007      	b.n	80032ac <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	691a      	ldr	r2, [r3, #16]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f022 0201 	bic.w	r2, r2, #1
 80032aa:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	691b      	ldr	r3, [r3, #16]
 80032b2:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	430a      	orrs	r2, r1
 80032c0:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a1b      	ldr	r2, [pc, #108]	@ (8003334 <HAL_ADC_Init+0x404>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d002      	beq.n	80032d2 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	f001 f90d 	bl	80044ec <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	691b      	ldr	r3, [r3, #16]
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d10c      	bne.n	80032f4 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e0:	f023 010f 	bic.w	r1, r3, #15
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	69db      	ldr	r3, [r3, #28]
 80032e8:	1e5a      	subs	r2, r3, #1
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	430a      	orrs	r2, r1
 80032f0:	631a      	str	r2, [r3, #48]	@ 0x30
 80032f2:	e007      	b.n	8003304 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f022 020f 	bic.w	r2, r2, #15
 8003302:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003308:	f023 0303 	bic.w	r3, r3, #3
 800330c:	f043 0201 	orr.w	r2, r3, #1
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	661a      	str	r2, [r3, #96]	@ 0x60
 8003314:	e007      	b.n	8003326 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800331a:	f043 0210 	orr.w	r2, r3, #16
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003326:	7ffb      	ldrb	r3, [r7, #31]
}
 8003328:	4618      	mov	r0, r3
 800332a:	3724      	adds	r7, #36	@ 0x24
 800332c:	46bd      	mov	sp, r7
 800332e:	bd90      	pop	{r4, r7, pc}
 8003330:	ffffbffc 	.word	0xffffbffc
 8003334:	58026000 	.word	0x58026000
 8003338:	fc00f81f 	.word	0xfc00f81f
 800333c:	fc00f81e 	.word	0xfc00f81e

08003340 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b086      	sub	sp, #24
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a5c      	ldr	r2, [pc, #368]	@ (80034c0 <HAL_ADC_Start+0x180>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d004      	beq.n	800335c <HAL_ADC_Start+0x1c>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a5b      	ldr	r2, [pc, #364]	@ (80034c4 <HAL_ADC_Start+0x184>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d101      	bne.n	8003360 <HAL_ADC_Start+0x20>
 800335c:	4b5a      	ldr	r3, [pc, #360]	@ (80034c8 <HAL_ADC_Start+0x188>)
 800335e:	e000      	b.n	8003362 <HAL_ADC_Start+0x22>
 8003360:	4b5a      	ldr	r3, [pc, #360]	@ (80034cc <HAL_ADC_Start+0x18c>)
 8003362:	4618      	mov	r0, r3
 8003364:	f7ff fcc8 	bl	8002cf8 <LL_ADC_GetMultimode>
 8003368:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4618      	mov	r0, r3
 8003370:	f7ff fda2 	bl	8002eb8 <LL_ADC_REG_IsConversionOngoing>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	f040 809a 	bne.w	80034b0 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003382:	2b01      	cmp	r3, #1
 8003384:	d101      	bne.n	800338a <HAL_ADC_Start+0x4a>
 8003386:	2302      	movs	r3, #2
 8003388:	e095      	b.n	80034b6 <HAL_ADC_Start+0x176>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2201      	movs	r2, #1
 800338e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f000 ffc0 	bl	8004318 <ADC_Enable>
 8003398:	4603      	mov	r3, r0
 800339a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800339c:	7dfb      	ldrb	r3, [r7, #23]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	f040 8081 	bne.w	80034a6 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80033a8:	4b49      	ldr	r3, [pc, #292]	@ (80034d0 <HAL_ADC_Start+0x190>)
 80033aa:	4013      	ands	r3, r2
 80033ac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	661a      	str	r2, [r3, #96]	@ 0x60
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a42      	ldr	r2, [pc, #264]	@ (80034c4 <HAL_ADC_Start+0x184>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d002      	beq.n	80033c4 <HAL_ADC_Start+0x84>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	e000      	b.n	80033c6 <HAL_ADC_Start+0x86>
 80033c4:	4b3e      	ldr	r3, [pc, #248]	@ (80034c0 <HAL_ADC_Start+0x180>)
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	6812      	ldr	r2, [r2, #0]
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d002      	beq.n	80033d4 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d105      	bne.n	80033e0 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033d8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80033e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033ec:	d106      	bne.n	80033fc <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80033f2:	f023 0206 	bic.w	r2, r3, #6
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	665a      	str	r2, [r3, #100]	@ 0x64
 80033fa:	e002      	b.n	8003402 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	221c      	movs	r2, #28
 8003408:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2200      	movs	r2, #0
 800340e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a2b      	ldr	r2, [pc, #172]	@ (80034c4 <HAL_ADC_Start+0x184>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d002      	beq.n	8003422 <HAL_ADC_Start+0xe2>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	e000      	b.n	8003424 <HAL_ADC_Start+0xe4>
 8003422:	4b27      	ldr	r3, [pc, #156]	@ (80034c0 <HAL_ADC_Start+0x180>)
 8003424:	687a      	ldr	r2, [r7, #4]
 8003426:	6812      	ldr	r2, [r2, #0]
 8003428:	4293      	cmp	r3, r2
 800342a:	d008      	beq.n	800343e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d005      	beq.n	800343e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	2b05      	cmp	r3, #5
 8003436:	d002      	beq.n	800343e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	2b09      	cmp	r3, #9
 800343c:	d114      	bne.n	8003468 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d007      	beq.n	800345c <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003450:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003454:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4618      	mov	r0, r3
 8003462:	f7ff fd01 	bl	8002e68 <LL_ADC_REG_StartConversion>
 8003466:	e025      	b.n	80034b4 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800346c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	661a      	str	r2, [r3, #96]	@ 0x60
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a12      	ldr	r2, [pc, #72]	@ (80034c4 <HAL_ADC_Start+0x184>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d002      	beq.n	8003484 <HAL_ADC_Start+0x144>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	e000      	b.n	8003486 <HAL_ADC_Start+0x146>
 8003484:	4b0e      	ldr	r3, [pc, #56]	@ (80034c0 <HAL_ADC_Start+0x180>)
 8003486:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d00f      	beq.n	80034b4 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003498:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800349c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	661a      	str	r2, [r3, #96]	@ 0x60
 80034a4:	e006      	b.n	80034b4 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 80034ae:	e001      	b.n	80034b4 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80034b0:	2302      	movs	r3, #2
 80034b2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80034b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3718      	adds	r7, #24
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	40022000 	.word	0x40022000
 80034c4:	40022100 	.word	0x40022100
 80034c8:	40022300 	.word	0x40022300
 80034cc:	58026300 	.word	0x58026300
 80034d0:	fffff0fe 	.word	0xfffff0fe

080034d4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d101      	bne.n	80034ea <HAL_ADC_Stop+0x16>
 80034e6:	2302      	movs	r3, #2
 80034e8:	e021      	b.n	800352e <HAL_ADC_Stop+0x5a>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2201      	movs	r2, #1
 80034ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80034f2:	2103      	movs	r1, #3
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f000 fe53 	bl	80041a0 <ADC_ConversionStop>
 80034fa:	4603      	mov	r3, r0
 80034fc:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80034fe:	7bfb      	ldrb	r3, [r7, #15]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d10f      	bne.n	8003524 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f000 ff91 	bl	800442c <ADC_Disable>
 800350a:	4603      	mov	r3, r0
 800350c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800350e:	7bfb      	ldrb	r3, [r7, #15]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d107      	bne.n	8003524 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003518:	4b07      	ldr	r3, [pc, #28]	@ (8003538 <HAL_ADC_Stop+0x64>)
 800351a:	4013      	ands	r3, r2
 800351c:	f043 0201 	orr.w	r2, r3, #1
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	661a      	str	r2, [r3, #96]	@ 0x60
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800352c:	7bfb      	ldrb	r3, [r7, #15]
}
 800352e:	4618      	mov	r0, r3
 8003530:	3710      	adds	r7, #16
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	ffffeefe 	.word	0xffffeefe

0800353c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b088      	sub	sp, #32
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
 8003544:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a72      	ldr	r2, [pc, #456]	@ (8003714 <HAL_ADC_PollForConversion+0x1d8>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d004      	beq.n	800355a <HAL_ADC_PollForConversion+0x1e>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a70      	ldr	r2, [pc, #448]	@ (8003718 <HAL_ADC_PollForConversion+0x1dc>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d101      	bne.n	800355e <HAL_ADC_PollForConversion+0x22>
 800355a:	4b70      	ldr	r3, [pc, #448]	@ (800371c <HAL_ADC_PollForConversion+0x1e0>)
 800355c:	e000      	b.n	8003560 <HAL_ADC_PollForConversion+0x24>
 800355e:	4b70      	ldr	r3, [pc, #448]	@ (8003720 <HAL_ADC_PollForConversion+0x1e4>)
 8003560:	4618      	mov	r0, r3
 8003562:	f7ff fbc9 	bl	8002cf8 <LL_ADC_GetMultimode>
 8003566:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	695b      	ldr	r3, [r3, #20]
 800356c:	2b08      	cmp	r3, #8
 800356e:	d102      	bne.n	8003576 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003570:	2308      	movs	r3, #8
 8003572:	61fb      	str	r3, [r7, #28]
 8003574:	e037      	b.n	80035e6 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d005      	beq.n	8003588 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	2b05      	cmp	r3, #5
 8003580:	d002      	beq.n	8003588 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	2b09      	cmp	r3, #9
 8003586:	d111      	bne.n	80035ac <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	2b00      	cmp	r3, #0
 8003594:	d007      	beq.n	80035a6 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800359a:	f043 0220 	orr.w	r2, r3, #32
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	661a      	str	r2, [r3, #96]	@ 0x60
        return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e0b1      	b.n	800370a <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80035a6:	2304      	movs	r3, #4
 80035a8:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80035aa:	e01c      	b.n	80035e6 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a58      	ldr	r2, [pc, #352]	@ (8003714 <HAL_ADC_PollForConversion+0x1d8>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d004      	beq.n	80035c0 <HAL_ADC_PollForConversion+0x84>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a57      	ldr	r2, [pc, #348]	@ (8003718 <HAL_ADC_PollForConversion+0x1dc>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d101      	bne.n	80035c4 <HAL_ADC_PollForConversion+0x88>
 80035c0:	4b56      	ldr	r3, [pc, #344]	@ (800371c <HAL_ADC_PollForConversion+0x1e0>)
 80035c2:	e000      	b.n	80035c6 <HAL_ADC_PollForConversion+0x8a>
 80035c4:	4b56      	ldr	r3, [pc, #344]	@ (8003720 <HAL_ADC_PollForConversion+0x1e4>)
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7ff fba4 	bl	8002d14 <LL_ADC_GetMultiDMATransfer>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d007      	beq.n	80035e2 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035d6:	f043 0220 	orr.w	r2, r3, #32
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	661a      	str	r2, [r3, #96]	@ 0x60
        return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e093      	b.n	800370a <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80035e2:	2304      	movs	r3, #4
 80035e4:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80035e6:	f7ff f9ab 	bl	8002940 <HAL_GetTick>
 80035ea:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80035ec:	e021      	b.n	8003632 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035f4:	d01d      	beq.n	8003632 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80035f6:	f7ff f9a3 	bl	8002940 <HAL_GetTick>
 80035fa:	4602      	mov	r2, r0
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	1ad3      	subs	r3, r2, r3
 8003600:	683a      	ldr	r2, [r7, #0]
 8003602:	429a      	cmp	r2, r3
 8003604:	d302      	bcc.n	800360c <HAL_ADC_PollForConversion+0xd0>
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d112      	bne.n	8003632 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	4013      	ands	r3, r2
 8003616:	2b00      	cmp	r3, #0
 8003618:	d10b      	bne.n	8003632 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800361e:	f043 0204 	orr.w	r2, r3, #4
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

          return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e06b      	b.n	800370a <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	4013      	ands	r3, r2
 800363c:	2b00      	cmp	r3, #0
 800363e:	d0d6      	beq.n	80035ee <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003644:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4618      	mov	r0, r3
 8003652:	f7ff faa7 	bl	8002ba4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003656:	4603      	mov	r3, r0
 8003658:	2b00      	cmp	r3, #0
 800365a:	d01c      	beq.n	8003696 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	7e5b      	ldrb	r3, [r3, #25]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d118      	bne.n	8003696 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0308 	and.w	r3, r3, #8
 800366e:	2b08      	cmp	r3, #8
 8003670:	d111      	bne.n	8003696 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003676:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	661a      	str	r2, [r3, #96]	@ 0x60

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003682:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d105      	bne.n	8003696 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800368e:	f043 0201 	orr.w	r2, r3, #1
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a1f      	ldr	r2, [pc, #124]	@ (8003718 <HAL_ADC_PollForConversion+0x1dc>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d002      	beq.n	80036a6 <HAL_ADC_PollForConversion+0x16a>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	e000      	b.n	80036a8 <HAL_ADC_PollForConversion+0x16c>
 80036a6:	4b1b      	ldr	r3, [pc, #108]	@ (8003714 <HAL_ADC_PollForConversion+0x1d8>)
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	6812      	ldr	r2, [r2, #0]
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d008      	beq.n	80036c2 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d005      	beq.n	80036c2 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	2b05      	cmp	r3, #5
 80036ba:	d002      	beq.n	80036c2 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	2b09      	cmp	r3, #9
 80036c0:	d104      	bne.n	80036cc <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	61bb      	str	r3, [r7, #24]
 80036ca:	e00c      	b.n	80036e6 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a11      	ldr	r2, [pc, #68]	@ (8003718 <HAL_ADC_PollForConversion+0x1dc>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d002      	beq.n	80036dc <HAL_ADC_PollForConversion+0x1a0>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	e000      	b.n	80036de <HAL_ADC_PollForConversion+0x1a2>
 80036dc:	4b0d      	ldr	r3, [pc, #52]	@ (8003714 <HAL_ADC_PollForConversion+0x1d8>)
 80036de:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	2b08      	cmp	r3, #8
 80036ea:	d104      	bne.n	80036f6 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	2208      	movs	r2, #8
 80036f2:	601a      	str	r2, [r3, #0]
 80036f4:	e008      	b.n	8003708 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80036f6:	69bb      	ldr	r3, [r7, #24]
 80036f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d103      	bne.n	8003708 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	220c      	movs	r2, #12
 8003706:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	3720      	adds	r7, #32
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	40022000 	.word	0x40022000
 8003718:	40022100 	.word	0x40022100
 800371c:	40022300 	.word	0x40022300
 8003720:	58026300 	.word	0x58026300

08003724 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003732:	4618      	mov	r0, r3
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr
	...

08003740 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003740:	b590      	push	{r4, r7, lr}
 8003742:	b0b9      	sub	sp, #228	@ 0xe4
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800374a:	2300      	movs	r3, #0
 800374c:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003750:	2300      	movs	r3, #0
 8003752:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800375a:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	4aab      	ldr	r2, [pc, #684]	@ (8003a10 <HAL_ADC_ConfigChannel+0x2d0>)
 8003762:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800376a:	2b01      	cmp	r3, #1
 800376c:	d102      	bne.n	8003774 <HAL_ADC_ConfigChannel+0x34>
 800376e:	2302      	movs	r3, #2
 8003770:	f000 bcfe 	b.w	8004170 <HAL_ADC_ConfigChannel+0xa30>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2201      	movs	r2, #1
 8003778:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4618      	mov	r0, r3
 8003782:	f7ff fb99 	bl	8002eb8 <LL_ADC_REG_IsConversionOngoing>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	f040 84e2 	bne.w	8004152 <HAL_ADC_ConfigChannel+0xa12>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	2b00      	cmp	r3, #0
 8003794:	db38      	blt.n	8003808 <HAL_ADC_ConfigChannel+0xc8>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a9e      	ldr	r2, [pc, #632]	@ (8003a14 <HAL_ADC_ConfigChannel+0x2d4>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d033      	beq.n	8003808 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d108      	bne.n	80037be <HAL_ADC_ConfigChannel+0x7e>
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	0e9b      	lsrs	r3, r3, #26
 80037b2:	f003 031f 	and.w	r3, r3, #31
 80037b6:	2201      	movs	r2, #1
 80037b8:	fa02 f303 	lsl.w	r3, r2, r3
 80037bc:	e01d      	b.n	80037fa <HAL_ADC_ConfigChannel+0xba>
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80037ca:	fa93 f3a3 	rbit	r3, r3
 80037ce:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80037d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037d6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80037da:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d101      	bne.n	80037e6 <HAL_ADC_ConfigChannel+0xa6>
  {
    return 32U;
 80037e2:	2320      	movs	r3, #32
 80037e4:	e004      	b.n	80037f0 <HAL_ADC_ConfigChannel+0xb0>
  }
  return __builtin_clz(value);
 80037e6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80037ea:	fab3 f383 	clz	r3, r3
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	f003 031f 	and.w	r3, r3, #31
 80037f4:	2201      	movs	r2, #1
 80037f6:	fa02 f303 	lsl.w	r3, r2, r3
 80037fa:	687a      	ldr	r2, [r7, #4]
 80037fc:	6812      	ldr	r2, [r2, #0]
 80037fe:	69d1      	ldr	r1, [r2, #28]
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	6812      	ldr	r2, [r2, #0]
 8003804:	430b      	orrs	r3, r1
 8003806:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6818      	ldr	r0, [r3, #0]
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	6859      	ldr	r1, [r3, #4]
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	461a      	mov	r2, r3
 8003816:	f7ff f9d8 	bl	8002bca <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4618      	mov	r0, r3
 8003820:	f7ff fb4a 	bl	8002eb8 <LL_ADC_REG_IsConversionOngoing>
 8003824:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4618      	mov	r0, r3
 800382e:	f7ff fb6b 	bl	8002f08 <LL_ADC_INJ_IsConversionOngoing>
 8003832:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003836:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800383a:	2b00      	cmp	r3, #0
 800383c:	f040 8270 	bne.w	8003d20 <HAL_ADC_ConfigChannel+0x5e0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003840:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003844:	2b00      	cmp	r3, #0
 8003846:	f040 826b 	bne.w	8003d20 <HAL_ADC_ConfigChannel+0x5e0>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6818      	ldr	r0, [r3, #0]
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	6819      	ldr	r1, [r3, #0]
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	461a      	mov	r2, r3
 8003858:	f7ff f9e3 	bl	8002c22 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a6c      	ldr	r2, [pc, #432]	@ (8003a14 <HAL_ADC_ConfigChannel+0x2d4>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d10d      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x142>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	695a      	ldr	r2, [r3, #20]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	08db      	lsrs	r3, r3, #3
 8003872:	f003 0303 	and.w	r3, r3, #3
 8003876:	005b      	lsls	r3, r3, #1
 8003878:	fa02 f303 	lsl.w	r3, r2, r3
 800387c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003880:	e032      	b.n	80038e8 <HAL_ADC_ConfigChannel+0x1a8>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003882:	4b65      	ldr	r3, [pc, #404]	@ (8003a18 <HAL_ADC_ConfigChannel+0x2d8>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800388a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800388e:	d10b      	bne.n	80038a8 <HAL_ADC_ConfigChannel+0x168>
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	695a      	ldr	r2, [r3, #20]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	089b      	lsrs	r3, r3, #2
 800389c:	f003 0307 	and.w	r3, r3, #7
 80038a0:	005b      	lsls	r3, r3, #1
 80038a2:	fa02 f303 	lsl.w	r3, r2, r3
 80038a6:	e01d      	b.n	80038e4 <HAL_ADC_ConfigChannel+0x1a4>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	f003 0310 	and.w	r3, r3, #16
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d10b      	bne.n	80038ce <HAL_ADC_ConfigChannel+0x18e>
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	695a      	ldr	r2, [r3, #20]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	089b      	lsrs	r3, r3, #2
 80038c2:	f003 0307 	and.w	r3, r3, #7
 80038c6:	005b      	lsls	r3, r3, #1
 80038c8:	fa02 f303 	lsl.w	r3, r2, r3
 80038cc:	e00a      	b.n	80038e4 <HAL_ADC_ConfigChannel+0x1a4>
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	695a      	ldr	r2, [r3, #20]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	089b      	lsrs	r3, r3, #2
 80038da:	f003 0304 	and.w	r3, r3, #4
 80038de:	005b      	lsls	r3, r3, #1
 80038e0:	fa02 f303 	lsl.w	r3, r2, r3
 80038e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	691b      	ldr	r3, [r3, #16]
 80038ec:	2b04      	cmp	r3, #4
 80038ee:	d048      	beq.n	8003982 <HAL_ADC_ConfigChannel+0x242>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6818      	ldr	r0, [r3, #0]
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	6919      	ldr	r1, [r3, #16]
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003900:	f7ff f85e 	bl	80029c0 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a42      	ldr	r2, [pc, #264]	@ (8003a14 <HAL_ADC_ConfigChannel+0x2d4>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d119      	bne.n	8003942 <HAL_ADC_ConfigChannel+0x202>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6818      	ldr	r0, [r3, #0]
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	6919      	ldr	r1, [r3, #16]
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	69db      	ldr	r3, [r3, #28]
 800391a:	461a      	mov	r2, r3
 800391c:	f7ff f8f6 	bl	8002b0c <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6818      	ldr	r0, [r3, #0]
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	6919      	ldr	r1, [r3, #16]
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800392e:	2b01      	cmp	r3, #1
 8003930:	d102      	bne.n	8003938 <HAL_ADC_ConfigChannel+0x1f8>
 8003932:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003936:	e000      	b.n	800393a <HAL_ADC_ConfigChannel+0x1fa>
 8003938:	2300      	movs	r3, #0
 800393a:	461a      	mov	r2, r3
 800393c:	f7ff f8c4 	bl	8002ac8 <LL_ADC_SetOffsetSaturation>
 8003940:	e1ee      	b.n	8003d20 <HAL_ADC_ConfigChannel+0x5e0>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6818      	ldr	r0, [r3, #0]
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	6919      	ldr	r1, [r3, #16]
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003950:	2b01      	cmp	r3, #1
 8003952:	d102      	bne.n	800395a <HAL_ADC_ConfigChannel+0x21a>
 8003954:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003958:	e000      	b.n	800395c <HAL_ADC_ConfigChannel+0x21c>
 800395a:	2300      	movs	r3, #0
 800395c:	461a      	mov	r2, r3
 800395e:	f7ff f891 	bl	8002a84 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6818      	ldr	r0, [r3, #0]
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	6919      	ldr	r1, [r3, #16]
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	7e1b      	ldrb	r3, [r3, #24]
 800396e:	2b01      	cmp	r3, #1
 8003970:	d102      	bne.n	8003978 <HAL_ADC_ConfigChannel+0x238>
 8003972:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003976:	e000      	b.n	800397a <HAL_ADC_ConfigChannel+0x23a>
 8003978:	2300      	movs	r3, #0
 800397a:	461a      	mov	r2, r3
 800397c:	f7ff f868 	bl	8002a50 <LL_ADC_SetDataRightShift>
 8003980:	e1ce      	b.n	8003d20 <HAL_ADC_ConfigChannel+0x5e0>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a23      	ldr	r2, [pc, #140]	@ (8003a14 <HAL_ADC_ConfigChannel+0x2d4>)
 8003988:	4293      	cmp	r3, r2
 800398a:	f040 8181 	bne.w	8003c90 <HAL_ADC_ConfigChannel+0x550>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2100      	movs	r1, #0
 8003994:	4618      	mov	r0, r3
 8003996:	f7ff f845 	bl	8002a24 <LL_ADC_GetOffsetChannel>
 800399a:	4603      	mov	r3, r0
 800399c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d10a      	bne.n	80039ba <HAL_ADC_ConfigChannel+0x27a>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2100      	movs	r1, #0
 80039aa:	4618      	mov	r0, r3
 80039ac:	f7ff f83a 	bl	8002a24 <LL_ADC_GetOffsetChannel>
 80039b0:	4603      	mov	r3, r0
 80039b2:	0e9b      	lsrs	r3, r3, #26
 80039b4:	f003 021f 	and.w	r2, r3, #31
 80039b8:	e01e      	b.n	80039f8 <HAL_ADC_ConfigChannel+0x2b8>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	2100      	movs	r1, #0
 80039c0:	4618      	mov	r0, r3
 80039c2:	f7ff f82f 	bl	8002a24 <LL_ADC_GetOffsetChannel>
 80039c6:	4603      	mov	r3, r0
 80039c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039cc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80039d0:	fa93 f3a3 	rbit	r3, r3
 80039d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 80039d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80039dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  if (value == 0U)
 80039e0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d101      	bne.n	80039ec <HAL_ADC_ConfigChannel+0x2ac>
    return 32U;
 80039e8:	2320      	movs	r3, #32
 80039ea:	e004      	b.n	80039f6 <HAL_ADC_ConfigChannel+0x2b6>
  return __builtin_clz(value);
 80039ec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80039f0:	fab3 f383 	clz	r3, r3
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	461a      	mov	r2, r3
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d10b      	bne.n	8003a1c <HAL_ADC_ConfigChannel+0x2dc>
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	0e9b      	lsrs	r3, r3, #26
 8003a0a:	f003 031f 	and.w	r3, r3, #31
 8003a0e:	e01e      	b.n	8003a4e <HAL_ADC_ConfigChannel+0x30e>
 8003a10:	47ff0000 	.word	0x47ff0000
 8003a14:	58026000 	.word	0x58026000
 8003a18:	5c001000 	.word	0x5c001000
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a28:	fa93 f3a3 	rbit	r3, r3
 8003a2c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003a30:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003a34:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003a38:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d101      	bne.n	8003a44 <HAL_ADC_ConfigChannel+0x304>
    return 32U;
 8003a40:	2320      	movs	r3, #32
 8003a42:	e004      	b.n	8003a4e <HAL_ADC_ConfigChannel+0x30e>
  return __builtin_clz(value);
 8003a44:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003a48:	fab3 f383 	clz	r3, r3
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d106      	bne.n	8003a60 <HAL_ADC_ConfigChannel+0x320>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	2200      	movs	r2, #0
 8003a58:	2100      	movs	r1, #0
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f7ff f878 	bl	8002b50 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	2101      	movs	r1, #1
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7fe ffdc 	bl	8002a24 <LL_ADC_GetOffsetChannel>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d10a      	bne.n	8003a8c <HAL_ADC_ConfigChannel+0x34c>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	2101      	movs	r1, #1
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f7fe ffd1 	bl	8002a24 <LL_ADC_GetOffsetChannel>
 8003a82:	4603      	mov	r3, r0
 8003a84:	0e9b      	lsrs	r3, r3, #26
 8003a86:	f003 021f 	and.w	r2, r3, #31
 8003a8a:	e01e      	b.n	8003aca <HAL_ADC_ConfigChannel+0x38a>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2101      	movs	r1, #1
 8003a92:	4618      	mov	r0, r3
 8003a94:	f7fe ffc6 	bl	8002a24 <LL_ADC_GetOffsetChannel>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003aa2:	fa93 f3a3 	rbit	r3, r3
 8003aa6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003aaa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003aae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003ab2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d101      	bne.n	8003abe <HAL_ADC_ConfigChannel+0x37e>
    return 32U;
 8003aba:	2320      	movs	r3, #32
 8003abc:	e004      	b.n	8003ac8 <HAL_ADC_ConfigChannel+0x388>
  return __builtin_clz(value);
 8003abe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003ac2:	fab3 f383 	clz	r3, r3
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	461a      	mov	r2, r3
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d105      	bne.n	8003ae2 <HAL_ADC_ConfigChannel+0x3a2>
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	0e9b      	lsrs	r3, r3, #26
 8003adc:	f003 031f 	and.w	r3, r3, #31
 8003ae0:	e018      	b.n	8003b14 <HAL_ADC_ConfigChannel+0x3d4>
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003aee:	fa93 f3a3 	rbit	r3, r3
 8003af2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003af6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003afa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003afe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d101      	bne.n	8003b0a <HAL_ADC_ConfigChannel+0x3ca>
    return 32U;
 8003b06:	2320      	movs	r3, #32
 8003b08:	e004      	b.n	8003b14 <HAL_ADC_ConfigChannel+0x3d4>
  return __builtin_clz(value);
 8003b0a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003b0e:	fab3 f383 	clz	r3, r3
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d106      	bne.n	8003b26 <HAL_ADC_ConfigChannel+0x3e6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	2101      	movs	r1, #1
 8003b20:	4618      	mov	r0, r3
 8003b22:	f7ff f815 	bl	8002b50 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	2102      	movs	r1, #2
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f7fe ff79 	bl	8002a24 <LL_ADC_GetOffsetChannel>
 8003b32:	4603      	mov	r3, r0
 8003b34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d10a      	bne.n	8003b52 <HAL_ADC_ConfigChannel+0x412>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2102      	movs	r1, #2
 8003b42:	4618      	mov	r0, r3
 8003b44:	f7fe ff6e 	bl	8002a24 <LL_ADC_GetOffsetChannel>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	0e9b      	lsrs	r3, r3, #26
 8003b4c:	f003 021f 	and.w	r2, r3, #31
 8003b50:	e01e      	b.n	8003b90 <HAL_ADC_ConfigChannel+0x450>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2102      	movs	r1, #2
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f7fe ff63 	bl	8002a24 <LL_ADC_GetOffsetChannel>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b64:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003b68:	fa93 f3a3 	rbit	r3, r3
 8003b6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003b70:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003b74:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003b78:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d101      	bne.n	8003b84 <HAL_ADC_ConfigChannel+0x444>
    return 32U;
 8003b80:	2320      	movs	r3, #32
 8003b82:	e004      	b.n	8003b8e <HAL_ADC_ConfigChannel+0x44e>
  return __builtin_clz(value);
 8003b84:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b88:	fab3 f383 	clz	r3, r3
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	461a      	mov	r2, r3
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d105      	bne.n	8003ba8 <HAL_ADC_ConfigChannel+0x468>
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	0e9b      	lsrs	r3, r3, #26
 8003ba2:	f003 031f 	and.w	r3, r3, #31
 8003ba6:	e014      	b.n	8003bd2 <HAL_ADC_ConfigChannel+0x492>
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003bb0:	fa93 f3a3 	rbit	r3, r3
 8003bb4:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003bb6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003bb8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003bbc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d101      	bne.n	8003bc8 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8003bc4:	2320      	movs	r3, #32
 8003bc6:	e004      	b.n	8003bd2 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8003bc8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003bcc:	fab3 f383 	clz	r3, r3
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d106      	bne.n	8003be4 <HAL_ADC_ConfigChannel+0x4a4>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	2102      	movs	r1, #2
 8003bde:	4618      	mov	r0, r3
 8003be0:	f7fe ffb6 	bl	8002b50 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2103      	movs	r1, #3
 8003bea:	4618      	mov	r0, r3
 8003bec:	f7fe ff1a 	bl	8002a24 <LL_ADC_GetOffsetChannel>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d10a      	bne.n	8003c10 <HAL_ADC_ConfigChannel+0x4d0>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	2103      	movs	r1, #3
 8003c00:	4618      	mov	r0, r3
 8003c02:	f7fe ff0f 	bl	8002a24 <LL_ADC_GetOffsetChannel>
 8003c06:	4603      	mov	r3, r0
 8003c08:	0e9b      	lsrs	r3, r3, #26
 8003c0a:	f003 021f 	and.w	r2, r3, #31
 8003c0e:	e017      	b.n	8003c40 <HAL_ADC_ConfigChannel+0x500>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2103      	movs	r1, #3
 8003c16:	4618      	mov	r0, r3
 8003c18:	f7fe ff04 	bl	8002a24 <LL_ADC_GetOffsetChannel>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c20:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003c22:	fa93 f3a3 	rbit	r3, r3
 8003c26:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003c28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003c2a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003c2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d101      	bne.n	8003c36 <HAL_ADC_ConfigChannel+0x4f6>
    return 32U;
 8003c32:	2320      	movs	r3, #32
 8003c34:	e003      	b.n	8003c3e <HAL_ADC_ConfigChannel+0x4fe>
  return __builtin_clz(value);
 8003c36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c38:	fab3 f383 	clz	r3, r3
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	461a      	mov	r2, r3
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d105      	bne.n	8003c58 <HAL_ADC_ConfigChannel+0x518>
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	0e9b      	lsrs	r3, r3, #26
 8003c52:	f003 031f 	and.w	r3, r3, #31
 8003c56:	e011      	b.n	8003c7c <HAL_ADC_ConfigChannel+0x53c>
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c5e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003c60:	fa93 f3a3 	rbit	r3, r3
 8003c64:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003c66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c68:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003c6a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d101      	bne.n	8003c74 <HAL_ADC_ConfigChannel+0x534>
    return 32U;
 8003c70:	2320      	movs	r3, #32
 8003c72:	e003      	b.n	8003c7c <HAL_ADC_ConfigChannel+0x53c>
  return __builtin_clz(value);
 8003c74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003c76:	fab3 f383 	clz	r3, r3
 8003c7a:	b2db      	uxtb	r3, r3
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d14f      	bne.n	8003d20 <HAL_ADC_ConfigChannel+0x5e0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2200      	movs	r2, #0
 8003c86:	2103      	movs	r1, #3
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f7fe ff61 	bl	8002b50 <LL_ADC_SetOffsetState>
 8003c8e:	e047      	b.n	8003d20 <HAL_ADC_ConfigChannel+0x5e0>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c96:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	069b      	lsls	r3, r3, #26
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d107      	bne.n	8003cb4 <HAL_ADC_ConfigChannel+0x574>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003cb2:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003cba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	069b      	lsls	r3, r3, #26
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d107      	bne.n	8003cd8 <HAL_ADC_ConfigChannel+0x598>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003cd6:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003cde:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	069b      	lsls	r3, r3, #26
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	d107      	bne.n	8003cfc <HAL_ADC_ConfigChannel+0x5bc>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003cfa:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d02:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	069b      	lsls	r3, r3, #26
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d107      	bne.n	8003d20 <HAL_ADC_ConfigChannel+0x5e0>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003d1e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4618      	mov	r0, r3
 8003d26:	f7ff f879 	bl	8002e1c <LL_ADC_IsEnabled>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	f040 8219 	bne.w	8004164 <HAL_ADC_ConfigChannel+0xa24>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6818      	ldr	r0, [r3, #0]
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	6819      	ldr	r1, [r3, #0]
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	461a      	mov	r2, r3
 8003d40:	f7fe ff9a 	bl	8002c78 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	4aa1      	ldr	r2, [pc, #644]	@ (8003fd0 <HAL_ADC_ConfigChannel+0x890>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	f040 812e 	bne.w	8003fac <HAL_ADC_ConfigChannel+0x86c>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d10b      	bne.n	8003d78 <HAL_ADC_ConfigChannel+0x638>
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	0e9b      	lsrs	r3, r3, #26
 8003d66:	3301      	adds	r3, #1
 8003d68:	f003 031f 	and.w	r3, r3, #31
 8003d6c:	2b09      	cmp	r3, #9
 8003d6e:	bf94      	ite	ls
 8003d70:	2301      	movls	r3, #1
 8003d72:	2300      	movhi	r3, #0
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	e019      	b.n	8003dac <HAL_ADC_ConfigChannel+0x66c>
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003d80:	fa93 f3a3 	rbit	r3, r3
 8003d84:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003d86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d88:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003d8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d101      	bne.n	8003d94 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8003d90:	2320      	movs	r3, #32
 8003d92:	e003      	b.n	8003d9c <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8003d94:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d96:	fab3 f383 	clz	r3, r3
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	3301      	adds	r3, #1
 8003d9e:	f003 031f 	and.w	r3, r3, #31
 8003da2:	2b09      	cmp	r3, #9
 8003da4:	bf94      	ite	ls
 8003da6:	2301      	movls	r3, #1
 8003da8:	2300      	movhi	r3, #0
 8003daa:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d079      	beq.n	8003ea4 <HAL_ADC_ConfigChannel+0x764>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d107      	bne.n	8003dcc <HAL_ADC_ConfigChannel+0x68c>
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	0e9b      	lsrs	r3, r3, #26
 8003dc2:	3301      	adds	r3, #1
 8003dc4:	069b      	lsls	r3, r3, #26
 8003dc6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003dca:	e015      	b.n	8003df8 <HAL_ADC_ConfigChannel+0x6b8>
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003dd4:	fa93 f3a3 	rbit	r3, r3
 8003dd8:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003dda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ddc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003dde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d101      	bne.n	8003de8 <HAL_ADC_ConfigChannel+0x6a8>
    return 32U;
 8003de4:	2320      	movs	r3, #32
 8003de6:	e003      	b.n	8003df0 <HAL_ADC_ConfigChannel+0x6b0>
  return __builtin_clz(value);
 8003de8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003dea:	fab3 f383 	clz	r3, r3
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	3301      	adds	r3, #1
 8003df2:	069b      	lsls	r3, r3, #26
 8003df4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d109      	bne.n	8003e18 <HAL_ADC_ConfigChannel+0x6d8>
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	0e9b      	lsrs	r3, r3, #26
 8003e0a:	3301      	adds	r3, #1
 8003e0c:	f003 031f 	and.w	r3, r3, #31
 8003e10:	2101      	movs	r1, #1
 8003e12:	fa01 f303 	lsl.w	r3, r1, r3
 8003e16:	e017      	b.n	8003e48 <HAL_ADC_ConfigChannel+0x708>
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e20:	fa93 f3a3 	rbit	r3, r3
 8003e24:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003e26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e28:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8003e2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d101      	bne.n	8003e34 <HAL_ADC_ConfigChannel+0x6f4>
    return 32U;
 8003e30:	2320      	movs	r3, #32
 8003e32:	e003      	b.n	8003e3c <HAL_ADC_ConfigChannel+0x6fc>
  return __builtin_clz(value);
 8003e34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e36:	fab3 f383 	clz	r3, r3
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	3301      	adds	r3, #1
 8003e3e:	f003 031f 	and.w	r3, r3, #31
 8003e42:	2101      	movs	r1, #1
 8003e44:	fa01 f303 	lsl.w	r3, r1, r3
 8003e48:	ea42 0103 	orr.w	r1, r2, r3
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d10a      	bne.n	8003e6e <HAL_ADC_ConfigChannel+0x72e>
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	0e9b      	lsrs	r3, r3, #26
 8003e5e:	3301      	adds	r3, #1
 8003e60:	f003 021f 	and.w	r2, r3, #31
 8003e64:	4613      	mov	r3, r2
 8003e66:	005b      	lsls	r3, r3, #1
 8003e68:	4413      	add	r3, r2
 8003e6a:	051b      	lsls	r3, r3, #20
 8003e6c:	e018      	b.n	8003ea0 <HAL_ADC_ConfigChannel+0x760>
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e76:	fa93 f3a3 	rbit	r3, r3
 8003e7a:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e7e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003e80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d101      	bne.n	8003e8a <HAL_ADC_ConfigChannel+0x74a>
    return 32U;
 8003e86:	2320      	movs	r3, #32
 8003e88:	e003      	b.n	8003e92 <HAL_ADC_ConfigChannel+0x752>
  return __builtin_clz(value);
 8003e8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e8c:	fab3 f383 	clz	r3, r3
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	3301      	adds	r3, #1
 8003e94:	f003 021f 	and.w	r2, r3, #31
 8003e98:	4613      	mov	r3, r2
 8003e9a:	005b      	lsls	r3, r3, #1
 8003e9c:	4413      	add	r3, r2
 8003e9e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ea0:	430b      	orrs	r3, r1
 8003ea2:	e07e      	b.n	8003fa2 <HAL_ADC_ConfigChannel+0x862>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d107      	bne.n	8003ec0 <HAL_ADC_ConfigChannel+0x780>
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	0e9b      	lsrs	r3, r3, #26
 8003eb6:	3301      	adds	r3, #1
 8003eb8:	069b      	lsls	r3, r3, #26
 8003eba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ebe:	e015      	b.n	8003eec <HAL_ADC_ConfigChannel+0x7ac>
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ec8:	fa93 f3a3 	rbit	r3, r3
 8003ecc:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d101      	bne.n	8003edc <HAL_ADC_ConfigChannel+0x79c>
    return 32U;
 8003ed8:	2320      	movs	r3, #32
 8003eda:	e003      	b.n	8003ee4 <HAL_ADC_ConfigChannel+0x7a4>
  return __builtin_clz(value);
 8003edc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ede:	fab3 f383 	clz	r3, r3
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	069b      	lsls	r3, r3, #26
 8003ee8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d109      	bne.n	8003f0c <HAL_ADC_ConfigChannel+0x7cc>
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	0e9b      	lsrs	r3, r3, #26
 8003efe:	3301      	adds	r3, #1
 8003f00:	f003 031f 	and.w	r3, r3, #31
 8003f04:	2101      	movs	r1, #1
 8003f06:	fa01 f303 	lsl.w	r3, r1, r3
 8003f0a:	e017      	b.n	8003f3c <HAL_ADC_ConfigChannel+0x7fc>
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	fa93 f3a3 	rbit	r3, r3
 8003f18:	61bb      	str	r3, [r7, #24]
  return result;
 8003f1a:	69bb      	ldr	r3, [r7, #24]
 8003f1c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003f1e:	6a3b      	ldr	r3, [r7, #32]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d101      	bne.n	8003f28 <HAL_ADC_ConfigChannel+0x7e8>
    return 32U;
 8003f24:	2320      	movs	r3, #32
 8003f26:	e003      	b.n	8003f30 <HAL_ADC_ConfigChannel+0x7f0>
  return __builtin_clz(value);
 8003f28:	6a3b      	ldr	r3, [r7, #32]
 8003f2a:	fab3 f383 	clz	r3, r3
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	3301      	adds	r3, #1
 8003f32:	f003 031f 	and.w	r3, r3, #31
 8003f36:	2101      	movs	r1, #1
 8003f38:	fa01 f303 	lsl.w	r3, r1, r3
 8003f3c:	ea42 0103 	orr.w	r1, r2, r3
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d10d      	bne.n	8003f68 <HAL_ADC_ConfigChannel+0x828>
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	0e9b      	lsrs	r3, r3, #26
 8003f52:	3301      	adds	r3, #1
 8003f54:	f003 021f 	and.w	r2, r3, #31
 8003f58:	4613      	mov	r3, r2
 8003f5a:	005b      	lsls	r3, r3, #1
 8003f5c:	4413      	add	r3, r2
 8003f5e:	3b1e      	subs	r3, #30
 8003f60:	051b      	lsls	r3, r3, #20
 8003f62:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003f66:	e01b      	b.n	8003fa0 <HAL_ADC_ConfigChannel+0x860>
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	fa93 f3a3 	rbit	r3, r3
 8003f74:	60fb      	str	r3, [r7, #12]
  return result;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d101      	bne.n	8003f84 <HAL_ADC_ConfigChannel+0x844>
    return 32U;
 8003f80:	2320      	movs	r3, #32
 8003f82:	e003      	b.n	8003f8c <HAL_ADC_ConfigChannel+0x84c>
  return __builtin_clz(value);
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	fab3 f383 	clz	r3, r3
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	f003 021f 	and.w	r2, r3, #31
 8003f92:	4613      	mov	r3, r2
 8003f94:	005b      	lsls	r3, r3, #1
 8003f96:	4413      	add	r3, r2
 8003f98:	3b1e      	subs	r3, #30
 8003f9a:	051b      	lsls	r3, r3, #20
 8003f9c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003fa0:	430b      	orrs	r3, r1
 8003fa2:	683a      	ldr	r2, [r7, #0]
 8003fa4:	6892      	ldr	r2, [r2, #8]
 8003fa6:	4619      	mov	r1, r3
 8003fa8:	f7fe fe3b 	bl	8002c22 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	f280 80d7 	bge.w	8004164 <HAL_ADC_ConfigChannel+0xa24>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a06      	ldr	r2, [pc, #24]	@ (8003fd4 <HAL_ADC_ConfigChannel+0x894>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d004      	beq.n	8003fca <HAL_ADC_ConfigChannel+0x88a>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a04      	ldr	r2, [pc, #16]	@ (8003fd8 <HAL_ADC_ConfigChannel+0x898>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d10a      	bne.n	8003fe0 <HAL_ADC_ConfigChannel+0x8a0>
 8003fca:	4b04      	ldr	r3, [pc, #16]	@ (8003fdc <HAL_ADC_ConfigChannel+0x89c>)
 8003fcc:	e009      	b.n	8003fe2 <HAL_ADC_ConfigChannel+0x8a2>
 8003fce:	bf00      	nop
 8003fd0:	47ff0000 	.word	0x47ff0000
 8003fd4:	40022000 	.word	0x40022000
 8003fd8:	40022100 	.word	0x40022100
 8003fdc:	40022300 	.word	0x40022300
 8003fe0:	4b65      	ldr	r3, [pc, #404]	@ (8004178 <HAL_ADC_ConfigChannel+0xa38>)
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f7fe fcde 	bl	80029a4 <LL_ADC_GetCommonPathInternalCh>
 8003fe8:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a62      	ldr	r2, [pc, #392]	@ (800417c <HAL_ADC_ConfigChannel+0xa3c>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d004      	beq.n	8004000 <HAL_ADC_ConfigChannel+0x8c0>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a61      	ldr	r2, [pc, #388]	@ (8004180 <HAL_ADC_ConfigChannel+0xa40>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d10e      	bne.n	800401e <HAL_ADC_ConfigChannel+0x8de>
 8004000:	485e      	ldr	r0, [pc, #376]	@ (800417c <HAL_ADC_ConfigChannel+0xa3c>)
 8004002:	f7fe ff0b 	bl	8002e1c <LL_ADC_IsEnabled>
 8004006:	4604      	mov	r4, r0
 8004008:	485d      	ldr	r0, [pc, #372]	@ (8004180 <HAL_ADC_ConfigChannel+0xa40>)
 800400a:	f7fe ff07 	bl	8002e1c <LL_ADC_IsEnabled>
 800400e:	4603      	mov	r3, r0
 8004010:	4323      	orrs	r3, r4
 8004012:	2b00      	cmp	r3, #0
 8004014:	bf0c      	ite	eq
 8004016:	2301      	moveq	r3, #1
 8004018:	2300      	movne	r3, #0
 800401a:	b2db      	uxtb	r3, r3
 800401c:	e008      	b.n	8004030 <HAL_ADC_ConfigChannel+0x8f0>
 800401e:	4859      	ldr	r0, [pc, #356]	@ (8004184 <HAL_ADC_ConfigChannel+0xa44>)
 8004020:	f7fe fefc 	bl	8002e1c <LL_ADC_IsEnabled>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	bf0c      	ite	eq
 800402a:	2301      	moveq	r3, #1
 800402c:	2300      	movne	r3, #0
 800402e:	b2db      	uxtb	r3, r3
 8004030:	2b00      	cmp	r3, #0
 8004032:	f000 8084 	beq.w	800413e <HAL_ADC_ConfigChannel+0x9fe>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a53      	ldr	r2, [pc, #332]	@ (8004188 <HAL_ADC_ConfigChannel+0xa48>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d132      	bne.n	80040a6 <HAL_ADC_ConfigChannel+0x966>
 8004040:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004044:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004048:	2b00      	cmp	r3, #0
 800404a:	d12c      	bne.n	80040a6 <HAL_ADC_ConfigChannel+0x966>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a4c      	ldr	r2, [pc, #304]	@ (8004184 <HAL_ADC_ConfigChannel+0xa44>)
 8004052:	4293      	cmp	r3, r2
 8004054:	f040 8086 	bne.w	8004164 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a47      	ldr	r2, [pc, #284]	@ (800417c <HAL_ADC_ConfigChannel+0xa3c>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d004      	beq.n	800406c <HAL_ADC_ConfigChannel+0x92c>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a46      	ldr	r2, [pc, #280]	@ (8004180 <HAL_ADC_ConfigChannel+0xa40>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d101      	bne.n	8004070 <HAL_ADC_ConfigChannel+0x930>
 800406c:	4a47      	ldr	r2, [pc, #284]	@ (800418c <HAL_ADC_ConfigChannel+0xa4c>)
 800406e:	e000      	b.n	8004072 <HAL_ADC_ConfigChannel+0x932>
 8004070:	4a41      	ldr	r2, [pc, #260]	@ (8004178 <HAL_ADC_ConfigChannel+0xa38>)
 8004072:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004076:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800407a:	4619      	mov	r1, r3
 800407c:	4610      	mov	r0, r2
 800407e:	f7fe fc7e 	bl	800297e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004082:	4b43      	ldr	r3, [pc, #268]	@ (8004190 <HAL_ADC_ConfigChannel+0xa50>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	099b      	lsrs	r3, r3, #6
 8004088:	4a42      	ldr	r2, [pc, #264]	@ (8004194 <HAL_ADC_ConfigChannel+0xa54>)
 800408a:	fba2 2303 	umull	r2, r3, r2, r3
 800408e:	099b      	lsrs	r3, r3, #6
 8004090:	3301      	adds	r3, #1
 8004092:	005b      	lsls	r3, r3, #1
 8004094:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004096:	e002      	b.n	800409e <HAL_ADC_ConfigChannel+0x95e>
              {
                wait_loop_index--;
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	3b01      	subs	r3, #1
 800409c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d1f9      	bne.n	8004098 <HAL_ADC_ConfigChannel+0x958>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80040a4:	e05e      	b.n	8004164 <HAL_ADC_ConfigChannel+0xa24>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a3b      	ldr	r2, [pc, #236]	@ (8004198 <HAL_ADC_ConfigChannel+0xa58>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d120      	bne.n	80040f2 <HAL_ADC_ConfigChannel+0x9b2>
 80040b0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80040b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d11a      	bne.n	80040f2 <HAL_ADC_ConfigChannel+0x9b2>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a30      	ldr	r2, [pc, #192]	@ (8004184 <HAL_ADC_ConfigChannel+0xa44>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d14e      	bne.n	8004164 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a2c      	ldr	r2, [pc, #176]	@ (800417c <HAL_ADC_ConfigChannel+0xa3c>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d004      	beq.n	80040da <HAL_ADC_ConfigChannel+0x99a>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a2a      	ldr	r2, [pc, #168]	@ (8004180 <HAL_ADC_ConfigChannel+0xa40>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d101      	bne.n	80040de <HAL_ADC_ConfigChannel+0x99e>
 80040da:	4a2c      	ldr	r2, [pc, #176]	@ (800418c <HAL_ADC_ConfigChannel+0xa4c>)
 80040dc:	e000      	b.n	80040e0 <HAL_ADC_ConfigChannel+0x9a0>
 80040de:	4a26      	ldr	r2, [pc, #152]	@ (8004178 <HAL_ADC_ConfigChannel+0xa38>)
 80040e0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80040e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040e8:	4619      	mov	r1, r3
 80040ea:	4610      	mov	r0, r2
 80040ec:	f7fe fc47 	bl	800297e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80040f0:	e038      	b.n	8004164 <HAL_ADC_ConfigChannel+0xa24>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a29      	ldr	r2, [pc, #164]	@ (800419c <HAL_ADC_ConfigChannel+0xa5c>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d133      	bne.n	8004164 <HAL_ADC_ConfigChannel+0xa24>
 80040fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004100:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004104:	2b00      	cmp	r3, #0
 8004106:	d12d      	bne.n	8004164 <HAL_ADC_ConfigChannel+0xa24>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a1d      	ldr	r2, [pc, #116]	@ (8004184 <HAL_ADC_ConfigChannel+0xa44>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d128      	bne.n	8004164 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a19      	ldr	r2, [pc, #100]	@ (800417c <HAL_ADC_ConfigChannel+0xa3c>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d004      	beq.n	8004126 <HAL_ADC_ConfigChannel+0x9e6>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a17      	ldr	r2, [pc, #92]	@ (8004180 <HAL_ADC_ConfigChannel+0xa40>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d101      	bne.n	800412a <HAL_ADC_ConfigChannel+0x9ea>
 8004126:	4a19      	ldr	r2, [pc, #100]	@ (800418c <HAL_ADC_ConfigChannel+0xa4c>)
 8004128:	e000      	b.n	800412c <HAL_ADC_ConfigChannel+0x9ec>
 800412a:	4a13      	ldr	r2, [pc, #76]	@ (8004178 <HAL_ADC_ConfigChannel+0xa38>)
 800412c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004130:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004134:	4619      	mov	r1, r3
 8004136:	4610      	mov	r0, r2
 8004138:	f7fe fc21 	bl	800297e <LL_ADC_SetCommonPathInternalCh>
 800413c:	e012      	b.n	8004164 <HAL_ADC_ConfigChannel+0xa24>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004142:	f043 0220 	orr.w	r2, r3, #32
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8004150:	e008      	b.n	8004164 <HAL_ADC_ConfigChannel+0xa24>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004156:	f043 0220 	orr.w	r2, r3, #32
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800416c:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
}
 8004170:	4618      	mov	r0, r3
 8004172:	37e4      	adds	r7, #228	@ 0xe4
 8004174:	46bd      	mov	sp, r7
 8004176:	bd90      	pop	{r4, r7, pc}
 8004178:	58026300 	.word	0x58026300
 800417c:	40022000 	.word	0x40022000
 8004180:	40022100 	.word	0x40022100
 8004184:	58026000 	.word	0x58026000
 8004188:	c7520000 	.word	0xc7520000
 800418c:	40022300 	.word	0x40022300
 8004190:	24000008 	.word	0x24000008
 8004194:	053e2d63 	.word	0x053e2d63
 8004198:	c3210000 	.word	0xc3210000
 800419c:	cb840000 	.word	0xcb840000

080041a0 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b088      	sub	sp, #32
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80041aa:	2300      	movs	r3, #0
 80041ac:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4618      	mov	r0, r3
 80041b8:	f7fe fe7e 	bl	8002eb8 <LL_ADC_REG_IsConversionOngoing>
 80041bc:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4618      	mov	r0, r3
 80041c4:	f7fe fea0 	bl	8002f08 <LL_ADC_INJ_IsConversionOngoing>
 80041c8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d103      	bne.n	80041d8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	f000 8098 	beq.w	8004308 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	68db      	ldr	r3, [r3, #12]
 80041de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d02a      	beq.n	800423c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	7e5b      	ldrb	r3, [r3, #25]
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d126      	bne.n	800423c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	7e1b      	ldrb	r3, [r3, #24]
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d122      	bne.n	800423c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80041f6:	2301      	movs	r3, #1
 80041f8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80041fa:	e014      	b.n	8004226 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80041fc:	69fb      	ldr	r3, [r7, #28]
 80041fe:	4a45      	ldr	r2, [pc, #276]	@ (8004314 <ADC_ConversionStop+0x174>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d90d      	bls.n	8004220 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004208:	f043 0210 	orr.w	r2, r3, #16
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004214:	f043 0201 	orr.w	r2, r3, #1
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	e074      	b.n	800430a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	3301      	adds	r3, #1
 8004224:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004230:	2b40      	cmp	r3, #64	@ 0x40
 8004232:	d1e3      	bne.n	80041fc <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	2240      	movs	r2, #64	@ 0x40
 800423a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	2b02      	cmp	r3, #2
 8004240:	d014      	beq.n	800426c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4618      	mov	r0, r3
 8004248:	f7fe fe36 	bl	8002eb8 <LL_ADC_REG_IsConversionOngoing>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d00c      	beq.n	800426c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4618      	mov	r0, r3
 8004258:	f7fe fdf3 	bl	8002e42 <LL_ADC_IsDisableOngoing>
 800425c:	4603      	mov	r3, r0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d104      	bne.n	800426c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4618      	mov	r0, r3
 8004268:	f7fe fe12 	bl	8002e90 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	2b01      	cmp	r3, #1
 8004270:	d014      	beq.n	800429c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4618      	mov	r0, r3
 8004278:	f7fe fe46 	bl	8002f08 <LL_ADC_INJ_IsConversionOngoing>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d00c      	beq.n	800429c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4618      	mov	r0, r3
 8004288:	f7fe fddb 	bl	8002e42 <LL_ADC_IsDisableOngoing>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d104      	bne.n	800429c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4618      	mov	r0, r3
 8004298:	f7fe fe22 	bl	8002ee0 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	2b02      	cmp	r3, #2
 80042a0:	d005      	beq.n	80042ae <ADC_ConversionStop+0x10e>
 80042a2:	69bb      	ldr	r3, [r7, #24]
 80042a4:	2b03      	cmp	r3, #3
 80042a6:	d105      	bne.n	80042b4 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80042a8:	230c      	movs	r3, #12
 80042aa:	617b      	str	r3, [r7, #20]
        break;
 80042ac:	e005      	b.n	80042ba <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80042ae:	2308      	movs	r3, #8
 80042b0:	617b      	str	r3, [r7, #20]
        break;
 80042b2:	e002      	b.n	80042ba <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80042b4:	2304      	movs	r3, #4
 80042b6:	617b      	str	r3, [r7, #20]
        break;
 80042b8:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80042ba:	f7fe fb41 	bl	8002940 <HAL_GetTick>
 80042be:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80042c0:	e01b      	b.n	80042fa <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80042c2:	f7fe fb3d 	bl	8002940 <HAL_GetTick>
 80042c6:	4602      	mov	r2, r0
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	1ad3      	subs	r3, r2, r3
 80042cc:	2b05      	cmp	r3, #5
 80042ce:	d914      	bls.n	80042fa <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	689a      	ldr	r2, [r3, #8]
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	4013      	ands	r3, r2
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00d      	beq.n	80042fa <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042e2:	f043 0210 	orr.w	r2, r3, #16
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042ee:	f043 0201 	orr.w	r2, r3, #1
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e007      	b.n	800430a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	689a      	ldr	r2, [r3, #8]
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	4013      	ands	r3, r2
 8004304:	2b00      	cmp	r3, #0
 8004306:	d1dc      	bne.n	80042c2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004308:	2300      	movs	r3, #0
}
 800430a:	4618      	mov	r0, r3
 800430c:	3720      	adds	r7, #32
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	000cdbff 	.word	0x000cdbff

08004318 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b084      	sub	sp, #16
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4618      	mov	r0, r3
 8004326:	f7fe fd79 	bl	8002e1c <LL_ADC_IsEnabled>
 800432a:	4603      	mov	r3, r0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d16e      	bne.n	800440e <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	689a      	ldr	r2, [r3, #8]
 8004336:	4b38      	ldr	r3, [pc, #224]	@ (8004418 <ADC_Enable+0x100>)
 8004338:	4013      	ands	r3, r2
 800433a:	2b00      	cmp	r3, #0
 800433c:	d00d      	beq.n	800435a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004342:	f043 0210 	orr.w	r2, r3, #16
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800434e:	f043 0201 	orr.w	r2, r3, #1
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e05a      	b.n	8004410 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4618      	mov	r0, r3
 8004360:	f7fe fd34 	bl	8002dcc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004364:	f7fe faec 	bl	8002940 <HAL_GetTick>
 8004368:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a2b      	ldr	r2, [pc, #172]	@ (800441c <ADC_Enable+0x104>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d004      	beq.n	800437e <ADC_Enable+0x66>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a29      	ldr	r2, [pc, #164]	@ (8004420 <ADC_Enable+0x108>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d101      	bne.n	8004382 <ADC_Enable+0x6a>
 800437e:	4b29      	ldr	r3, [pc, #164]	@ (8004424 <ADC_Enable+0x10c>)
 8004380:	e000      	b.n	8004384 <ADC_Enable+0x6c>
 8004382:	4b29      	ldr	r3, [pc, #164]	@ (8004428 <ADC_Enable+0x110>)
 8004384:	4618      	mov	r0, r3
 8004386:	f7fe fcb7 	bl	8002cf8 <LL_ADC_GetMultimode>
 800438a:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a23      	ldr	r2, [pc, #140]	@ (8004420 <ADC_Enable+0x108>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d002      	beq.n	800439c <ADC_Enable+0x84>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	e000      	b.n	800439e <ADC_Enable+0x86>
 800439c:	4b1f      	ldr	r3, [pc, #124]	@ (800441c <ADC_Enable+0x104>)
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	6812      	ldr	r2, [r2, #0]
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d02c      	beq.n	8004400 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d130      	bne.n	800440e <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80043ac:	e028      	b.n	8004400 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4618      	mov	r0, r3
 80043b4:	f7fe fd32 	bl	8002e1c <LL_ADC_IsEnabled>
 80043b8:	4603      	mov	r3, r0
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d104      	bne.n	80043c8 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4618      	mov	r0, r3
 80043c4:	f7fe fd02 	bl	8002dcc <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80043c8:	f7fe faba 	bl	8002940 <HAL_GetTick>
 80043cc:	4602      	mov	r2, r0
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d914      	bls.n	8004400 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 0301 	and.w	r3, r3, #1
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d00d      	beq.n	8004400 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043e8:	f043 0210 	orr.w	r2, r3, #16
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80043f4:	f043 0201 	orr.w	r2, r3, #1
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	e007      	b.n	8004410 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0301 	and.w	r3, r3, #1
 800440a:	2b01      	cmp	r3, #1
 800440c:	d1cf      	bne.n	80043ae <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800440e:	2300      	movs	r3, #0
}
 8004410:	4618      	mov	r0, r3
 8004412:	3710      	adds	r7, #16
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}
 8004418:	8000003f 	.word	0x8000003f
 800441c:	40022000 	.word	0x40022000
 8004420:	40022100 	.word	0x40022100
 8004424:	40022300 	.word	0x40022300
 8004428:	58026300 	.word	0x58026300

0800442c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4618      	mov	r0, r3
 800443a:	f7fe fd02 	bl	8002e42 <LL_ADC_IsDisableOngoing>
 800443e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4618      	mov	r0, r3
 8004446:	f7fe fce9 	bl	8002e1c <LL_ADC_IsEnabled>
 800444a:	4603      	mov	r3, r0
 800444c:	2b00      	cmp	r3, #0
 800444e:	d047      	beq.n	80044e0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d144      	bne.n	80044e0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	f003 030d 	and.w	r3, r3, #13
 8004460:	2b01      	cmp	r3, #1
 8004462:	d10c      	bne.n	800447e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4618      	mov	r0, r3
 800446a:	f7fe fcc3 	bl	8002df4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	2203      	movs	r2, #3
 8004474:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004476:	f7fe fa63 	bl	8002940 <HAL_GetTick>
 800447a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800447c:	e029      	b.n	80044d2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004482:	f043 0210 	orr.w	r2, r3, #16
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800448e:	f043 0201 	orr.w	r2, r3, #1
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e023      	b.n	80044e2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800449a:	f7fe fa51 	bl	8002940 <HAL_GetTick>
 800449e:	4602      	mov	r2, r0
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	1ad3      	subs	r3, r2, r3
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	d914      	bls.n	80044d2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	f003 0301 	and.w	r3, r3, #1
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d00d      	beq.n	80044d2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044ba:	f043 0210 	orr.w	r2, r3, #16
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044c6:	f043 0201 	orr.w	r2, r3, #1
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e007      	b.n	80044e2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	f003 0301 	and.w	r3, r3, #1
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d1dc      	bne.n	800449a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80044e0:	2300      	movs	r3, #0
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3710      	adds	r7, #16
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
	...

080044ec <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b084      	sub	sp, #16
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a6c      	ldr	r2, [pc, #432]	@ (80046ac <ADC_ConfigureBoostMode+0x1c0>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d004      	beq.n	8004508 <ADC_ConfigureBoostMode+0x1c>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a6b      	ldr	r2, [pc, #428]	@ (80046b0 <ADC_ConfigureBoostMode+0x1c4>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d109      	bne.n	800451c <ADC_ConfigureBoostMode+0x30>
 8004508:	4b6a      	ldr	r3, [pc, #424]	@ (80046b4 <ADC_ConfigureBoostMode+0x1c8>)
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004510:	2b00      	cmp	r3, #0
 8004512:	bf14      	ite	ne
 8004514:	2301      	movne	r3, #1
 8004516:	2300      	moveq	r3, #0
 8004518:	b2db      	uxtb	r3, r3
 800451a:	e008      	b.n	800452e <ADC_ConfigureBoostMode+0x42>
 800451c:	4b66      	ldr	r3, [pc, #408]	@ (80046b8 <ADC_ConfigureBoostMode+0x1cc>)
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004524:	2b00      	cmp	r3, #0
 8004526:	bf14      	ite	ne
 8004528:	2301      	movne	r3, #1
 800452a:	2300      	moveq	r3, #0
 800452c:	b2db      	uxtb	r3, r3
 800452e:	2b00      	cmp	r3, #0
 8004530:	d01c      	beq.n	800456c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8004532:	f002 fdcd 	bl	80070d0 <HAL_RCC_GetHCLKFreq>
 8004536:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004540:	d010      	beq.n	8004564 <ADC_ConfigureBoostMode+0x78>
 8004542:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004546:	d873      	bhi.n	8004630 <ADC_ConfigureBoostMode+0x144>
 8004548:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800454c:	d002      	beq.n	8004554 <ADC_ConfigureBoostMode+0x68>
 800454e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004552:	d16d      	bne.n	8004630 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	0c1b      	lsrs	r3, r3, #16
 800455a:	68fa      	ldr	r2, [r7, #12]
 800455c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004560:	60fb      	str	r3, [r7, #12]
        break;
 8004562:	e068      	b.n	8004636 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	089b      	lsrs	r3, r3, #2
 8004568:	60fb      	str	r3, [r7, #12]
        break;
 800456a:	e064      	b.n	8004636 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800456c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8004570:	f04f 0100 	mov.w	r1, #0
 8004574:	f003 ffa8 	bl	80084c8 <HAL_RCCEx_GetPeriphCLKFreq>
 8004578:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004582:	d051      	beq.n	8004628 <ADC_ConfigureBoostMode+0x13c>
 8004584:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004588:	d854      	bhi.n	8004634 <ADC_ConfigureBoostMode+0x148>
 800458a:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800458e:	d047      	beq.n	8004620 <ADC_ConfigureBoostMode+0x134>
 8004590:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004594:	d84e      	bhi.n	8004634 <ADC_ConfigureBoostMode+0x148>
 8004596:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800459a:	d03d      	beq.n	8004618 <ADC_ConfigureBoostMode+0x12c>
 800459c:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80045a0:	d848      	bhi.n	8004634 <ADC_ConfigureBoostMode+0x148>
 80045a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80045a6:	d033      	beq.n	8004610 <ADC_ConfigureBoostMode+0x124>
 80045a8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80045ac:	d842      	bhi.n	8004634 <ADC_ConfigureBoostMode+0x148>
 80045ae:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80045b2:	d029      	beq.n	8004608 <ADC_ConfigureBoostMode+0x11c>
 80045b4:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80045b8:	d83c      	bhi.n	8004634 <ADC_ConfigureBoostMode+0x148>
 80045ba:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80045be:	d01a      	beq.n	80045f6 <ADC_ConfigureBoostMode+0x10a>
 80045c0:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80045c4:	d836      	bhi.n	8004634 <ADC_ConfigureBoostMode+0x148>
 80045c6:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80045ca:	d014      	beq.n	80045f6 <ADC_ConfigureBoostMode+0x10a>
 80045cc:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80045d0:	d830      	bhi.n	8004634 <ADC_ConfigureBoostMode+0x148>
 80045d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045d6:	d00e      	beq.n	80045f6 <ADC_ConfigureBoostMode+0x10a>
 80045d8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045dc:	d82a      	bhi.n	8004634 <ADC_ConfigureBoostMode+0x148>
 80045de:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80045e2:	d008      	beq.n	80045f6 <ADC_ConfigureBoostMode+0x10a>
 80045e4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80045e8:	d824      	bhi.n	8004634 <ADC_ConfigureBoostMode+0x148>
 80045ea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80045ee:	d002      	beq.n	80045f6 <ADC_ConfigureBoostMode+0x10a>
 80045f0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80045f4:	d11e      	bne.n	8004634 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	0c9b      	lsrs	r3, r3, #18
 80045fc:	005b      	lsls	r3, r3, #1
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	fbb2 f3f3 	udiv	r3, r2, r3
 8004604:	60fb      	str	r3, [r7, #12]
        break;
 8004606:	e016      	b.n	8004636 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	091b      	lsrs	r3, r3, #4
 800460c:	60fb      	str	r3, [r7, #12]
        break;
 800460e:	e012      	b.n	8004636 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	095b      	lsrs	r3, r3, #5
 8004614:	60fb      	str	r3, [r7, #12]
        break;
 8004616:	e00e      	b.n	8004636 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	099b      	lsrs	r3, r3, #6
 800461c:	60fb      	str	r3, [r7, #12]
        break;
 800461e:	e00a      	b.n	8004636 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	09db      	lsrs	r3, r3, #7
 8004624:	60fb      	str	r3, [r7, #12]
        break;
 8004626:	e006      	b.n	8004636 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	0a1b      	lsrs	r3, r3, #8
 800462c:	60fb      	str	r3, [r7, #12]
        break;
 800462e:	e002      	b.n	8004636 <ADC_ConfigureBoostMode+0x14a>
        break;
 8004630:	bf00      	nop
 8004632:	e000      	b.n	8004636 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8004634:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	085b      	lsrs	r3, r3, #1
 800463a:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	4a1f      	ldr	r2, [pc, #124]	@ (80046bc <ADC_ConfigureBoostMode+0x1d0>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d808      	bhi.n	8004656 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	689a      	ldr	r2, [r3, #8]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004652:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004654:	e025      	b.n	80046a2 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	4a19      	ldr	r2, [pc, #100]	@ (80046c0 <ADC_ConfigureBoostMode+0x1d4>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d80a      	bhi.n	8004674 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004670:	609a      	str	r2, [r3, #8]
}
 8004672:	e016      	b.n	80046a2 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	4a13      	ldr	r2, [pc, #76]	@ (80046c4 <ADC_ConfigureBoostMode+0x1d8>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d80a      	bhi.n	8004692 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800468e:	609a      	str	r2, [r3, #8]
}
 8004690:	e007      	b.n	80046a2 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	689a      	ldr	r2, [r3, #8]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80046a0:	609a      	str	r2, [r3, #8]
}
 80046a2:	bf00      	nop
 80046a4:	3710      	adds	r7, #16
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}
 80046aa:	bf00      	nop
 80046ac:	40022000 	.word	0x40022000
 80046b0:	40022100 	.word	0x40022100
 80046b4:	40022300 	.word	0x40022300
 80046b8:	58026300 	.word	0x58026300
 80046bc:	005f5e10 	.word	0x005f5e10
 80046c0:	00bebc20 	.word	0x00bebc20
 80046c4:	017d7840 	.word	0x017d7840

080046c8 <LL_ADC_IsEnabled>:
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	f003 0301 	and.w	r3, r3, #1
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d101      	bne.n	80046e0 <LL_ADC_IsEnabled+0x18>
 80046dc:	2301      	movs	r3, #1
 80046de:	e000      	b.n	80046e2 <LL_ADC_IsEnabled+0x1a>
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	370c      	adds	r7, #12
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr

080046ee <LL_ADC_REG_IsConversionOngoing>:
{
 80046ee:	b480      	push	{r7}
 80046f0:	b083      	sub	sp, #12
 80046f2:	af00      	add	r7, sp, #0
 80046f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	f003 0304 	and.w	r3, r3, #4
 80046fe:	2b04      	cmp	r3, #4
 8004700:	d101      	bne.n	8004706 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004702:	2301      	movs	r3, #1
 8004704:	e000      	b.n	8004708 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004706:	2300      	movs	r3, #0
}
 8004708:	4618      	mov	r0, r3
 800470a:	370c      	adds	r7, #12
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr

08004714 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004714:	b590      	push	{r4, r7, lr}
 8004716:	b0a3      	sub	sp, #140	@ 0x8c
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800471e:	2300      	movs	r3, #0
 8004720:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800472a:	2b01      	cmp	r3, #1
 800472c:	d101      	bne.n	8004732 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800472e:	2302      	movs	r3, #2
 8004730:	e0c1      	b.n	80048b6 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2201      	movs	r2, #1
 8004736:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800473a:	2300      	movs	r3, #0
 800473c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800473e:	2300      	movs	r3, #0
 8004740:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a5e      	ldr	r2, [pc, #376]	@ (80048c0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d102      	bne.n	8004752 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800474c:	4b5d      	ldr	r3, [pc, #372]	@ (80048c4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800474e:	60fb      	str	r3, [r7, #12]
 8004750:	e001      	b.n	8004756 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004752:	2300      	movs	r3, #0
 8004754:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d10b      	bne.n	8004774 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004760:	f043 0220 	orr.w	r2, r3, #32
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e0a0      	b.n	80048b6 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	4618      	mov	r0, r3
 8004778:	f7ff ffb9 	bl	80046ee <LL_ADC_REG_IsConversionOngoing>
 800477c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4618      	mov	r0, r3
 8004786:	f7ff ffb2 	bl	80046ee <LL_ADC_REG_IsConversionOngoing>
 800478a:	4603      	mov	r3, r0
 800478c:	2b00      	cmp	r3, #0
 800478e:	f040 8081 	bne.w	8004894 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004792:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004796:	2b00      	cmp	r3, #0
 8004798:	d17c      	bne.n	8004894 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a48      	ldr	r2, [pc, #288]	@ (80048c0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d004      	beq.n	80047ae <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a46      	ldr	r2, [pc, #280]	@ (80048c4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d101      	bne.n	80047b2 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 80047ae:	4b46      	ldr	r3, [pc, #280]	@ (80048c8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80047b0:	e000      	b.n	80047b4 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 80047b2:	4b46      	ldr	r3, [pc, #280]	@ (80048cc <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80047b4:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d039      	beq.n	8004832 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80047be:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	431a      	orrs	r2, r3
 80047cc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80047ce:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a3a      	ldr	r2, [pc, #232]	@ (80048c0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d004      	beq.n	80047e4 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a39      	ldr	r2, [pc, #228]	@ (80048c4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d10e      	bne.n	8004802 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 80047e4:	4836      	ldr	r0, [pc, #216]	@ (80048c0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80047e6:	f7ff ff6f 	bl	80046c8 <LL_ADC_IsEnabled>
 80047ea:	4604      	mov	r4, r0
 80047ec:	4835      	ldr	r0, [pc, #212]	@ (80048c4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80047ee:	f7ff ff6b 	bl	80046c8 <LL_ADC_IsEnabled>
 80047f2:	4603      	mov	r3, r0
 80047f4:	4323      	orrs	r3, r4
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	bf0c      	ite	eq
 80047fa:	2301      	moveq	r3, #1
 80047fc:	2300      	movne	r3, #0
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	e008      	b.n	8004814 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8004802:	4833      	ldr	r0, [pc, #204]	@ (80048d0 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004804:	f7ff ff60 	bl	80046c8 <LL_ADC_IsEnabled>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	bf0c      	ite	eq
 800480e:	2301      	moveq	r3, #1
 8004810:	2300      	movne	r3, #0
 8004812:	b2db      	uxtb	r3, r3
 8004814:	2b00      	cmp	r3, #0
 8004816:	d047      	beq.n	80048a8 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004818:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800481a:	689a      	ldr	r2, [r3, #8]
 800481c:	4b2d      	ldr	r3, [pc, #180]	@ (80048d4 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800481e:	4013      	ands	r3, r2
 8004820:	683a      	ldr	r2, [r7, #0]
 8004822:	6811      	ldr	r1, [r2, #0]
 8004824:	683a      	ldr	r2, [r7, #0]
 8004826:	6892      	ldr	r2, [r2, #8]
 8004828:	430a      	orrs	r2, r1
 800482a:	431a      	orrs	r2, r3
 800482c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800482e:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004830:	e03a      	b.n	80048a8 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004832:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800483a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800483c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a1f      	ldr	r2, [pc, #124]	@ (80048c0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d004      	beq.n	8004852 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a1d      	ldr	r2, [pc, #116]	@ (80048c4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d10e      	bne.n	8004870 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8004852:	481b      	ldr	r0, [pc, #108]	@ (80048c0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004854:	f7ff ff38 	bl	80046c8 <LL_ADC_IsEnabled>
 8004858:	4604      	mov	r4, r0
 800485a:	481a      	ldr	r0, [pc, #104]	@ (80048c4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800485c:	f7ff ff34 	bl	80046c8 <LL_ADC_IsEnabled>
 8004860:	4603      	mov	r3, r0
 8004862:	4323      	orrs	r3, r4
 8004864:	2b00      	cmp	r3, #0
 8004866:	bf0c      	ite	eq
 8004868:	2301      	moveq	r3, #1
 800486a:	2300      	movne	r3, #0
 800486c:	b2db      	uxtb	r3, r3
 800486e:	e008      	b.n	8004882 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8004870:	4817      	ldr	r0, [pc, #92]	@ (80048d0 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004872:	f7ff ff29 	bl	80046c8 <LL_ADC_IsEnabled>
 8004876:	4603      	mov	r3, r0
 8004878:	2b00      	cmp	r3, #0
 800487a:	bf0c      	ite	eq
 800487c:	2301      	moveq	r3, #1
 800487e:	2300      	movne	r3, #0
 8004880:	b2db      	uxtb	r3, r3
 8004882:	2b00      	cmp	r3, #0
 8004884:	d010      	beq.n	80048a8 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004886:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004888:	689a      	ldr	r2, [r3, #8]
 800488a:	4b12      	ldr	r3, [pc, #72]	@ (80048d4 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800488c:	4013      	ands	r3, r2
 800488e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004890:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004892:	e009      	b.n	80048a8 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004898:	f043 0220 	orr.w	r2, r3, #32
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 80048a6:	e000      	b.n	80048aa <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80048a8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2200      	movs	r2, #0
 80048ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 80048b2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	378c      	adds	r7, #140	@ 0x8c
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd90      	pop	{r4, r7, pc}
 80048be:	bf00      	nop
 80048c0:	40022000 	.word	0x40022000
 80048c4:	40022100 	.word	0x40022100
 80048c8:	40022300 	.word	0x40022300
 80048cc:	58026300 	.word	0x58026300
 80048d0:	58026000 	.word	0x58026000
 80048d4:	fffff0e0 	.word	0xfffff0e0

080048d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048d8:	b480      	push	{r7}
 80048da:	b085      	sub	sp, #20
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f003 0307 	and.w	r3, r3, #7
 80048e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004918 <__NVIC_SetPriorityGrouping+0x40>)
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048ee:	68ba      	ldr	r2, [r7, #8]
 80048f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80048f4:	4013      	ands	r3, r2
 80048f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004900:	4b06      	ldr	r3, [pc, #24]	@ (800491c <__NVIC_SetPriorityGrouping+0x44>)
 8004902:	4313      	orrs	r3, r2
 8004904:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004906:	4a04      	ldr	r2, [pc, #16]	@ (8004918 <__NVIC_SetPriorityGrouping+0x40>)
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	60d3      	str	r3, [r2, #12]
}
 800490c:	bf00      	nop
 800490e:	3714      	adds	r7, #20
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr
 8004918:	e000ed00 	.word	0xe000ed00
 800491c:	05fa0000 	.word	0x05fa0000

08004920 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004920:	b480      	push	{r7}
 8004922:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004924:	4b04      	ldr	r3, [pc, #16]	@ (8004938 <__NVIC_GetPriorityGrouping+0x18>)
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	0a1b      	lsrs	r3, r3, #8
 800492a:	f003 0307 	and.w	r3, r3, #7
}
 800492e:	4618      	mov	r0, r3
 8004930:	46bd      	mov	sp, r7
 8004932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004936:	4770      	bx	lr
 8004938:	e000ed00 	.word	0xe000ed00

0800493c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
 8004942:	4603      	mov	r3, r0
 8004944:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004946:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800494a:	2b00      	cmp	r3, #0
 800494c:	db0b      	blt.n	8004966 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800494e:	88fb      	ldrh	r3, [r7, #6]
 8004950:	f003 021f 	and.w	r2, r3, #31
 8004954:	4907      	ldr	r1, [pc, #28]	@ (8004974 <__NVIC_EnableIRQ+0x38>)
 8004956:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800495a:	095b      	lsrs	r3, r3, #5
 800495c:	2001      	movs	r0, #1
 800495e:	fa00 f202 	lsl.w	r2, r0, r2
 8004962:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004966:	bf00      	nop
 8004968:	370c      	adds	r7, #12
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr
 8004972:	bf00      	nop
 8004974:	e000e100 	.word	0xe000e100

08004978 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004978:	b480      	push	{r7}
 800497a:	b083      	sub	sp, #12
 800497c:	af00      	add	r7, sp, #0
 800497e:	4603      	mov	r3, r0
 8004980:	6039      	str	r1, [r7, #0]
 8004982:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004984:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004988:	2b00      	cmp	r3, #0
 800498a:	db0a      	blt.n	80049a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	b2da      	uxtb	r2, r3
 8004990:	490c      	ldr	r1, [pc, #48]	@ (80049c4 <__NVIC_SetPriority+0x4c>)
 8004992:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004996:	0112      	lsls	r2, r2, #4
 8004998:	b2d2      	uxtb	r2, r2
 800499a:	440b      	add	r3, r1
 800499c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80049a0:	e00a      	b.n	80049b8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	b2da      	uxtb	r2, r3
 80049a6:	4908      	ldr	r1, [pc, #32]	@ (80049c8 <__NVIC_SetPriority+0x50>)
 80049a8:	88fb      	ldrh	r3, [r7, #6]
 80049aa:	f003 030f 	and.w	r3, r3, #15
 80049ae:	3b04      	subs	r3, #4
 80049b0:	0112      	lsls	r2, r2, #4
 80049b2:	b2d2      	uxtb	r2, r2
 80049b4:	440b      	add	r3, r1
 80049b6:	761a      	strb	r2, [r3, #24]
}
 80049b8:	bf00      	nop
 80049ba:	370c      	adds	r7, #12
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr
 80049c4:	e000e100 	.word	0xe000e100
 80049c8:	e000ed00 	.word	0xe000ed00

080049cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b089      	sub	sp, #36	@ 0x24
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	60f8      	str	r0, [r7, #12]
 80049d4:	60b9      	str	r1, [r7, #8]
 80049d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f003 0307 	and.w	r3, r3, #7
 80049de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	f1c3 0307 	rsb	r3, r3, #7
 80049e6:	2b04      	cmp	r3, #4
 80049e8:	bf28      	it	cs
 80049ea:	2304      	movcs	r3, #4
 80049ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	3304      	adds	r3, #4
 80049f2:	2b06      	cmp	r3, #6
 80049f4:	d902      	bls.n	80049fc <NVIC_EncodePriority+0x30>
 80049f6:	69fb      	ldr	r3, [r7, #28]
 80049f8:	3b03      	subs	r3, #3
 80049fa:	e000      	b.n	80049fe <NVIC_EncodePriority+0x32>
 80049fc:	2300      	movs	r3, #0
 80049fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a00:	f04f 32ff 	mov.w	r2, #4294967295
 8004a04:	69bb      	ldr	r3, [r7, #24]
 8004a06:	fa02 f303 	lsl.w	r3, r2, r3
 8004a0a:	43da      	mvns	r2, r3
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	401a      	ands	r2, r3
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a14:	f04f 31ff 	mov.w	r1, #4294967295
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a1e:	43d9      	mvns	r1, r3
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a24:	4313      	orrs	r3, r2
         );
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3724      	adds	r7, #36	@ 0x24
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr
	...

08004a34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a44:	d301      	bcc.n	8004a4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004a46:	2301      	movs	r3, #1
 8004a48:	e00f      	b.n	8004a6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a4a:	4a0a      	ldr	r2, [pc, #40]	@ (8004a74 <SysTick_Config+0x40>)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	3b01      	subs	r3, #1
 8004a50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004a52:	210f      	movs	r1, #15
 8004a54:	f04f 30ff 	mov.w	r0, #4294967295
 8004a58:	f7ff ff8e 	bl	8004978 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a5c:	4b05      	ldr	r3, [pc, #20]	@ (8004a74 <SysTick_Config+0x40>)
 8004a5e:	2200      	movs	r2, #0
 8004a60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a62:	4b04      	ldr	r3, [pc, #16]	@ (8004a74 <SysTick_Config+0x40>)
 8004a64:	2207      	movs	r2, #7
 8004a66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3708      	adds	r7, #8
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}
 8004a72:	bf00      	nop
 8004a74:	e000e010 	.word	0xe000e010

08004a78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b082      	sub	sp, #8
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f7ff ff29 	bl	80048d8 <__NVIC_SetPriorityGrouping>
}
 8004a86:	bf00      	nop
 8004a88:	3708      	adds	r7, #8
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}

08004a8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a8e:	b580      	push	{r7, lr}
 8004a90:	b086      	sub	sp, #24
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	4603      	mov	r3, r0
 8004a96:	60b9      	str	r1, [r7, #8]
 8004a98:	607a      	str	r2, [r7, #4]
 8004a9a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004a9c:	f7ff ff40 	bl	8004920 <__NVIC_GetPriorityGrouping>
 8004aa0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	68b9      	ldr	r1, [r7, #8]
 8004aa6:	6978      	ldr	r0, [r7, #20]
 8004aa8:	f7ff ff90 	bl	80049cc <NVIC_EncodePriority>
 8004aac:	4602      	mov	r2, r0
 8004aae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004ab2:	4611      	mov	r1, r2
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f7ff ff5f 	bl	8004978 <__NVIC_SetPriority>
}
 8004aba:	bf00      	nop
 8004abc:	3718      	adds	r7, #24
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}

08004ac2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ac2:	b580      	push	{r7, lr}
 8004ac4:	b082      	sub	sp, #8
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	4603      	mov	r3, r0
 8004aca:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004acc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f7ff ff33 	bl	800493c <__NVIC_EnableIRQ>
}
 8004ad6:	bf00      	nop
 8004ad8:	3708      	adds	r7, #8
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}

08004ade <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ade:	b580      	push	{r7, lr}
 8004ae0:	b082      	sub	sp, #8
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f7ff ffa4 	bl	8004a34 <SysTick_Config>
 8004aec:	4603      	mov	r3, r0
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3708      	adds	r7, #8
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
	...

08004af8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b098      	sub	sp, #96	@ 0x60
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8004b00:	4a84      	ldr	r2, [pc, #528]	@ (8004d14 <HAL_FDCAN_Init+0x21c>)
 8004b02:	f107 030c 	add.w	r3, r7, #12
 8004b06:	4611      	mov	r1, r2
 8004b08:	224c      	movs	r2, #76	@ 0x4c
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f006 f9fc 	bl	800af08 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d101      	bne.n	8004b1a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e1c6      	b.n	8004ea8 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a7e      	ldr	r2, [pc, #504]	@ (8004d18 <HAL_FDCAN_Init+0x220>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d106      	bne.n	8004b32 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d106      	bne.n	8004b4c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f7fd fc24 	bl	8002394 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	699a      	ldr	r2, [r3, #24]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f022 0210 	bic.w	r2, r2, #16
 8004b5a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b5c:	f7fd fef0 	bl	8002940 <HAL_GetTick>
 8004b60:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004b62:	e014      	b.n	8004b8e <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004b64:	f7fd feec 	bl	8002940 <HAL_GetTick>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b6c:	1ad3      	subs	r3, r2, r3
 8004b6e:	2b0a      	cmp	r3, #10
 8004b70:	d90d      	bls.n	8004b8e <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b78:	f043 0201 	orr.w	r2, r3, #1
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2203      	movs	r2, #3
 8004b86:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e18c      	b.n	8004ea8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	699b      	ldr	r3, [r3, #24]
 8004b94:	f003 0308 	and.w	r3, r3, #8
 8004b98:	2b08      	cmp	r3, #8
 8004b9a:	d0e3      	beq.n	8004b64 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	699a      	ldr	r2, [r3, #24]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f042 0201 	orr.w	r2, r2, #1
 8004baa:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004bac:	f7fd fec8 	bl	8002940 <HAL_GetTick>
 8004bb0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004bb2:	e014      	b.n	8004bde <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004bb4:	f7fd fec4 	bl	8002940 <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	2b0a      	cmp	r3, #10
 8004bc0:	d90d      	bls.n	8004bde <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004bc8:	f043 0201 	orr.w	r2, r3, #1
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2203      	movs	r2, #3
 8004bd6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e164      	b.n	8004ea8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	699b      	ldr	r3, [r3, #24]
 8004be4:	f003 0301 	and.w	r3, r3, #1
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d0e3      	beq.n	8004bb4 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	699a      	ldr	r2, [r3, #24]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f042 0202 	orr.w	r2, r2, #2
 8004bfa:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	7c1b      	ldrb	r3, [r3, #16]
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d108      	bne.n	8004c16 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	699a      	ldr	r2, [r3, #24]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c12:	619a      	str	r2, [r3, #24]
 8004c14:	e007      	b.n	8004c26 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	699a      	ldr	r2, [r3, #24]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c24:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	7c5b      	ldrb	r3, [r3, #17]
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d108      	bne.n	8004c40 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	699a      	ldr	r2, [r3, #24]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c3c:	619a      	str	r2, [r3, #24]
 8004c3e:	e007      	b.n	8004c50 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	699a      	ldr	r2, [r3, #24]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004c4e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	7c9b      	ldrb	r3, [r3, #18]
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	d108      	bne.n	8004c6a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	699a      	ldr	r2, [r3, #24]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004c66:	619a      	str	r2, [r3, #24]
 8004c68:	e007      	b.n	8004c7a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	699a      	ldr	r2, [r3, #24]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004c78:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	699b      	ldr	r3, [r3, #24]
 8004c80:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	689a      	ldr	r2, [r3, #8]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	430a      	orrs	r2, r1
 8004c8e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	699a      	ldr	r2, [r3, #24]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004c9e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	691a      	ldr	r2, [r3, #16]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f022 0210 	bic.w	r2, r2, #16
 8004cae:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d108      	bne.n	8004cca <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	699a      	ldr	r2, [r3, #24]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f042 0204 	orr.w	r2, r2, #4
 8004cc6:	619a      	str	r2, [r3, #24]
 8004cc8:	e030      	b.n	8004d2c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d02c      	beq.n	8004d2c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	2b02      	cmp	r3, #2
 8004cd8:	d020      	beq.n	8004d1c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	699a      	ldr	r2, [r3, #24]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004ce8:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	691a      	ldr	r2, [r3, #16]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f042 0210 	orr.w	r2, r2, #16
 8004cf8:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	2b03      	cmp	r3, #3
 8004d00:	d114      	bne.n	8004d2c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	699a      	ldr	r2, [r3, #24]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f042 0220 	orr.w	r2, r2, #32
 8004d10:	619a      	str	r2, [r3, #24]
 8004d12:	e00b      	b.n	8004d2c <HAL_FDCAN_Init+0x234>
 8004d14:	0800ba58 	.word	0x0800ba58
 8004d18:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	699a      	ldr	r2, [r3, #24]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f042 0220 	orr.w	r2, r2, #32
 8004d2a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	699b      	ldr	r3, [r3, #24]
 8004d30:	3b01      	subs	r3, #1
 8004d32:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	69db      	ldr	r3, [r3, #28]
 8004d38:	3b01      	subs	r3, #1
 8004d3a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004d3c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6a1b      	ldr	r3, [r3, #32]
 8004d42:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004d44:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	695b      	ldr	r3, [r3, #20]
 8004d4c:	3b01      	subs	r3, #1
 8004d4e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004d54:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004d56:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d60:	d115      	bne.n	8004d8e <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d66:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d6c:	3b01      	subs	r3, #1
 8004d6e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d70:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d76:	3b01      	subs	r3, #1
 8004d78:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004d7a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d82:	3b01      	subs	r3, #1
 8004d84:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004d8a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d8c:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d00a      	beq.n	8004dac <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	430a      	orrs	r2, r1
 8004da8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004db4:	4413      	add	r3, r2
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d011      	beq.n	8004dde <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8004dc2:	f023 0107 	bic.w	r1, r3, #7
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	3360      	adds	r3, #96	@ 0x60
 8004dce:	443b      	add	r3, r7
 8004dd0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	430a      	orrs	r2, r1
 8004dda:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d011      	beq.n	8004e0a <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004dee:	f023 0107 	bic.w	r1, r3, #7
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	3360      	adds	r3, #96	@ 0x60
 8004dfa:	443b      	add	r3, r7
 8004dfc:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	430a      	orrs	r2, r1
 8004e06:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d012      	beq.n	8004e38 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004e1a:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e22:	009b      	lsls	r3, r3, #2
 8004e24:	3360      	adds	r3, #96	@ 0x60
 8004e26:	443b      	add	r3, r7
 8004e28:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004e2c:	011a      	lsls	r2, r3, #4
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	430a      	orrs	r2, r1
 8004e34:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d012      	beq.n	8004e66 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004e48:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e50:	009b      	lsls	r3, r3, #2
 8004e52:	3360      	adds	r3, #96	@ 0x60
 8004e54:	443b      	add	r3, r7
 8004e56:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004e5a:	021a      	lsls	r2, r3, #8
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	430a      	orrs	r2, r1
 8004e62:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a11      	ldr	r2, [pc, #68]	@ (8004eb0 <HAL_FDCAN_Init+0x3b8>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d107      	bne.n	8004e80 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	689a      	ldr	r2, [r3, #8]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	f022 0203 	bic.w	r2, r2, #3
 8004e7e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2200      	movs	r2, #0
 8004e84:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2201      	movs	r2, #1
 8004e94:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	f000 fdf7 	bl	8005a8c <FDCAN_CalcultateRamBlockAddresses>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8004ea4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3760      	adds	r7, #96	@ 0x60
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	4000a000 	.word	0x4000a000

08004eb4 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b087      	sub	sp, #28
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004ec4:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004ec6:	7bfb      	ldrb	r3, [r7, #15]
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d002      	beq.n	8004ed2 <HAL_FDCAN_ConfigFilter+0x1e>
 8004ecc:	7bfb      	ldrb	r3, [r7, #15]
 8004ece:	2b02      	cmp	r3, #2
 8004ed0:	d157      	bne.n	8004f82 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d12b      	bne.n	8004f32 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	68db      	ldr	r3, [r3, #12]
 8004ede:	2b07      	cmp	r3, #7
 8004ee0:	d10d      	bne.n	8004efe <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	691b      	ldr	r3, [r3, #16]
 8004ee6:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	69db      	ldr	r3, [r3, #28]
 8004eec:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8004eee:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004ef4:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8004ef6:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8004efa:	617b      	str	r3, [r7, #20]
 8004efc:	e00e      	b.n	8004f1c <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	68db      	ldr	r3, [r3, #12]
 8004f08:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004f0a:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	691b      	ldr	r3, [r3, #16]
 8004f10:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8004f12:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	009b      	lsls	r3, r3, #2
 8004f26:	4413      	add	r3, r2
 8004f28:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	697a      	ldr	r2, [r7, #20]
 8004f2e:	601a      	str	r2, [r3, #0]
 8004f30:	e025      	b.n	8004f7e <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	68db      	ldr	r3, [r3, #12]
 8004f36:	075a      	lsls	r2, r3, #29
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	691b      	ldr	r3, [r3, #16]
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	68db      	ldr	r3, [r3, #12]
 8004f44:	2b07      	cmp	r3, #7
 8004f46:	d103      	bne.n	8004f50 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	699b      	ldr	r3, [r3, #24]
 8004f4c:	613b      	str	r3, [r7, #16]
 8004f4e:	e006      	b.n	8004f5e <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	079a      	lsls	r2, r3, #30
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	695b      	ldr	r3, [r3, #20]
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	00db      	lsls	r3, r3, #3
 8004f68:	4413      	add	r3, r2
 8004f6a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	697a      	ldr	r2, [r7, #20]
 8004f70:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	3304      	adds	r3, #4
 8004f76:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	693a      	ldr	r2, [r7, #16]
 8004f7c:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	e008      	b.n	8004f94 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f88:	f043 0202 	orr.w	r2, r3, #2
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
  }
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	371c      	adds	r7, #28
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d111      	bne.n	8004fd8 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2202      	movs	r2, #2
 8004fb8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	699a      	ldr	r2, [r3, #24]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f022 0201 	bic.w	r2, r2, #1
 8004fca:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	e008      	b.n	8004fea <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004fde:	f043 0204 	orr.w	r2, r3, #4
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
  }
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	370c      	adds	r7, #12
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr

08004ff6 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8004ff6:	b580      	push	{r7, lr}
 8004ff8:	b086      	sub	sp, #24
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	60f8      	str	r0, [r7, #12]
 8004ffe:	60b9      	str	r1, [r7, #8]
 8005000:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005008:	b2db      	uxtb	r3, r3
 800500a:	2b02      	cmp	r3, #2
 800500c:	d141      	bne.n	8005092 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005016:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 800501a:	2b00      	cmp	r3, #0
 800501c:	d109      	bne.n	8005032 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005024:	f043 0220 	orr.w	r2, r3, #32
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e038      	b.n	80050a4 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800503a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800503e:	2b00      	cmp	r3, #0
 8005040:	d009      	beq.n	8005056 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005048:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8005052:	2301      	movs	r3, #1
 8005054:	e026      	b.n	80050a4 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800505e:	0c1b      	lsrs	r3, r3, #16
 8005060:	f003 031f 	and.w	r3, r3, #31
 8005064:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	687a      	ldr	r2, [r7, #4]
 800506a:	68b9      	ldr	r1, [r7, #8]
 800506c:	68f8      	ldr	r0, [r7, #12]
 800506e:	f000 fe93 	bl	8005d98 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	2101      	movs	r1, #1
 8005078:	697a      	ldr	r2, [r7, #20]
 800507a:	fa01 f202 	lsl.w	r2, r1, r2
 800507e:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8005082:	2201      	movs	r2, #1
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	409a      	lsls	r2, r3
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 800508e:	2300      	movs	r3, #0
 8005090:	e008      	b.n	80050a4 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005098:	f043 0208 	orr.w	r2, r3, #8
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
  }
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3718      	adds	r7, #24
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}

080050ac <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b08b      	sub	sp, #44	@ 0x2c
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	60f8      	str	r0, [r7, #12]
 80050b4:	60b9      	str	r1, [r7, #8]
 80050b6:	607a      	str	r2, [r7, #4]
 80050b8:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80050ba:	2300      	movs	r3, #0
 80050bc:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80050c4:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 80050c6:	7efb      	ldrb	r3, [r7, #27]
 80050c8:	2b02      	cmp	r3, #2
 80050ca:	f040 8149 	bne.w	8005360 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	2b40      	cmp	r3, #64	@ 0x40
 80050d2:	d14c      	bne.n	800516e <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80050dc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d109      	bne.n	80050f8 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80050ea:	f043 0220 	orr.w	r2, r3, #32
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	e13c      	b.n	8005372 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005100:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005104:	2b00      	cmp	r3, #0
 8005106:	d109      	bne.n	800511c <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800510e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e12a      	b.n	8005372 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005124:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005128:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800512c:	d10a      	bne.n	8005144 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005136:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800513a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800513e:	d101      	bne.n	8005144 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8005140:	2301      	movs	r3, #1
 8005142:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800514c:	0a1b      	lsrs	r3, r3, #8
 800514e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005152:	69fa      	ldr	r2, [r7, #28]
 8005154:	4413      	add	r3, r2
 8005156:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005160:	69f9      	ldr	r1, [r7, #28]
 8005162:	fb01 f303 	mul.w	r3, r1, r3
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	4413      	add	r3, r2
 800516a:	627b      	str	r3, [r7, #36]	@ 0x24
 800516c:	e068      	b.n	8005240 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	2b41      	cmp	r3, #65	@ 0x41
 8005172:	d14c      	bne.n	800520e <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800517c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005180:	2b00      	cmp	r3, #0
 8005182:	d109      	bne.n	8005198 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800518a:	f043 0220 	orr.w	r2, r3, #32
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005194:	2301      	movs	r3, #1
 8005196:	e0ec      	b.n	8005372 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80051a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d109      	bne.n	80051bc <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80051ae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e0da      	b.n	8005372 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80051c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051cc:	d10a      	bne.n	80051e4 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80051d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80051da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80051de:	d101      	bne.n	80051e4 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80051e0:	2301      	movs	r3, #1
 80051e2:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80051ec:	0a1b      	lsrs	r3, r3, #8
 80051ee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80051f2:	69fa      	ldr	r2, [r7, #28]
 80051f4:	4413      	add	r3, r2
 80051f6:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005200:	69f9      	ldr	r1, [r7, #28]
 8005202:	fb01 f303 	mul.w	r3, r1, r3
 8005206:	009b      	lsls	r3, r3, #2
 8005208:	4413      	add	r3, r2
 800520a:	627b      	str	r3, [r7, #36]	@ 0x24
 800520c:	e018      	b.n	8005240 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005212:	68ba      	ldr	r2, [r7, #8]
 8005214:	429a      	cmp	r2, r3
 8005216:	d309      	bcc.n	800522c <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800521e:	f043 0220 	orr.w	r2, r3, #32
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	e0a2      	b.n	8005372 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005234:	68b9      	ldr	r1, [r7, #8]
 8005236:	fb01 f303 	mul.w	r3, r1, r3
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	4413      	add	r3, r2
 800523e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8005240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d107      	bne.n	8005264 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8005254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	0c9b      	lsrs	r3, r3, #18
 800525a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	601a      	str	r2, [r3, #0]
 8005262:	e005      	b.n	8005270 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8005264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8005270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800527c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8005288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800528a:	3304      	adds	r3, #4
 800528c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800528e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	b29a      	uxth	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8005298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	0c1b      	lsrs	r3, r3, #16
 800529e:	f003 020f 	and.w	r2, r3, #15
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80052a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80052b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80052be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	0e1b      	lsrs	r3, r3, #24
 80052c4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80052cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	0fda      	lsrs	r2, r3, #31
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80052d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d8:	3304      	adds	r3, #4
 80052da:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80052dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052de:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80052e0:	2300      	movs	r3, #0
 80052e2:	623b      	str	r3, [r7, #32]
 80052e4:	e00a      	b.n	80052fc <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80052e6:	697a      	ldr	r2, [r7, #20]
 80052e8:	6a3b      	ldr	r3, [r7, #32]
 80052ea:	441a      	add	r2, r3
 80052ec:	6839      	ldr	r1, [r7, #0]
 80052ee:	6a3b      	ldr	r3, [r7, #32]
 80052f0:	440b      	add	r3, r1
 80052f2:	7812      	ldrb	r2, [r2, #0]
 80052f4:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80052f6:	6a3b      	ldr	r3, [r7, #32]
 80052f8:	3301      	adds	r3, #1
 80052fa:	623b      	str	r3, [r7, #32]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	68db      	ldr	r3, [r3, #12]
 8005300:	4a1f      	ldr	r2, [pc, #124]	@ (8005380 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8005302:	5cd3      	ldrb	r3, [r2, r3]
 8005304:	461a      	mov	r2, r3
 8005306:	6a3b      	ldr	r3, [r7, #32]
 8005308:	4293      	cmp	r3, r2
 800530a:	d3ec      	bcc.n	80052e6 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	2b40      	cmp	r3, #64	@ 0x40
 8005310:	d105      	bne.n	800531e <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	69fa      	ldr	r2, [r7, #28]
 8005318:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 800531c:	e01e      	b.n	800535c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	2b41      	cmp	r3, #65	@ 0x41
 8005322:	d105      	bne.n	8005330 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	69fa      	ldr	r2, [r7, #28]
 800532a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800532e:	e015      	b.n	800535c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	2b1f      	cmp	r3, #31
 8005334:	d808      	bhi.n	8005348 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	2101      	movs	r1, #1
 800533c:	68ba      	ldr	r2, [r7, #8]
 800533e:	fa01 f202 	lsl.w	r2, r1, r2
 8005342:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8005346:	e009      	b.n	800535c <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	f003 021f 	and.w	r2, r3, #31
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	2101      	movs	r1, #1
 8005354:	fa01 f202 	lsl.w	r2, r1, r2
 8005358:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 800535c:	2300      	movs	r3, #0
 800535e:	e008      	b.n	8005372 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005366:	f043 0208 	orr.w	r2, r3, #8
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005370:	2301      	movs	r3, #1
  }
}
 8005372:	4618      	mov	r0, r3
 8005374:	372c      	adds	r7, #44	@ 0x2c
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr
 800537e:	bf00      	nop
 8005380:	0800bab4 	.word	0x0800bab4

08005384 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8005384:	b480      	push	{r7}
 8005386:	b087      	sub	sp, #28
 8005388:	af00      	add	r7, sp, #0
 800538a:	60f8      	str	r0, [r7, #12]
 800538c:	60b9      	str	r1, [r7, #8]
 800538e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005396:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8005398:	7dfb      	ldrb	r3, [r7, #23]
 800539a:	2b01      	cmp	r3, #1
 800539c:	d002      	beq.n	80053a4 <HAL_FDCAN_ActivateNotification+0x20>
 800539e:	7dfb      	ldrb	r3, [r7, #23]
 80053a0:	2b02      	cmp	r3, #2
 80053a2:	d155      	bne.n	8005450 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	4013      	ands	r3, r2
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d108      	bne.n	80053c4 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f042 0201 	orr.w	r2, r2, #1
 80053c0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80053c2:	e014      	b.n	80053ee <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	4013      	ands	r3, r2
 80053ce:	68ba      	ldr	r2, [r7, #8]
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d108      	bne.n	80053e6 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f042 0202 	orr.w	r2, r2, #2
 80053e2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80053e4:	e003      	b.n	80053ee <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	2203      	movs	r2, #3
 80053ec:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d009      	beq.n	800540c <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	687a      	ldr	r2, [r7, #4]
 8005406:	430a      	orrs	r2, r1
 8005408:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005412:	2b00      	cmp	r3, #0
 8005414:	d009      	beq.n	800542a <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	430a      	orrs	r2, r1
 8005426:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005430:	68ba      	ldr	r2, [r7, #8]
 8005432:	4b0f      	ldr	r3, [pc, #60]	@ (8005470 <HAL_FDCAN_ActivateNotification+0xec>)
 8005434:	4013      	ands	r3, r2
 8005436:	68fa      	ldr	r2, [r7, #12]
 8005438:	6812      	ldr	r2, [r2, #0]
 800543a:	430b      	orrs	r3, r1
 800543c:	6553      	str	r3, [r2, #84]	@ 0x54
 800543e:	4b0d      	ldr	r3, [pc, #52]	@ (8005474 <HAL_FDCAN_ActivateNotification+0xf0>)
 8005440:	695a      	ldr	r2, [r3, #20]
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	0f9b      	lsrs	r3, r3, #30
 8005446:	490b      	ldr	r1, [pc, #44]	@ (8005474 <HAL_FDCAN_ActivateNotification+0xf0>)
 8005448:	4313      	orrs	r3, r2
 800544a:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 800544c:	2300      	movs	r3, #0
 800544e:	e008      	b.n	8005462 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005456:	f043 0202 	orr.w	r2, r3, #2
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005460:	2301      	movs	r3, #1
  }
}
 8005462:	4618      	mov	r0, r3
 8005464:	371c      	adds	r7, #28
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr
 800546e:	bf00      	nop
 8005470:	3fcfffff 	.word	0x3fcfffff
 8005474:	4000a800 	.word	0x4000a800

08005478 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b096      	sub	sp, #88	@ 0x58
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8005480:	4b9a      	ldr	r3, [pc, #616]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 8005482:	691b      	ldr	r3, [r3, #16]
 8005484:	079b      	lsls	r3, r3, #30
 8005486:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8005488:	4b98      	ldr	r3, [pc, #608]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 800548a:	695b      	ldr	r3, [r3, #20]
 800548c:	079b      	lsls	r3, r3, #30
 800548e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005490:	4013      	ands	r3, r2
 8005492:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800549a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800549e:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054a6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80054a8:	4013      	ands	r3, r2
 80054aa:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054b2:	f003 030f 	and.w	r3, r3, #15
 80054b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054be:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80054c0:	4013      	ands	r3, r2
 80054c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054ca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054d8:	4013      	ands	r3, r2
 80054da:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054e2:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 80054e6:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054f0:	4013      	ands	r3, r2
 80054f2:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054fa:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 80054fe:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005506:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005508:	4013      	ands	r3, r2
 800550a:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005512:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800551a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800551c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800551e:	0a1b      	lsrs	r3, r3, #8
 8005520:	f003 0301 	and.w	r3, r3, #1
 8005524:	2b00      	cmp	r3, #0
 8005526:	d010      	beq.n	800554a <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8005528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800552a:	0a1b      	lsrs	r3, r3, #8
 800552c:	f003 0301 	and.w	r3, r3, #1
 8005530:	2b00      	cmp	r3, #0
 8005532:	d00a      	beq.n	800554a <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800553c:	651a      	str	r2, [r3, #80]	@ 0x50
 800553e:	4b6b      	ldr	r3, [pc, #428]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 8005540:	2200      	movs	r2, #0
 8005542:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f000 fa54 	bl	80059f2 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800554a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800554c:	0a9b      	lsrs	r3, r3, #10
 800554e:	f003 0301 	and.w	r3, r3, #1
 8005552:	2b00      	cmp	r3, #0
 8005554:	d01d      	beq.n	8005592 <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8005556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005558:	0a9b      	lsrs	r3, r3, #10
 800555a:	f003 0301 	and.w	r3, r3, #1
 800555e:	2b00      	cmp	r3, #0
 8005560:	d017      	beq.n	8005592 <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800556a:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005574:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005576:	4013      	ands	r3, r2
 8005578:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005582:	651a      	str	r2, [r3, #80]	@ 0x50
 8005584:	4b59      	ldr	r3, [pc, #356]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 8005586:	2200      	movs	r2, #0
 8005588:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800558a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f000 fa07 	bl	80059a0 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8005592:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005594:	2b00      	cmp	r3, #0
 8005596:	d00d      	beq.n	80055b4 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800559e:	4b54      	ldr	r3, [pc, #336]	@ (80056f0 <HAL_FDCAN_IRQHandler+0x278>)
 80055a0:	400b      	ands	r3, r1
 80055a2:	6513      	str	r3, [r2, #80]	@ 0x50
 80055a4:	4a51      	ldr	r2, [pc, #324]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 80055a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055a8:	0f9b      	lsrs	r3, r3, #30
 80055aa:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 80055ac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f000 f9c0 	bl	8005934 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80055b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d00d      	beq.n	80055d6 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80055c0:	4b4b      	ldr	r3, [pc, #300]	@ (80056f0 <HAL_FDCAN_IRQHandler+0x278>)
 80055c2:	400b      	ands	r3, r1
 80055c4:	6513      	str	r3, [r2, #80]	@ 0x50
 80055c6:	4a49      	ldr	r2, [pc, #292]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 80055c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055ca:	0f9b      	lsrs	r3, r3, #30
 80055cc:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80055ce:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f000 f9ba 	bl	800594a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80055d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d00d      	beq.n	80055f8 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80055e2:	4b43      	ldr	r3, [pc, #268]	@ (80056f0 <HAL_FDCAN_IRQHandler+0x278>)
 80055e4:	400b      	ands	r3, r1
 80055e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80055e8:	4a40      	ldr	r2, [pc, #256]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 80055ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055ec:	0f9b      	lsrs	r3, r3, #30
 80055ee:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80055f0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f7fc fa3c 	bl	8001a70 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80055f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d00d      	beq.n	800561a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005604:	4b3a      	ldr	r3, [pc, #232]	@ (80056f0 <HAL_FDCAN_IRQHandler+0x278>)
 8005606:	400b      	ands	r3, r1
 8005608:	6513      	str	r3, [r2, #80]	@ 0x50
 800560a:	4a38      	ldr	r2, [pc, #224]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 800560c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800560e:	0f9b      	lsrs	r3, r3, #30
 8005610:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8005612:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f000 f9a3 	bl	8005960 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800561a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800561c:	0adb      	lsrs	r3, r3, #11
 800561e:	f003 0301 	and.w	r3, r3, #1
 8005622:	2b00      	cmp	r3, #0
 8005624:	d010      	beq.n	8005648 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8005626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005628:	0adb      	lsrs	r3, r3, #11
 800562a:	f003 0301 	and.w	r3, r3, #1
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00a      	beq.n	8005648 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800563a:	651a      	str	r2, [r3, #80]	@ 0x50
 800563c:	4b2b      	ldr	r3, [pc, #172]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 800563e:	2200      	movs	r2, #0
 8005640:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f000 f997 	bl	8005976 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8005648:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800564a:	0a5b      	lsrs	r3, r3, #9
 800564c:	f003 0301 	and.w	r3, r3, #1
 8005650:	2b00      	cmp	r3, #0
 8005652:	d01d      	beq.n	8005690 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8005654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005656:	0a5b      	lsrs	r3, r3, #9
 8005658:	f003 0301 	and.w	r3, r3, #1
 800565c:	2b00      	cmp	r3, #0
 800565e:	d017      	beq.n	8005690 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005668:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005672:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005674:	4013      	ands	r3, r2
 8005676:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005680:	651a      	str	r2, [r3, #80]	@ 0x50
 8005682:	4b1a      	ldr	r3, [pc, #104]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 8005684:	2200      	movs	r2, #0
 8005686:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005688:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f000 f97d 	bl	800598a <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8005690:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005692:	0cdb      	lsrs	r3, r3, #19
 8005694:	f003 0301 	and.w	r3, r3, #1
 8005698:	2b00      	cmp	r3, #0
 800569a:	d010      	beq.n	80056be <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 800569c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800569e:	0cdb      	lsrs	r3, r3, #19
 80056a0:	f003 0301 	and.w	r3, r3, #1
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d00a      	beq.n	80056be <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80056b0:	651a      	str	r2, [r3, #80]	@ 0x50
 80056b2:	4b0e      	ldr	r3, [pc, #56]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 80056b4:	2200      	movs	r2, #0
 80056b6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	f000 f97c 	bl	80059b6 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80056be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056c0:	0c1b      	lsrs	r3, r3, #16
 80056c2:	f003 0301 	and.w	r3, r3, #1
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d016      	beq.n	80056f8 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80056ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056cc:	0c1b      	lsrs	r3, r3, #16
 80056ce:	f003 0301 	and.w	r3, r3, #1
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d010      	beq.n	80056f8 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80056de:	651a      	str	r2, [r3, #80]	@ 0x50
 80056e0:	4b02      	ldr	r3, [pc, #8]	@ (80056ec <HAL_FDCAN_IRQHandler+0x274>)
 80056e2:	2200      	movs	r2, #0
 80056e4:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	e004      	b.n	80056f4 <HAL_FDCAN_IRQHandler+0x27c>
 80056ea:	bf00      	nop
 80056ec:	4000a800 	.word	0x4000a800
 80056f0:	3fcfffff 	.word	0x3fcfffff
 80056f4:	f000 f969 	bl	80059ca <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80056f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056fa:	0c9b      	lsrs	r3, r3, #18
 80056fc:	f003 0301 	and.w	r3, r3, #1
 8005700:	2b00      	cmp	r3, #0
 8005702:	d010      	beq.n	8005726 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005706:	0c9b      	lsrs	r3, r3, #18
 8005708:	f003 0301 	and.w	r3, r3, #1
 800570c:	2b00      	cmp	r3, #0
 800570e:	d00a      	beq.n	8005726 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005718:	651a      	str	r2, [r3, #80]	@ 0x50
 800571a:	4b83      	ldr	r3, [pc, #524]	@ (8005928 <HAL_FDCAN_IRQHandler+0x4b0>)
 800571c:	2200      	movs	r2, #0
 800571e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f000 f95c 	bl	80059de <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8005726:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005728:	0c5b      	lsrs	r3, r3, #17
 800572a:	f003 0301 	and.w	r3, r3, #1
 800572e:	2b00      	cmp	r3, #0
 8005730:	d015      	beq.n	800575e <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8005732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005734:	0c5b      	lsrs	r3, r3, #17
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	2b00      	cmp	r3, #0
 800573c:	d00f      	beq.n	800575e <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005746:	651a      	str	r2, [r3, #80]	@ 0x50
 8005748:	4b77      	ldr	r3, [pc, #476]	@ (8005928 <HAL_FDCAN_IRQHandler+0x4b0>)
 800574a:	2200      	movs	r2, #0
 800574c:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005754:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800575e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005760:	2b00      	cmp	r3, #0
 8005762:	d00d      	beq.n	8005780 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800576a:	4b70      	ldr	r3, [pc, #448]	@ (800592c <HAL_FDCAN_IRQHandler+0x4b4>)
 800576c:	400b      	ands	r3, r1
 800576e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005770:	4a6d      	ldr	r2, [pc, #436]	@ (8005928 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005772:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005774:	0f9b      	lsrs	r3, r3, #30
 8005776:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8005778:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f000 f94d 	bl	8005a1a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005780:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005782:	2b00      	cmp	r3, #0
 8005784:	d011      	beq.n	80057aa <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800578c:	4b67      	ldr	r3, [pc, #412]	@ (800592c <HAL_FDCAN_IRQHandler+0x4b4>)
 800578e:	400b      	ands	r3, r1
 8005790:	6513      	str	r3, [r2, #80]	@ 0x50
 8005792:	4a65      	ldr	r2, [pc, #404]	@ (8005928 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005794:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005796:	0f9b      	lsrs	r3, r3, #30
 8005798:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80057a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057a2:	431a      	orrs	r2, r3
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a60      	ldr	r2, [pc, #384]	@ (8005930 <HAL_FDCAN_IRQHandler+0x4b8>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	f040 80ac 	bne.w	800590e <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	f003 0303 	and.w	r3, r3, #3
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	f000 80a4 	beq.w	800590e <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	6a1b      	ldr	r3, [r3, #32]
 80057cc:	f003 030f 	and.w	r3, r3, #15
 80057d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057da:	4013      	ands	r3, r2
 80057dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	6a1b      	ldr	r3, [r3, #32]
 80057e4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80057e8:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057f2:	4013      	ands	r3, r2
 80057f4:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	6a1b      	ldr	r3, [r3, #32]
 80057fc:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8005800:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005808:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800580a:	4013      	ands	r3, r2
 800580c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	6a1b      	ldr	r3, [r3, #32]
 8005814:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8005818:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005820:	6a3a      	ldr	r2, [r7, #32]
 8005822:	4013      	ands	r3, r2
 8005824:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	6a1b      	ldr	r3, [r3, #32]
 800582c:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8005830:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005838:	69fa      	ldr	r2, [r7, #28]
 800583a:	4013      	ands	r3, r2
 800583c:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005844:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	6a1b      	ldr	r3, [r3, #32]
 800584c:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 800584e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005850:	2b00      	cmp	r3, #0
 8005852:	d007      	beq.n	8005864 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800585a:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 800585c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 f8e6 	bl	8005a30 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8005864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005866:	2b00      	cmp	r3, #0
 8005868:	d007      	beq.n	800587a <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005870:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8005872:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005874:	6878      	ldr	r0, [r7, #4]
 8005876:	f000 f8e6 	bl	8005a46 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 800587a:	69bb      	ldr	r3, [r7, #24]
 800587c:	099b      	lsrs	r3, r3, #6
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	2b00      	cmp	r3, #0
 8005884:	d01a      	beq.n	80058bc <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	099b      	lsrs	r3, r3, #6
 800588a:	f003 0301 	and.w	r3, r3, #1
 800588e:	2b00      	cmp	r3, #0
 8005890:	d014      	beq.n	80058bc <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005898:	0c1b      	lsrs	r3, r3, #16
 800589a:	b29b      	uxth	r3, r3
 800589c:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80058a8:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	2240      	movs	r2, #64	@ 0x40
 80058b0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	6939      	ldr	r1, [r7, #16]
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f000 f8d0 	bl	8005a5c <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 80058bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d007      	beq.n	80058d2 <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058c8:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 80058ca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f000 f8d1 	bl	8005a74 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 80058d2:	6a3b      	ldr	r3, [r7, #32]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d00b      	beq.n	80058f0 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	6a3a      	ldr	r2, [r7, #32]
 80058de:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80058e6:	6a3b      	ldr	r3, [r7, #32]
 80058e8:	431a      	orrs	r2, r3
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 80058f0:	69fb      	ldr	r3, [r7, #28]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d00b      	beq.n	800590e <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	69fa      	ldr	r2, [r7, #28]
 80058fc:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005904:	69fb      	ldr	r3, [r7, #28]
 8005906:	431a      	orrs	r2, r3
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005914:	2b00      	cmp	r3, #0
 8005916:	d002      	beq.n	800591e <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005918:	6878      	ldr	r0, [r7, #4]
 800591a:	f000 f874 	bl	8005a06 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800591e:	bf00      	nop
 8005920:	3758      	adds	r7, #88	@ 0x58
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	4000a800 	.word	0x4000a800
 800592c:	3fcfffff 	.word	0x3fcfffff
 8005930:	4000a000 	.word	0x4000a000

08005934 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8005934:	b480      	push	{r7}
 8005936:	b083      	sub	sp, #12
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 800593e:	bf00      	nop
 8005940:	370c      	adds	r7, #12
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr

0800594a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800594a:	b480      	push	{r7}
 800594c:	b083      	sub	sp, #12
 800594e:	af00      	add	r7, sp, #0
 8005950:	6078      	str	r0, [r7, #4]
 8005952:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8005954:	bf00      	nop
 8005956:	370c      	adds	r7, #12
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr

08005960 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800596a:	bf00      	nop
 800596c:	370c      	adds	r7, #12
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr

08005976 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005976:	b480      	push	{r7}
 8005978:	b083      	sub	sp, #12
 800597a:	af00      	add	r7, sp, #0
 800597c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800597e:	bf00      	nop
 8005980:	370c      	adds	r7, #12
 8005982:	46bd      	mov	sp, r7
 8005984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005988:	4770      	bx	lr

0800598a <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800598a:	b480      	push	{r7}
 800598c:	b083      	sub	sp, #12
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
 8005992:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005994:	bf00      	nop
 8005996:	370c      	adds	r7, #12
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr

080059a0 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80059aa:	bf00      	nop
 80059ac:	370c      	adds	r7, #12
 80059ae:	46bd      	mov	sp, r7
 80059b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b4:	4770      	bx	lr

080059b6 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80059b6:	b480      	push	{r7}
 80059b8:	b083      	sub	sp, #12
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 80059be:	bf00      	nop
 80059c0:	370c      	adds	r7, #12
 80059c2:	46bd      	mov	sp, r7
 80059c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c8:	4770      	bx	lr

080059ca <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80059ca:	b480      	push	{r7}
 80059cc:	b083      	sub	sp, #12
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80059d2:	bf00      	nop
 80059d4:	370c      	adds	r7, #12
 80059d6:	46bd      	mov	sp, r7
 80059d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059dc:	4770      	bx	lr

080059de <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80059de:	b480      	push	{r7}
 80059e0:	b083      	sub	sp, #12
 80059e2:	af00      	add	r7, sp, #0
 80059e4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80059e6:	bf00      	nop
 80059e8:	370c      	adds	r7, #12
 80059ea:	46bd      	mov	sp, r7
 80059ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f0:	4770      	bx	lr

080059f2 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80059f2:	b480      	push	{r7}
 80059f4:	b083      	sub	sp, #12
 80059f6:	af00      	add	r7, sp, #0
 80059f8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80059fa:	bf00      	nop
 80059fc:	370c      	adds	r7, #12
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr

08005a06 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005a06:	b480      	push	{r7}
 8005a08:	b083      	sub	sp, #12
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005a0e:	bf00      	nop
 8005a10:	370c      	adds	r7, #12
 8005a12:	46bd      	mov	sp, r7
 8005a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a18:	4770      	bx	lr

08005a1a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005a1a:	b480      	push	{r7}
 8005a1c:	b083      	sub	sp, #12
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	6078      	str	r0, [r7, #4]
 8005a22:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005a24:	bf00      	nop
 8005a26:	370c      	adds	r7, #12
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8005a3a:	bf00      	nop
 8005a3c:	370c      	adds	r7, #12
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a44:	4770      	bx	lr

08005a46 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8005a46:	b480      	push	{r7}
 8005a48:	b083      	sub	sp, #12
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	6078      	str	r0, [r7, #4]
 8005a4e:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8005a50:	bf00      	nop
 8005a52:	370c      	adds	r7, #12
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr

08005a5c <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b085      	sub	sp, #20
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	60f8      	str	r0, [r7, #12]
 8005a64:	60b9      	str	r1, [r7, #8]
 8005a66:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8005a68:	bf00      	nop
 8005a6a:	3714      	adds	r7, #20
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a72:	4770      	bx	lr

08005a74 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b083      	sub	sp, #12
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8005a7e:	bf00      	nop
 8005a80:	370c      	adds	r7, #12
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr
	...

08005a8c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b085      	sub	sp, #20
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a98:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005aa2:	4ba7      	ldr	r3, [pc, #668]	@ (8005d40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005aa4:	4013      	ands	r3, r2
 8005aa6:	68ba      	ldr	r2, [r7, #8]
 8005aa8:	0091      	lsls	r1, r2, #2
 8005aaa:	687a      	ldr	r2, [r7, #4]
 8005aac:	6812      	ldr	r2, [r2, #0]
 8005aae:	430b      	orrs	r3, r1
 8005ab0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005abc:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ac4:	041a      	lsls	r2, r3, #16
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	430a      	orrs	r2, r1
 8005acc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ad4:	68ba      	ldr	r2, [r7, #8]
 8005ad6:	4413      	add	r3, r2
 8005ad8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005ae2:	4b97      	ldr	r3, [pc, #604]	@ (8005d40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005ae4:	4013      	ands	r3, r2
 8005ae6:	68ba      	ldr	r2, [r7, #8]
 8005ae8:	0091      	lsls	r1, r2, #2
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	6812      	ldr	r2, [r2, #0]
 8005aee:	430b      	orrs	r3, r1
 8005af0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005afc:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b04:	041a      	lsls	r2, r3, #16
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	430a      	orrs	r2, r1
 8005b0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b14:	005b      	lsls	r3, r3, #1
 8005b16:	68ba      	ldr	r2, [r7, #8]
 8005b18:	4413      	add	r3, r2
 8005b1a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005b24:	4b86      	ldr	r3, [pc, #536]	@ (8005d40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b26:	4013      	ands	r3, r2
 8005b28:	68ba      	ldr	r2, [r7, #8]
 8005b2a:	0091      	lsls	r1, r2, #2
 8005b2c:	687a      	ldr	r2, [r7, #4]
 8005b2e:	6812      	ldr	r2, [r2, #0]
 8005b30:	430b      	orrs	r3, r1
 8005b32:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005b3e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b46:	041a      	lsls	r2, r3, #16
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	430a      	orrs	r2, r1
 8005b4e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b56:	687a      	ldr	r2, [r7, #4]
 8005b58:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005b5a:	fb02 f303 	mul.w	r3, r2, r3
 8005b5e:	68ba      	ldr	r2, [r7, #8]
 8005b60:	4413      	add	r3, r2
 8005b62:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005b6c:	4b74      	ldr	r3, [pc, #464]	@ (8005d40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b6e:	4013      	ands	r3, r2
 8005b70:	68ba      	ldr	r2, [r7, #8]
 8005b72:	0091      	lsls	r1, r2, #2
 8005b74:	687a      	ldr	r2, [r7, #4]
 8005b76:	6812      	ldr	r2, [r2, #0]
 8005b78:	430b      	orrs	r3, r1
 8005b7a:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005b86:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b8e:	041a      	lsls	r2, r3, #16
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	430a      	orrs	r2, r1
 8005b96:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b9e:	687a      	ldr	r2, [r7, #4]
 8005ba0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005ba2:	fb02 f303 	mul.w	r3, r2, r3
 8005ba6:	68ba      	ldr	r2, [r7, #8]
 8005ba8:	4413      	add	r3, r2
 8005baa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8005bb4:	4b62      	ldr	r3, [pc, #392]	@ (8005d40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	68ba      	ldr	r2, [r7, #8]
 8005bba:	0091      	lsls	r1, r2, #2
 8005bbc:	687a      	ldr	r2, [r7, #4]
 8005bbe:	6812      	ldr	r2, [r2, #0]
 8005bc0:	430b      	orrs	r3, r1
 8005bc2:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bca:	687a      	ldr	r2, [r7, #4]
 8005bcc:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005bce:	fb02 f303 	mul.w	r3, r2, r3
 8005bd2:	68ba      	ldr	r2, [r7, #8]
 8005bd4:	4413      	add	r3, r2
 8005bd6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8005be0:	4b57      	ldr	r3, [pc, #348]	@ (8005d40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005be2:	4013      	ands	r3, r2
 8005be4:	68ba      	ldr	r2, [r7, #8]
 8005be6:	0091      	lsls	r1, r2, #2
 8005be8:	687a      	ldr	r2, [r7, #4]
 8005bea:	6812      	ldr	r2, [r2, #0]
 8005bec:	430b      	orrs	r3, r1
 8005bee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bfa:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c02:	041a      	lsls	r2, r3, #16
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	430a      	orrs	r2, r1
 8005c0a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c12:	005b      	lsls	r3, r3, #1
 8005c14:	68ba      	ldr	r2, [r7, #8]
 8005c16:	4413      	add	r3, r2
 8005c18:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005c22:	4b47      	ldr	r3, [pc, #284]	@ (8005d40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005c24:	4013      	ands	r3, r2
 8005c26:	68ba      	ldr	r2, [r7, #8]
 8005c28:	0091      	lsls	r1, r2, #2
 8005c2a:	687a      	ldr	r2, [r7, #4]
 8005c2c:	6812      	ldr	r2, [r2, #0]
 8005c2e:	430b      	orrs	r3, r1
 8005c30:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005c3c:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c44:	041a      	lsls	r2, r3, #16
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	430a      	orrs	r2, r1
 8005c4c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005c58:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c60:	061a      	lsls	r2, r3, #24
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	430a      	orrs	r2, r1
 8005c68:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c70:	4b34      	ldr	r3, [pc, #208]	@ (8005d44 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8005c72:	4413      	add	r3, r2
 8005c74:	009a      	lsls	r2, r3, #2
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	441a      	add	r2, r3
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c92:	00db      	lsls	r3, r3, #3
 8005c94:	441a      	add	r2, r3
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca2:	6879      	ldr	r1, [r7, #4]
 8005ca4:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8005ca6:	fb01 f303 	mul.w	r3, r1, r3
 8005caa:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005cac:	441a      	add	r2, r3
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cba:	6879      	ldr	r1, [r7, #4]
 8005cbc:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8005cbe:	fb01 f303 	mul.w	r3, r1, r3
 8005cc2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005cc4:	441a      	add	r2, r3
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cd2:	6879      	ldr	r1, [r7, #4]
 8005cd4:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8005cd6:	fb01 f303 	mul.w	r3, r1, r3
 8005cda:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005cdc:	441a      	add	r2, r3
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cee:	00db      	lsls	r3, r3, #3
 8005cf0:	441a      	add	r2, r3
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d02:	6879      	ldr	r1, [r7, #4]
 8005d04:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005d06:	fb01 f303 	mul.w	r3, r1, r3
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	441a      	add	r2, r3
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d1e:	6879      	ldr	r1, [r7, #4]
 8005d20:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005d22:	fb01 f303 	mul.w	r3, r1, r3
 8005d26:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005d28:	441a      	add	r2, r3
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d36:	4a04      	ldr	r2, [pc, #16]	@ (8005d48 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d915      	bls.n	8005d68 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8005d3c:	e006      	b.n	8005d4c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8005d3e:	bf00      	nop
 8005d40:	ffff0003 	.word	0xffff0003
 8005d44:	10002b00 	.word	0x10002b00
 8005d48:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005d52:	f043 0220 	orr.w	r2, r3, #32
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2203      	movs	r2, #3
 8005d60:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8005d64:	2301      	movs	r3, #1
 8005d66:	e010      	b.n	8005d8a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d6c:	60fb      	str	r3, [r7, #12]
 8005d6e:	e005      	b.n	8005d7c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2200      	movs	r2, #0
 8005d74:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	3304      	adds	r3, #4
 8005d7a:	60fb      	str	r3, [r7, #12]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d82:	68fa      	ldr	r2, [r7, #12]
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d3f3      	bcc.n	8005d70 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8005d88:	2300      	movs	r3, #0
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3714      	adds	r7, #20
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d94:	4770      	bx	lr
 8005d96:	bf00      	nop

08005d98 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b089      	sub	sp, #36	@ 0x24
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	60f8      	str	r0, [r7, #12]
 8005da0:	60b9      	str	r1, [r7, #8]
 8005da2:	607a      	str	r2, [r7, #4]
 8005da4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d10a      	bne.n	8005dc4 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8005db6:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	61fb      	str	r3, [r7, #28]
 8005dc2:	e00a      	b.n	8005dda <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8005dcc:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8005dd2:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005dd4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005dd8:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	6a1b      	ldr	r3, [r3, #32]
 8005dde:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005de4:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8005dea:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8005df0:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	68db      	ldr	r3, [r3, #12]
 8005df6:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005e06:	6839      	ldr	r1, [r7, #0]
 8005e08:	fb01 f303 	mul.w	r3, r1, r3
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	4413      	add	r3, r2
 8005e10:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8005e12:	69bb      	ldr	r3, [r7, #24]
 8005e14:	69fa      	ldr	r2, [r7, #28]
 8005e16:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005e18:	69bb      	ldr	r3, [r7, #24]
 8005e1a:	3304      	adds	r3, #4
 8005e1c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8005e1e:	69bb      	ldr	r3, [r7, #24]
 8005e20:	693a      	ldr	r2, [r7, #16]
 8005e22:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005e24:	69bb      	ldr	r3, [r7, #24]
 8005e26:	3304      	adds	r3, #4
 8005e28:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	617b      	str	r3, [r7, #20]
 8005e2e:	e020      	b.n	8005e72 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	3303      	adds	r3, #3
 8005e34:	687a      	ldr	r2, [r7, #4]
 8005e36:	4413      	add	r3, r2
 8005e38:	781b      	ldrb	r3, [r3, #0]
 8005e3a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	3302      	adds	r3, #2
 8005e40:	6879      	ldr	r1, [r7, #4]
 8005e42:	440b      	add	r3, r1
 8005e44:	781b      	ldrb	r3, [r3, #0]
 8005e46:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005e48:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	3301      	adds	r3, #1
 8005e4e:	6879      	ldr	r1, [r7, #4]
 8005e50:	440b      	add	r3, r1
 8005e52:	781b      	ldrb	r3, [r3, #0]
 8005e54:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005e56:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8005e58:	6879      	ldr	r1, [r7, #4]
 8005e5a:	697a      	ldr	r2, [r7, #20]
 8005e5c:	440a      	add	r2, r1
 8005e5e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005e60:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005e62:	69bb      	ldr	r3, [r7, #24]
 8005e64:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8005e66:	69bb      	ldr	r3, [r7, #24]
 8005e68:	3304      	adds	r3, #4
 8005e6a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	3304      	adds	r3, #4
 8005e70:	617b      	str	r3, [r7, #20]
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	68db      	ldr	r3, [r3, #12]
 8005e76:	4a06      	ldr	r2, [pc, #24]	@ (8005e90 <FDCAN_CopyMessageToRAM+0xf8>)
 8005e78:	5cd3      	ldrb	r3, [r2, r3]
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d3d6      	bcc.n	8005e30 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8005e82:	bf00      	nop
 8005e84:	bf00      	nop
 8005e86:	3724      	adds	r7, #36	@ 0x24
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr
 8005e90:	0800bab4 	.word	0x0800bab4

08005e94 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b089      	sub	sp, #36	@ 0x24
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005ea2:	4b86      	ldr	r3, [pc, #536]	@ (80060bc <HAL_GPIO_Init+0x228>)
 8005ea4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005ea6:	e18c      	b.n	80061c2 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	2101      	movs	r1, #1
 8005eae:	69fb      	ldr	r3, [r7, #28]
 8005eb0:	fa01 f303 	lsl.w	r3, r1, r3
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	f000 817e 	beq.w	80061bc <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	f003 0303 	and.w	r3, r3, #3
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d005      	beq.n	8005ed8 <HAL_GPIO_Init+0x44>
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	f003 0303 	and.w	r3, r3, #3
 8005ed4:	2b02      	cmp	r3, #2
 8005ed6:	d130      	bne.n	8005f3a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005ede:	69fb      	ldr	r3, [r7, #28]
 8005ee0:	005b      	lsls	r3, r3, #1
 8005ee2:	2203      	movs	r2, #3
 8005ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee8:	43db      	mvns	r3, r3
 8005eea:	69ba      	ldr	r2, [r7, #24]
 8005eec:	4013      	ands	r3, r2
 8005eee:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	68da      	ldr	r2, [r3, #12]
 8005ef4:	69fb      	ldr	r3, [r7, #28]
 8005ef6:	005b      	lsls	r3, r3, #1
 8005ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8005efc:	69ba      	ldr	r2, [r7, #24]
 8005efe:	4313      	orrs	r3, r2
 8005f00:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	69ba      	ldr	r2, [r7, #24]
 8005f06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005f0e:	2201      	movs	r2, #1
 8005f10:	69fb      	ldr	r3, [r7, #28]
 8005f12:	fa02 f303 	lsl.w	r3, r2, r3
 8005f16:	43db      	mvns	r3, r3
 8005f18:	69ba      	ldr	r2, [r7, #24]
 8005f1a:	4013      	ands	r3, r2
 8005f1c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	091b      	lsrs	r3, r3, #4
 8005f24:	f003 0201 	and.w	r2, r3, #1
 8005f28:	69fb      	ldr	r3, [r7, #28]
 8005f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f2e:	69ba      	ldr	r2, [r7, #24]
 8005f30:	4313      	orrs	r3, r2
 8005f32:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	69ba      	ldr	r2, [r7, #24]
 8005f38:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	f003 0303 	and.w	r3, r3, #3
 8005f42:	2b03      	cmp	r3, #3
 8005f44:	d017      	beq.n	8005f76 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	68db      	ldr	r3, [r3, #12]
 8005f4a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005f4c:	69fb      	ldr	r3, [r7, #28]
 8005f4e:	005b      	lsls	r3, r3, #1
 8005f50:	2203      	movs	r2, #3
 8005f52:	fa02 f303 	lsl.w	r3, r2, r3
 8005f56:	43db      	mvns	r3, r3
 8005f58:	69ba      	ldr	r2, [r7, #24]
 8005f5a:	4013      	ands	r3, r2
 8005f5c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	689a      	ldr	r2, [r3, #8]
 8005f62:	69fb      	ldr	r3, [r7, #28]
 8005f64:	005b      	lsls	r3, r3, #1
 8005f66:	fa02 f303 	lsl.w	r3, r2, r3
 8005f6a:	69ba      	ldr	r2, [r7, #24]
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	69ba      	ldr	r2, [r7, #24]
 8005f74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	f003 0303 	and.w	r3, r3, #3
 8005f7e:	2b02      	cmp	r3, #2
 8005f80:	d123      	bne.n	8005fca <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005f82:	69fb      	ldr	r3, [r7, #28]
 8005f84:	08da      	lsrs	r2, r3, #3
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	3208      	adds	r2, #8
 8005f8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005f90:	69fb      	ldr	r3, [r7, #28]
 8005f92:	f003 0307 	and.w	r3, r3, #7
 8005f96:	009b      	lsls	r3, r3, #2
 8005f98:	220f      	movs	r2, #15
 8005f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f9e:	43db      	mvns	r3, r3
 8005fa0:	69ba      	ldr	r2, [r7, #24]
 8005fa2:	4013      	ands	r3, r2
 8005fa4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	691a      	ldr	r2, [r3, #16]
 8005faa:	69fb      	ldr	r3, [r7, #28]
 8005fac:	f003 0307 	and.w	r3, r3, #7
 8005fb0:	009b      	lsls	r3, r3, #2
 8005fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb6:	69ba      	ldr	r2, [r7, #24]
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005fbc:	69fb      	ldr	r3, [r7, #28]
 8005fbe:	08da      	lsrs	r2, r3, #3
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	3208      	adds	r2, #8
 8005fc4:	69b9      	ldr	r1, [r7, #24]
 8005fc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005fd0:	69fb      	ldr	r3, [r7, #28]
 8005fd2:	005b      	lsls	r3, r3, #1
 8005fd4:	2203      	movs	r2, #3
 8005fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fda:	43db      	mvns	r3, r3
 8005fdc:	69ba      	ldr	r2, [r7, #24]
 8005fde:	4013      	ands	r3, r2
 8005fe0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	f003 0203 	and.w	r2, r3, #3
 8005fea:	69fb      	ldr	r3, [r7, #28]
 8005fec:	005b      	lsls	r3, r3, #1
 8005fee:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff2:	69ba      	ldr	r2, [r7, #24]
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	69ba      	ldr	r2, [r7, #24]
 8005ffc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006006:	2b00      	cmp	r3, #0
 8006008:	f000 80d8 	beq.w	80061bc <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800600c:	4b2c      	ldr	r3, [pc, #176]	@ (80060c0 <HAL_GPIO_Init+0x22c>)
 800600e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006012:	4a2b      	ldr	r2, [pc, #172]	@ (80060c0 <HAL_GPIO_Init+0x22c>)
 8006014:	f043 0302 	orr.w	r3, r3, #2
 8006018:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800601c:	4b28      	ldr	r3, [pc, #160]	@ (80060c0 <HAL_GPIO_Init+0x22c>)
 800601e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006022:	f003 0302 	and.w	r3, r3, #2
 8006026:	60fb      	str	r3, [r7, #12]
 8006028:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800602a:	4a26      	ldr	r2, [pc, #152]	@ (80060c4 <HAL_GPIO_Init+0x230>)
 800602c:	69fb      	ldr	r3, [r7, #28]
 800602e:	089b      	lsrs	r3, r3, #2
 8006030:	3302      	adds	r3, #2
 8006032:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006036:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006038:	69fb      	ldr	r3, [r7, #28]
 800603a:	f003 0303 	and.w	r3, r3, #3
 800603e:	009b      	lsls	r3, r3, #2
 8006040:	220f      	movs	r2, #15
 8006042:	fa02 f303 	lsl.w	r3, r2, r3
 8006046:	43db      	mvns	r3, r3
 8006048:	69ba      	ldr	r2, [r7, #24]
 800604a:	4013      	ands	r3, r2
 800604c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	4a1d      	ldr	r2, [pc, #116]	@ (80060c8 <HAL_GPIO_Init+0x234>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d04a      	beq.n	80060ec <HAL_GPIO_Init+0x258>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	4a1c      	ldr	r2, [pc, #112]	@ (80060cc <HAL_GPIO_Init+0x238>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d02b      	beq.n	80060b6 <HAL_GPIO_Init+0x222>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	4a1b      	ldr	r2, [pc, #108]	@ (80060d0 <HAL_GPIO_Init+0x23c>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d025      	beq.n	80060b2 <HAL_GPIO_Init+0x21e>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4a1a      	ldr	r2, [pc, #104]	@ (80060d4 <HAL_GPIO_Init+0x240>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d01f      	beq.n	80060ae <HAL_GPIO_Init+0x21a>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a19      	ldr	r2, [pc, #100]	@ (80060d8 <HAL_GPIO_Init+0x244>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d019      	beq.n	80060aa <HAL_GPIO_Init+0x216>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a18      	ldr	r2, [pc, #96]	@ (80060dc <HAL_GPIO_Init+0x248>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d013      	beq.n	80060a6 <HAL_GPIO_Init+0x212>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	4a17      	ldr	r2, [pc, #92]	@ (80060e0 <HAL_GPIO_Init+0x24c>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d00d      	beq.n	80060a2 <HAL_GPIO_Init+0x20e>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	4a16      	ldr	r2, [pc, #88]	@ (80060e4 <HAL_GPIO_Init+0x250>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d007      	beq.n	800609e <HAL_GPIO_Init+0x20a>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	4a15      	ldr	r2, [pc, #84]	@ (80060e8 <HAL_GPIO_Init+0x254>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d101      	bne.n	800609a <HAL_GPIO_Init+0x206>
 8006096:	2309      	movs	r3, #9
 8006098:	e029      	b.n	80060ee <HAL_GPIO_Init+0x25a>
 800609a:	230a      	movs	r3, #10
 800609c:	e027      	b.n	80060ee <HAL_GPIO_Init+0x25a>
 800609e:	2307      	movs	r3, #7
 80060a0:	e025      	b.n	80060ee <HAL_GPIO_Init+0x25a>
 80060a2:	2306      	movs	r3, #6
 80060a4:	e023      	b.n	80060ee <HAL_GPIO_Init+0x25a>
 80060a6:	2305      	movs	r3, #5
 80060a8:	e021      	b.n	80060ee <HAL_GPIO_Init+0x25a>
 80060aa:	2304      	movs	r3, #4
 80060ac:	e01f      	b.n	80060ee <HAL_GPIO_Init+0x25a>
 80060ae:	2303      	movs	r3, #3
 80060b0:	e01d      	b.n	80060ee <HAL_GPIO_Init+0x25a>
 80060b2:	2302      	movs	r3, #2
 80060b4:	e01b      	b.n	80060ee <HAL_GPIO_Init+0x25a>
 80060b6:	2301      	movs	r3, #1
 80060b8:	e019      	b.n	80060ee <HAL_GPIO_Init+0x25a>
 80060ba:	bf00      	nop
 80060bc:	58000080 	.word	0x58000080
 80060c0:	58024400 	.word	0x58024400
 80060c4:	58000400 	.word	0x58000400
 80060c8:	58020000 	.word	0x58020000
 80060cc:	58020400 	.word	0x58020400
 80060d0:	58020800 	.word	0x58020800
 80060d4:	58020c00 	.word	0x58020c00
 80060d8:	58021000 	.word	0x58021000
 80060dc:	58021400 	.word	0x58021400
 80060e0:	58021800 	.word	0x58021800
 80060e4:	58021c00 	.word	0x58021c00
 80060e8:	58022400 	.word	0x58022400
 80060ec:	2300      	movs	r3, #0
 80060ee:	69fa      	ldr	r2, [r7, #28]
 80060f0:	f002 0203 	and.w	r2, r2, #3
 80060f4:	0092      	lsls	r2, r2, #2
 80060f6:	4093      	lsls	r3, r2
 80060f8:	69ba      	ldr	r2, [r7, #24]
 80060fa:	4313      	orrs	r3, r2
 80060fc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80060fe:	4938      	ldr	r1, [pc, #224]	@ (80061e0 <HAL_GPIO_Init+0x34c>)
 8006100:	69fb      	ldr	r3, [r7, #28]
 8006102:	089b      	lsrs	r3, r3, #2
 8006104:	3302      	adds	r3, #2
 8006106:	69ba      	ldr	r2, [r7, #24]
 8006108:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800610c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	43db      	mvns	r3, r3
 8006118:	69ba      	ldr	r2, [r7, #24]
 800611a:	4013      	ands	r3, r2
 800611c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006126:	2b00      	cmp	r3, #0
 8006128:	d003      	beq.n	8006132 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800612a:	69ba      	ldr	r2, [r7, #24]
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	4313      	orrs	r3, r2
 8006130:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006132:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006136:	69bb      	ldr	r3, [r7, #24]
 8006138:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800613a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	43db      	mvns	r3, r3
 8006146:	69ba      	ldr	r2, [r7, #24]
 8006148:	4013      	ands	r3, r2
 800614a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006154:	2b00      	cmp	r3, #0
 8006156:	d003      	beq.n	8006160 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8006158:	69ba      	ldr	r2, [r7, #24]
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	4313      	orrs	r3, r2
 800615e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006160:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006164:	69bb      	ldr	r3, [r7, #24]
 8006166:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	43db      	mvns	r3, r3
 8006172:	69ba      	ldr	r2, [r7, #24]
 8006174:	4013      	ands	r3, r2
 8006176:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006180:	2b00      	cmp	r3, #0
 8006182:	d003      	beq.n	800618c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8006184:	69ba      	ldr	r2, [r7, #24]
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	4313      	orrs	r3, r2
 800618a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	69ba      	ldr	r2, [r7, #24]
 8006190:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	43db      	mvns	r3, r3
 800619c:	69ba      	ldr	r2, [r7, #24]
 800619e:	4013      	ands	r3, r2
 80061a0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d003      	beq.n	80061b6 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80061ae:	69ba      	ldr	r2, [r7, #24]
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	4313      	orrs	r3, r2
 80061b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80061b6:	697b      	ldr	r3, [r7, #20]
 80061b8:	69ba      	ldr	r2, [r7, #24]
 80061ba:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80061bc:	69fb      	ldr	r3, [r7, #28]
 80061be:	3301      	adds	r3, #1
 80061c0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	69fb      	ldr	r3, [r7, #28]
 80061c8:	fa22 f303 	lsr.w	r3, r2, r3
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	f47f ae6b 	bne.w	8005ea8 <HAL_GPIO_Init+0x14>
  }
}
 80061d2:	bf00      	nop
 80061d4:	bf00      	nop
 80061d6:	3724      	adds	r7, #36	@ 0x24
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr
 80061e0:	58000400 	.word	0x58000400

080061e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b085      	sub	sp, #20
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
 80061ec:	460b      	mov	r3, r1
 80061ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	691a      	ldr	r2, [r3, #16]
 80061f4:	887b      	ldrh	r3, [r7, #2]
 80061f6:	4013      	ands	r3, r2
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d002      	beq.n	8006202 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80061fc:	2301      	movs	r3, #1
 80061fe:	73fb      	strb	r3, [r7, #15]
 8006200:	e001      	b.n	8006206 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006202:	2300      	movs	r3, #0
 8006204:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006206:	7bfb      	ldrb	r3, [r7, #15]
}
 8006208:	4618      	mov	r0, r3
 800620a:	3714      	adds	r7, #20
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr

08006214 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006214:	b480      	push	{r7}
 8006216:	b083      	sub	sp, #12
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
 800621c:	460b      	mov	r3, r1
 800621e:	807b      	strh	r3, [r7, #2]
 8006220:	4613      	mov	r3, r2
 8006222:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006224:	787b      	ldrb	r3, [r7, #1]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d003      	beq.n	8006232 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800622a:	887a      	ldrh	r2, [r7, #2]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006230:	e003      	b.n	800623a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006232:	887b      	ldrh	r3, [r7, #2]
 8006234:	041a      	lsls	r2, r3, #16
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	619a      	str	r2, [r3, #24]
}
 800623a:	bf00      	nop
 800623c:	370c      	adds	r7, #12
 800623e:	46bd      	mov	sp, r7
 8006240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006244:	4770      	bx	lr
	...

08006248 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b084      	sub	sp, #16
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006250:	4b19      	ldr	r3, [pc, #100]	@ (80062b8 <HAL_PWREx_ConfigSupply+0x70>)
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	f003 0304 	and.w	r3, r3, #4
 8006258:	2b04      	cmp	r3, #4
 800625a:	d00a      	beq.n	8006272 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800625c:	4b16      	ldr	r3, [pc, #88]	@ (80062b8 <HAL_PWREx_ConfigSupply+0x70>)
 800625e:	68db      	ldr	r3, [r3, #12]
 8006260:	f003 0307 	and.w	r3, r3, #7
 8006264:	687a      	ldr	r2, [r7, #4]
 8006266:	429a      	cmp	r2, r3
 8006268:	d001      	beq.n	800626e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	e01f      	b.n	80062ae <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800626e:	2300      	movs	r3, #0
 8006270:	e01d      	b.n	80062ae <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006272:	4b11      	ldr	r3, [pc, #68]	@ (80062b8 <HAL_PWREx_ConfigSupply+0x70>)
 8006274:	68db      	ldr	r3, [r3, #12]
 8006276:	f023 0207 	bic.w	r2, r3, #7
 800627a:	490f      	ldr	r1, [pc, #60]	@ (80062b8 <HAL_PWREx_ConfigSupply+0x70>)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	4313      	orrs	r3, r2
 8006280:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006282:	f7fc fb5d 	bl	8002940 <HAL_GetTick>
 8006286:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006288:	e009      	b.n	800629e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800628a:	f7fc fb59 	bl	8002940 <HAL_GetTick>
 800628e:	4602      	mov	r2, r0
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	1ad3      	subs	r3, r2, r3
 8006294:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006298:	d901      	bls.n	800629e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800629a:	2301      	movs	r3, #1
 800629c:	e007      	b.n	80062ae <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800629e:	4b06      	ldr	r3, [pc, #24]	@ (80062b8 <HAL_PWREx_ConfigSupply+0x70>)
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80062a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062aa:	d1ee      	bne.n	800628a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80062ac:	2300      	movs	r3, #0
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3710      	adds	r7, #16
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}
 80062b6:	bf00      	nop
 80062b8:	58024800 	.word	0x58024800

080062bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b08c      	sub	sp, #48	@ 0x30
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d101      	bne.n	80062ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
 80062cc:	e3c8      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f003 0301 	and.w	r3, r3, #1
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	f000 8087 	beq.w	80063ea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80062dc:	4b88      	ldr	r3, [pc, #544]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 80062de:	691b      	ldr	r3, [r3, #16]
 80062e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80062e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80062e6:	4b86      	ldr	r3, [pc, #536]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 80062e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80062ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062ee:	2b10      	cmp	r3, #16
 80062f0:	d007      	beq.n	8006302 <HAL_RCC_OscConfig+0x46>
 80062f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062f4:	2b18      	cmp	r3, #24
 80062f6:	d110      	bne.n	800631a <HAL_RCC_OscConfig+0x5e>
 80062f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062fa:	f003 0303 	and.w	r3, r3, #3
 80062fe:	2b02      	cmp	r3, #2
 8006300:	d10b      	bne.n	800631a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006302:	4b7f      	ldr	r3, [pc, #508]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800630a:	2b00      	cmp	r3, #0
 800630c:	d06c      	beq.n	80063e8 <HAL_RCC_OscConfig+0x12c>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d168      	bne.n	80063e8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006316:	2301      	movs	r3, #1
 8006318:	e3a2      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006322:	d106      	bne.n	8006332 <HAL_RCC_OscConfig+0x76>
 8006324:	4b76      	ldr	r3, [pc, #472]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a75      	ldr	r2, [pc, #468]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 800632a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800632e:	6013      	str	r3, [r2, #0]
 8006330:	e02e      	b.n	8006390 <HAL_RCC_OscConfig+0xd4>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d10c      	bne.n	8006354 <HAL_RCC_OscConfig+0x98>
 800633a:	4b71      	ldr	r3, [pc, #452]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4a70      	ldr	r2, [pc, #448]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 8006340:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006344:	6013      	str	r3, [r2, #0]
 8006346:	4b6e      	ldr	r3, [pc, #440]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a6d      	ldr	r2, [pc, #436]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 800634c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006350:	6013      	str	r3, [r2, #0]
 8006352:	e01d      	b.n	8006390 <HAL_RCC_OscConfig+0xd4>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800635c:	d10c      	bne.n	8006378 <HAL_RCC_OscConfig+0xbc>
 800635e:	4b68      	ldr	r3, [pc, #416]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a67      	ldr	r2, [pc, #412]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 8006364:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006368:	6013      	str	r3, [r2, #0]
 800636a:	4b65      	ldr	r3, [pc, #404]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4a64      	ldr	r2, [pc, #400]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 8006370:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006374:	6013      	str	r3, [r2, #0]
 8006376:	e00b      	b.n	8006390 <HAL_RCC_OscConfig+0xd4>
 8006378:	4b61      	ldr	r3, [pc, #388]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a60      	ldr	r2, [pc, #384]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 800637e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006382:	6013      	str	r3, [r2, #0]
 8006384:	4b5e      	ldr	r3, [pc, #376]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a5d      	ldr	r2, [pc, #372]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 800638a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800638e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d013      	beq.n	80063c0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006398:	f7fc fad2 	bl	8002940 <HAL_GetTick>
 800639c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800639e:	e008      	b.n	80063b2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063a0:	f7fc face 	bl	8002940 <HAL_GetTick>
 80063a4:	4602      	mov	r2, r0
 80063a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063a8:	1ad3      	subs	r3, r2, r3
 80063aa:	2b64      	cmp	r3, #100	@ 0x64
 80063ac:	d901      	bls.n	80063b2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80063ae:	2303      	movs	r3, #3
 80063b0:	e356      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80063b2:	4b53      	ldr	r3, [pc, #332]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d0f0      	beq.n	80063a0 <HAL_RCC_OscConfig+0xe4>
 80063be:	e014      	b.n	80063ea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063c0:	f7fc fabe 	bl	8002940 <HAL_GetTick>
 80063c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80063c6:	e008      	b.n	80063da <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063c8:	f7fc faba 	bl	8002940 <HAL_GetTick>
 80063cc:	4602      	mov	r2, r0
 80063ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d0:	1ad3      	subs	r3, r2, r3
 80063d2:	2b64      	cmp	r3, #100	@ 0x64
 80063d4:	d901      	bls.n	80063da <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80063d6:	2303      	movs	r3, #3
 80063d8:	e342      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80063da:	4b49      	ldr	r3, [pc, #292]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d1f0      	bne.n	80063c8 <HAL_RCC_OscConfig+0x10c>
 80063e6:	e000      	b.n	80063ea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f003 0302 	and.w	r3, r3, #2
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	f000 808c 	beq.w	8006510 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80063f8:	4b41      	ldr	r3, [pc, #260]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 80063fa:	691b      	ldr	r3, [r3, #16]
 80063fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006400:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006402:	4b3f      	ldr	r3, [pc, #252]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 8006404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006406:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006408:	6a3b      	ldr	r3, [r7, #32]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d007      	beq.n	800641e <HAL_RCC_OscConfig+0x162>
 800640e:	6a3b      	ldr	r3, [r7, #32]
 8006410:	2b18      	cmp	r3, #24
 8006412:	d137      	bne.n	8006484 <HAL_RCC_OscConfig+0x1c8>
 8006414:	69fb      	ldr	r3, [r7, #28]
 8006416:	f003 0303 	and.w	r3, r3, #3
 800641a:	2b00      	cmp	r3, #0
 800641c:	d132      	bne.n	8006484 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800641e:	4b38      	ldr	r3, [pc, #224]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f003 0304 	and.w	r3, r3, #4
 8006426:	2b00      	cmp	r3, #0
 8006428:	d005      	beq.n	8006436 <HAL_RCC_OscConfig+0x17a>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	68db      	ldr	r3, [r3, #12]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d101      	bne.n	8006436 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	e314      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006436:	4b32      	ldr	r3, [pc, #200]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f023 0219 	bic.w	r2, r3, #25
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	492f      	ldr	r1, [pc, #188]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 8006444:	4313      	orrs	r3, r2
 8006446:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006448:	f7fc fa7a 	bl	8002940 <HAL_GetTick>
 800644c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800644e:	e008      	b.n	8006462 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006450:	f7fc fa76 	bl	8002940 <HAL_GetTick>
 8006454:	4602      	mov	r2, r0
 8006456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006458:	1ad3      	subs	r3, r2, r3
 800645a:	2b02      	cmp	r3, #2
 800645c:	d901      	bls.n	8006462 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800645e:	2303      	movs	r3, #3
 8006460:	e2fe      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006462:	4b27      	ldr	r3, [pc, #156]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f003 0304 	and.w	r3, r3, #4
 800646a:	2b00      	cmp	r3, #0
 800646c:	d0f0      	beq.n	8006450 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800646e:	4b24      	ldr	r3, [pc, #144]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	691b      	ldr	r3, [r3, #16]
 800647a:	061b      	lsls	r3, r3, #24
 800647c:	4920      	ldr	r1, [pc, #128]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 800647e:	4313      	orrs	r3, r2
 8006480:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006482:	e045      	b.n	8006510 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d026      	beq.n	80064da <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800648c:	4b1c      	ldr	r3, [pc, #112]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f023 0219 	bic.w	r2, r3, #25
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	4919      	ldr	r1, [pc, #100]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 800649a:	4313      	orrs	r3, r2
 800649c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800649e:	f7fc fa4f 	bl	8002940 <HAL_GetTick>
 80064a2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80064a4:	e008      	b.n	80064b8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064a6:	f7fc fa4b 	bl	8002940 <HAL_GetTick>
 80064aa:	4602      	mov	r2, r0
 80064ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ae:	1ad3      	subs	r3, r2, r3
 80064b0:	2b02      	cmp	r3, #2
 80064b2:	d901      	bls.n	80064b8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80064b4:	2303      	movs	r3, #3
 80064b6:	e2d3      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80064b8:	4b11      	ldr	r3, [pc, #68]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f003 0304 	and.w	r3, r3, #4
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d0f0      	beq.n	80064a6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064c4:	4b0e      	ldr	r3, [pc, #56]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	691b      	ldr	r3, [r3, #16]
 80064d0:	061b      	lsls	r3, r3, #24
 80064d2:	490b      	ldr	r1, [pc, #44]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 80064d4:	4313      	orrs	r3, r2
 80064d6:	604b      	str	r3, [r1, #4]
 80064d8:	e01a      	b.n	8006510 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064da:	4b09      	ldr	r3, [pc, #36]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a08      	ldr	r2, [pc, #32]	@ (8006500 <HAL_RCC_OscConfig+0x244>)
 80064e0:	f023 0301 	bic.w	r3, r3, #1
 80064e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064e6:	f7fc fa2b 	bl	8002940 <HAL_GetTick>
 80064ea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80064ec:	e00a      	b.n	8006504 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064ee:	f7fc fa27 	bl	8002940 <HAL_GetTick>
 80064f2:	4602      	mov	r2, r0
 80064f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f6:	1ad3      	subs	r3, r2, r3
 80064f8:	2b02      	cmp	r3, #2
 80064fa:	d903      	bls.n	8006504 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80064fc:	2303      	movs	r3, #3
 80064fe:	e2af      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
 8006500:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006504:	4b96      	ldr	r3, [pc, #600]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f003 0304 	and.w	r3, r3, #4
 800650c:	2b00      	cmp	r3, #0
 800650e:	d1ee      	bne.n	80064ee <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f003 0310 	and.w	r3, r3, #16
 8006518:	2b00      	cmp	r3, #0
 800651a:	d06a      	beq.n	80065f2 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800651c:	4b90      	ldr	r3, [pc, #576]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 800651e:	691b      	ldr	r3, [r3, #16]
 8006520:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006524:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006526:	4b8e      	ldr	r3, [pc, #568]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 8006528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800652a:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800652c:	69bb      	ldr	r3, [r7, #24]
 800652e:	2b08      	cmp	r3, #8
 8006530:	d007      	beq.n	8006542 <HAL_RCC_OscConfig+0x286>
 8006532:	69bb      	ldr	r3, [r7, #24]
 8006534:	2b18      	cmp	r3, #24
 8006536:	d11b      	bne.n	8006570 <HAL_RCC_OscConfig+0x2b4>
 8006538:	697b      	ldr	r3, [r7, #20]
 800653a:	f003 0303 	and.w	r3, r3, #3
 800653e:	2b01      	cmp	r3, #1
 8006540:	d116      	bne.n	8006570 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006542:	4b87      	ldr	r3, [pc, #540]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800654a:	2b00      	cmp	r3, #0
 800654c:	d005      	beq.n	800655a <HAL_RCC_OscConfig+0x29e>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	69db      	ldr	r3, [r3, #28]
 8006552:	2b80      	cmp	r3, #128	@ 0x80
 8006554:	d001      	beq.n	800655a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	e282      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800655a:	4b81      	ldr	r3, [pc, #516]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 800655c:	68db      	ldr	r3, [r3, #12]
 800655e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6a1b      	ldr	r3, [r3, #32]
 8006566:	061b      	lsls	r3, r3, #24
 8006568:	497d      	ldr	r1, [pc, #500]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 800656a:	4313      	orrs	r3, r2
 800656c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800656e:	e040      	b.n	80065f2 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	69db      	ldr	r3, [r3, #28]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d023      	beq.n	80065c0 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006578:	4b79      	ldr	r3, [pc, #484]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a78      	ldr	r2, [pc, #480]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 800657e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006582:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006584:	f7fc f9dc 	bl	8002940 <HAL_GetTick>
 8006588:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800658a:	e008      	b.n	800659e <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800658c:	f7fc f9d8 	bl	8002940 <HAL_GetTick>
 8006590:	4602      	mov	r2, r0
 8006592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006594:	1ad3      	subs	r3, r2, r3
 8006596:	2b02      	cmp	r3, #2
 8006598:	d901      	bls.n	800659e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800659a:	2303      	movs	r3, #3
 800659c:	e260      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800659e:	4b70      	ldr	r3, [pc, #448]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d0f0      	beq.n	800658c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80065aa:	4b6d      	ldr	r3, [pc, #436]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 80065ac:	68db      	ldr	r3, [r3, #12]
 80065ae:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6a1b      	ldr	r3, [r3, #32]
 80065b6:	061b      	lsls	r3, r3, #24
 80065b8:	4969      	ldr	r1, [pc, #420]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 80065ba:	4313      	orrs	r3, r2
 80065bc:	60cb      	str	r3, [r1, #12]
 80065be:	e018      	b.n	80065f2 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80065c0:	4b67      	ldr	r3, [pc, #412]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a66      	ldr	r2, [pc, #408]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 80065c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80065ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065cc:	f7fc f9b8 	bl	8002940 <HAL_GetTick>
 80065d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80065d2:	e008      	b.n	80065e6 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80065d4:	f7fc f9b4 	bl	8002940 <HAL_GetTick>
 80065d8:	4602      	mov	r2, r0
 80065da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065dc:	1ad3      	subs	r3, r2, r3
 80065de:	2b02      	cmp	r3, #2
 80065e0:	d901      	bls.n	80065e6 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80065e2:	2303      	movs	r3, #3
 80065e4:	e23c      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80065e6:	4b5e      	ldr	r3, [pc, #376]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d1f0      	bne.n	80065d4 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f003 0308 	and.w	r3, r3, #8
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d036      	beq.n	800666c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	695b      	ldr	r3, [r3, #20]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d019      	beq.n	800663a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006606:	4b56      	ldr	r3, [pc, #344]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 8006608:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800660a:	4a55      	ldr	r2, [pc, #340]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 800660c:	f043 0301 	orr.w	r3, r3, #1
 8006610:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006612:	f7fc f995 	bl	8002940 <HAL_GetTick>
 8006616:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006618:	e008      	b.n	800662c <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800661a:	f7fc f991 	bl	8002940 <HAL_GetTick>
 800661e:	4602      	mov	r2, r0
 8006620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006622:	1ad3      	subs	r3, r2, r3
 8006624:	2b02      	cmp	r3, #2
 8006626:	d901      	bls.n	800662c <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8006628:	2303      	movs	r3, #3
 800662a:	e219      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800662c:	4b4c      	ldr	r3, [pc, #304]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 800662e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006630:	f003 0302 	and.w	r3, r3, #2
 8006634:	2b00      	cmp	r3, #0
 8006636:	d0f0      	beq.n	800661a <HAL_RCC_OscConfig+0x35e>
 8006638:	e018      	b.n	800666c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800663a:	4b49      	ldr	r3, [pc, #292]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 800663c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800663e:	4a48      	ldr	r2, [pc, #288]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 8006640:	f023 0301 	bic.w	r3, r3, #1
 8006644:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006646:	f7fc f97b 	bl	8002940 <HAL_GetTick>
 800664a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800664c:	e008      	b.n	8006660 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800664e:	f7fc f977 	bl	8002940 <HAL_GetTick>
 8006652:	4602      	mov	r2, r0
 8006654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006656:	1ad3      	subs	r3, r2, r3
 8006658:	2b02      	cmp	r3, #2
 800665a:	d901      	bls.n	8006660 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800665c:	2303      	movs	r3, #3
 800665e:	e1ff      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006660:	4b3f      	ldr	r3, [pc, #252]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 8006662:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006664:	f003 0302 	and.w	r3, r3, #2
 8006668:	2b00      	cmp	r3, #0
 800666a:	d1f0      	bne.n	800664e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f003 0320 	and.w	r3, r3, #32
 8006674:	2b00      	cmp	r3, #0
 8006676:	d036      	beq.n	80066e6 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	699b      	ldr	r3, [r3, #24]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d019      	beq.n	80066b4 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006680:	4b37      	ldr	r3, [pc, #220]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a36      	ldr	r2, [pc, #216]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 8006686:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800668a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800668c:	f7fc f958 	bl	8002940 <HAL_GetTick>
 8006690:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006692:	e008      	b.n	80066a6 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006694:	f7fc f954 	bl	8002940 <HAL_GetTick>
 8006698:	4602      	mov	r2, r0
 800669a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	2b02      	cmp	r3, #2
 80066a0:	d901      	bls.n	80066a6 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80066a2:	2303      	movs	r3, #3
 80066a4:	e1dc      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80066a6:	4b2e      	ldr	r3, [pc, #184]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d0f0      	beq.n	8006694 <HAL_RCC_OscConfig+0x3d8>
 80066b2:	e018      	b.n	80066e6 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80066b4:	4b2a      	ldr	r3, [pc, #168]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a29      	ldr	r2, [pc, #164]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 80066ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80066be:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80066c0:	f7fc f93e 	bl	8002940 <HAL_GetTick>
 80066c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80066c6:	e008      	b.n	80066da <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80066c8:	f7fc f93a 	bl	8002940 <HAL_GetTick>
 80066cc:	4602      	mov	r2, r0
 80066ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d0:	1ad3      	subs	r3, r2, r3
 80066d2:	2b02      	cmp	r3, #2
 80066d4:	d901      	bls.n	80066da <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80066d6:	2303      	movs	r3, #3
 80066d8:	e1c2      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80066da:	4b21      	ldr	r3, [pc, #132]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d1f0      	bne.n	80066c8 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f003 0304 	and.w	r3, r3, #4
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	f000 8086 	beq.w	8006800 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80066f4:	4b1b      	ldr	r3, [pc, #108]	@ (8006764 <HAL_RCC_OscConfig+0x4a8>)
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4a1a      	ldr	r2, [pc, #104]	@ (8006764 <HAL_RCC_OscConfig+0x4a8>)
 80066fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006700:	f7fc f91e 	bl	8002940 <HAL_GetTick>
 8006704:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006706:	e008      	b.n	800671a <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006708:	f7fc f91a 	bl	8002940 <HAL_GetTick>
 800670c:	4602      	mov	r2, r0
 800670e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006710:	1ad3      	subs	r3, r2, r3
 8006712:	2b64      	cmp	r3, #100	@ 0x64
 8006714:	d901      	bls.n	800671a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8006716:	2303      	movs	r3, #3
 8006718:	e1a2      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800671a:	4b12      	ldr	r3, [pc, #72]	@ (8006764 <HAL_RCC_OscConfig+0x4a8>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006722:	2b00      	cmp	r3, #0
 8006724:	d0f0      	beq.n	8006708 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	2b01      	cmp	r3, #1
 800672c:	d106      	bne.n	800673c <HAL_RCC_OscConfig+0x480>
 800672e:	4b0c      	ldr	r3, [pc, #48]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 8006730:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006732:	4a0b      	ldr	r2, [pc, #44]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 8006734:	f043 0301 	orr.w	r3, r3, #1
 8006738:	6713      	str	r3, [r2, #112]	@ 0x70
 800673a:	e032      	b.n	80067a2 <HAL_RCC_OscConfig+0x4e6>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d111      	bne.n	8006768 <HAL_RCC_OscConfig+0x4ac>
 8006744:	4b06      	ldr	r3, [pc, #24]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 8006746:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006748:	4a05      	ldr	r2, [pc, #20]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 800674a:	f023 0301 	bic.w	r3, r3, #1
 800674e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006750:	4b03      	ldr	r3, [pc, #12]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 8006752:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006754:	4a02      	ldr	r2, [pc, #8]	@ (8006760 <HAL_RCC_OscConfig+0x4a4>)
 8006756:	f023 0304 	bic.w	r3, r3, #4
 800675a:	6713      	str	r3, [r2, #112]	@ 0x70
 800675c:	e021      	b.n	80067a2 <HAL_RCC_OscConfig+0x4e6>
 800675e:	bf00      	nop
 8006760:	58024400 	.word	0x58024400
 8006764:	58024800 	.word	0x58024800
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	689b      	ldr	r3, [r3, #8]
 800676c:	2b05      	cmp	r3, #5
 800676e:	d10c      	bne.n	800678a <HAL_RCC_OscConfig+0x4ce>
 8006770:	4b83      	ldr	r3, [pc, #524]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 8006772:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006774:	4a82      	ldr	r2, [pc, #520]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 8006776:	f043 0304 	orr.w	r3, r3, #4
 800677a:	6713      	str	r3, [r2, #112]	@ 0x70
 800677c:	4b80      	ldr	r3, [pc, #512]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 800677e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006780:	4a7f      	ldr	r2, [pc, #508]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 8006782:	f043 0301 	orr.w	r3, r3, #1
 8006786:	6713      	str	r3, [r2, #112]	@ 0x70
 8006788:	e00b      	b.n	80067a2 <HAL_RCC_OscConfig+0x4e6>
 800678a:	4b7d      	ldr	r3, [pc, #500]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 800678c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800678e:	4a7c      	ldr	r2, [pc, #496]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 8006790:	f023 0301 	bic.w	r3, r3, #1
 8006794:	6713      	str	r3, [r2, #112]	@ 0x70
 8006796:	4b7a      	ldr	r3, [pc, #488]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 8006798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800679a:	4a79      	ldr	r2, [pc, #484]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 800679c:	f023 0304 	bic.w	r3, r3, #4
 80067a0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d015      	beq.n	80067d6 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067aa:	f7fc f8c9 	bl	8002940 <HAL_GetTick>
 80067ae:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80067b0:	e00a      	b.n	80067c8 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067b2:	f7fc f8c5 	bl	8002940 <HAL_GetTick>
 80067b6:	4602      	mov	r2, r0
 80067b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ba:	1ad3      	subs	r3, r2, r3
 80067bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d901      	bls.n	80067c8 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80067c4:	2303      	movs	r3, #3
 80067c6:	e14b      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80067c8:	4b6d      	ldr	r3, [pc, #436]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 80067ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067cc:	f003 0302 	and.w	r3, r3, #2
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d0ee      	beq.n	80067b2 <HAL_RCC_OscConfig+0x4f6>
 80067d4:	e014      	b.n	8006800 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067d6:	f7fc f8b3 	bl	8002940 <HAL_GetTick>
 80067da:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80067dc:	e00a      	b.n	80067f4 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067de:	f7fc f8af 	bl	8002940 <HAL_GetTick>
 80067e2:	4602      	mov	r2, r0
 80067e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067e6:	1ad3      	subs	r3, r2, r3
 80067e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d901      	bls.n	80067f4 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80067f0:	2303      	movs	r3, #3
 80067f2:	e135      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80067f4:	4b62      	ldr	r3, [pc, #392]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 80067f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067f8:	f003 0302 	and.w	r3, r3, #2
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d1ee      	bne.n	80067de <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006804:	2b00      	cmp	r3, #0
 8006806:	f000 812a 	beq.w	8006a5e <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800680a:	4b5d      	ldr	r3, [pc, #372]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 800680c:	691b      	ldr	r3, [r3, #16]
 800680e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006812:	2b18      	cmp	r3, #24
 8006814:	f000 80ba 	beq.w	800698c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800681c:	2b02      	cmp	r3, #2
 800681e:	f040 8095 	bne.w	800694c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006822:	4b57      	ldr	r3, [pc, #348]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4a56      	ldr	r2, [pc, #344]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 8006828:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800682c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800682e:	f7fc f887 	bl	8002940 <HAL_GetTick>
 8006832:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006834:	e008      	b.n	8006848 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006836:	f7fc f883 	bl	8002940 <HAL_GetTick>
 800683a:	4602      	mov	r2, r0
 800683c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800683e:	1ad3      	subs	r3, r2, r3
 8006840:	2b02      	cmp	r3, #2
 8006842:	d901      	bls.n	8006848 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8006844:	2303      	movs	r3, #3
 8006846:	e10b      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006848:	4b4d      	ldr	r3, [pc, #308]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006850:	2b00      	cmp	r3, #0
 8006852:	d1f0      	bne.n	8006836 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006854:	4b4a      	ldr	r3, [pc, #296]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 8006856:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006858:	4b4a      	ldr	r3, [pc, #296]	@ (8006984 <HAL_RCC_OscConfig+0x6c8>)
 800685a:	4013      	ands	r3, r2
 800685c:	687a      	ldr	r2, [r7, #4]
 800685e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006860:	687a      	ldr	r2, [r7, #4]
 8006862:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006864:	0112      	lsls	r2, r2, #4
 8006866:	430a      	orrs	r2, r1
 8006868:	4945      	ldr	r1, [pc, #276]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 800686a:	4313      	orrs	r3, r2
 800686c:	628b      	str	r3, [r1, #40]	@ 0x28
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006872:	3b01      	subs	r3, #1
 8006874:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800687c:	3b01      	subs	r3, #1
 800687e:	025b      	lsls	r3, r3, #9
 8006880:	b29b      	uxth	r3, r3
 8006882:	431a      	orrs	r2, r3
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006888:	3b01      	subs	r3, #1
 800688a:	041b      	lsls	r3, r3, #16
 800688c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006890:	431a      	orrs	r2, r3
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006896:	3b01      	subs	r3, #1
 8006898:	061b      	lsls	r3, r3, #24
 800689a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800689e:	4938      	ldr	r1, [pc, #224]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 80068a0:	4313      	orrs	r3, r2
 80068a2:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80068a4:	4b36      	ldr	r3, [pc, #216]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 80068a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068a8:	4a35      	ldr	r2, [pc, #212]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 80068aa:	f023 0301 	bic.w	r3, r3, #1
 80068ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80068b0:	4b33      	ldr	r3, [pc, #204]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 80068b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068b4:	4b34      	ldr	r3, [pc, #208]	@ (8006988 <HAL_RCC_OscConfig+0x6cc>)
 80068b6:	4013      	ands	r3, r2
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80068bc:	00d2      	lsls	r2, r2, #3
 80068be:	4930      	ldr	r1, [pc, #192]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 80068c0:	4313      	orrs	r3, r2
 80068c2:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80068c4:	4b2e      	ldr	r3, [pc, #184]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 80068c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c8:	f023 020c 	bic.w	r2, r3, #12
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068d0:	492b      	ldr	r1, [pc, #172]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 80068d2:	4313      	orrs	r3, r2
 80068d4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80068d6:	4b2a      	ldr	r3, [pc, #168]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 80068d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068da:	f023 0202 	bic.w	r2, r3, #2
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068e2:	4927      	ldr	r1, [pc, #156]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 80068e4:	4313      	orrs	r3, r2
 80068e6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80068e8:	4b25      	ldr	r3, [pc, #148]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 80068ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ec:	4a24      	ldr	r2, [pc, #144]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 80068ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068f4:	4b22      	ldr	r3, [pc, #136]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 80068f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068f8:	4a21      	ldr	r2, [pc, #132]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 80068fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006900:	4b1f      	ldr	r3, [pc, #124]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 8006902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006904:	4a1e      	ldr	r2, [pc, #120]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 8006906:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800690a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800690c:	4b1c      	ldr	r3, [pc, #112]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 800690e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006910:	4a1b      	ldr	r2, [pc, #108]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 8006912:	f043 0301 	orr.w	r3, r3, #1
 8006916:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006918:	4b19      	ldr	r3, [pc, #100]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a18      	ldr	r2, [pc, #96]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 800691e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006922:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006924:	f7fc f80c 	bl	8002940 <HAL_GetTick>
 8006928:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800692a:	e008      	b.n	800693e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800692c:	f7fc f808 	bl	8002940 <HAL_GetTick>
 8006930:	4602      	mov	r2, r0
 8006932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006934:	1ad3      	subs	r3, r2, r3
 8006936:	2b02      	cmp	r3, #2
 8006938:	d901      	bls.n	800693e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800693a:	2303      	movs	r3, #3
 800693c:	e090      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800693e:	4b10      	ldr	r3, [pc, #64]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006946:	2b00      	cmp	r3, #0
 8006948:	d0f0      	beq.n	800692c <HAL_RCC_OscConfig+0x670>
 800694a:	e088      	b.n	8006a5e <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800694c:	4b0c      	ldr	r3, [pc, #48]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a0b      	ldr	r2, [pc, #44]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 8006952:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006956:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006958:	f7fb fff2 	bl	8002940 <HAL_GetTick>
 800695c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800695e:	e008      	b.n	8006972 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006960:	f7fb ffee 	bl	8002940 <HAL_GetTick>
 8006964:	4602      	mov	r2, r0
 8006966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006968:	1ad3      	subs	r3, r2, r3
 800696a:	2b02      	cmp	r3, #2
 800696c:	d901      	bls.n	8006972 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800696e:	2303      	movs	r3, #3
 8006970:	e076      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006972:	4b03      	ldr	r3, [pc, #12]	@ (8006980 <HAL_RCC_OscConfig+0x6c4>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800697a:	2b00      	cmp	r3, #0
 800697c:	d1f0      	bne.n	8006960 <HAL_RCC_OscConfig+0x6a4>
 800697e:	e06e      	b.n	8006a5e <HAL_RCC_OscConfig+0x7a2>
 8006980:	58024400 	.word	0x58024400
 8006984:	fffffc0c 	.word	0xfffffc0c
 8006988:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800698c:	4b36      	ldr	r3, [pc, #216]	@ (8006a68 <HAL_RCC_OscConfig+0x7ac>)
 800698e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006990:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006992:	4b35      	ldr	r3, [pc, #212]	@ (8006a68 <HAL_RCC_OscConfig+0x7ac>)
 8006994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006996:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800699c:	2b01      	cmp	r3, #1
 800699e:	d031      	beq.n	8006a04 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	f003 0203 	and.w	r2, r3, #3
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80069aa:	429a      	cmp	r2, r3
 80069ac:	d12a      	bne.n	8006a04 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	091b      	lsrs	r3, r3, #4
 80069b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069ba:	429a      	cmp	r2, r3
 80069bc:	d122      	bne.n	8006a04 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069c8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80069ca:	429a      	cmp	r2, r3
 80069cc:	d11a      	bne.n	8006a04 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	0a5b      	lsrs	r3, r3, #9
 80069d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069da:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80069dc:	429a      	cmp	r2, r3
 80069de:	d111      	bne.n	8006a04 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	0c1b      	lsrs	r3, r3, #16
 80069e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069ec:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80069ee:	429a      	cmp	r2, r3
 80069f0:	d108      	bne.n	8006a04 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	0e1b      	lsrs	r3, r3, #24
 80069f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069fe:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d001      	beq.n	8006a08 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8006a04:	2301      	movs	r3, #1
 8006a06:	e02b      	b.n	8006a60 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006a08:	4b17      	ldr	r3, [pc, #92]	@ (8006a68 <HAL_RCC_OscConfig+0x7ac>)
 8006a0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a0c:	08db      	lsrs	r3, r3, #3
 8006a0e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006a12:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a18:	693a      	ldr	r2, [r7, #16]
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d01f      	beq.n	8006a5e <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006a1e:	4b12      	ldr	r3, [pc, #72]	@ (8006a68 <HAL_RCC_OscConfig+0x7ac>)
 8006a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a22:	4a11      	ldr	r2, [pc, #68]	@ (8006a68 <HAL_RCC_OscConfig+0x7ac>)
 8006a24:	f023 0301 	bic.w	r3, r3, #1
 8006a28:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006a2a:	f7fb ff89 	bl	8002940 <HAL_GetTick>
 8006a2e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006a30:	bf00      	nop
 8006a32:	f7fb ff85 	bl	8002940 <HAL_GetTick>
 8006a36:	4602      	mov	r2, r0
 8006a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d0f9      	beq.n	8006a32 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006a3e:	4b0a      	ldr	r3, [pc, #40]	@ (8006a68 <HAL_RCC_OscConfig+0x7ac>)
 8006a40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a42:	4b0a      	ldr	r3, [pc, #40]	@ (8006a6c <HAL_RCC_OscConfig+0x7b0>)
 8006a44:	4013      	ands	r3, r2
 8006a46:	687a      	ldr	r2, [r7, #4]
 8006a48:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006a4a:	00d2      	lsls	r2, r2, #3
 8006a4c:	4906      	ldr	r1, [pc, #24]	@ (8006a68 <HAL_RCC_OscConfig+0x7ac>)
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006a52:	4b05      	ldr	r3, [pc, #20]	@ (8006a68 <HAL_RCC_OscConfig+0x7ac>)
 8006a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a56:	4a04      	ldr	r2, [pc, #16]	@ (8006a68 <HAL_RCC_OscConfig+0x7ac>)
 8006a58:	f043 0301 	orr.w	r3, r3, #1
 8006a5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006a5e:	2300      	movs	r3, #0
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3730      	adds	r7, #48	@ 0x30
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}
 8006a68:	58024400 	.word	0x58024400
 8006a6c:	ffff0007 	.word	0xffff0007

08006a70 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b086      	sub	sp, #24
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
 8006a78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d101      	bne.n	8006a84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a80:	2301      	movs	r3, #1
 8006a82:	e19c      	b.n	8006dbe <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006a84:	4b8a      	ldr	r3, [pc, #552]	@ (8006cb0 <HAL_RCC_ClockConfig+0x240>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f003 030f 	and.w	r3, r3, #15
 8006a8c:	683a      	ldr	r2, [r7, #0]
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	d910      	bls.n	8006ab4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a92:	4b87      	ldr	r3, [pc, #540]	@ (8006cb0 <HAL_RCC_ClockConfig+0x240>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f023 020f 	bic.w	r2, r3, #15
 8006a9a:	4985      	ldr	r1, [pc, #532]	@ (8006cb0 <HAL_RCC_ClockConfig+0x240>)
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006aa2:	4b83      	ldr	r3, [pc, #524]	@ (8006cb0 <HAL_RCC_ClockConfig+0x240>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f003 030f 	and.w	r3, r3, #15
 8006aaa:	683a      	ldr	r2, [r7, #0]
 8006aac:	429a      	cmp	r2, r3
 8006aae:	d001      	beq.n	8006ab4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	e184      	b.n	8006dbe <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f003 0304 	and.w	r3, r3, #4
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d010      	beq.n	8006ae2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	691a      	ldr	r2, [r3, #16]
 8006ac4:	4b7b      	ldr	r3, [pc, #492]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006ac6:	699b      	ldr	r3, [r3, #24]
 8006ac8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d908      	bls.n	8006ae2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006ad0:	4b78      	ldr	r3, [pc, #480]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006ad2:	699b      	ldr	r3, [r3, #24]
 8006ad4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	691b      	ldr	r3, [r3, #16]
 8006adc:	4975      	ldr	r1, [pc, #468]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f003 0308 	and.w	r3, r3, #8
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d010      	beq.n	8006b10 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	695a      	ldr	r2, [r3, #20]
 8006af2:	4b70      	ldr	r3, [pc, #448]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006af4:	69db      	ldr	r3, [r3, #28]
 8006af6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006afa:	429a      	cmp	r2, r3
 8006afc:	d908      	bls.n	8006b10 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006afe:	4b6d      	ldr	r3, [pc, #436]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b00:	69db      	ldr	r3, [r3, #28]
 8006b02:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	695b      	ldr	r3, [r3, #20]
 8006b0a:	496a      	ldr	r1, [pc, #424]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f003 0310 	and.w	r3, r3, #16
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d010      	beq.n	8006b3e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	699a      	ldr	r2, [r3, #24]
 8006b20:	4b64      	ldr	r3, [pc, #400]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b22:	69db      	ldr	r3, [r3, #28]
 8006b24:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006b28:	429a      	cmp	r2, r3
 8006b2a:	d908      	bls.n	8006b3e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006b2c:	4b61      	ldr	r3, [pc, #388]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b2e:	69db      	ldr	r3, [r3, #28]
 8006b30:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	699b      	ldr	r3, [r3, #24]
 8006b38:	495e      	ldr	r1, [pc, #376]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f003 0320 	and.w	r3, r3, #32
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d010      	beq.n	8006b6c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	69da      	ldr	r2, [r3, #28]
 8006b4e:	4b59      	ldr	r3, [pc, #356]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b50:	6a1b      	ldr	r3, [r3, #32]
 8006b52:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d908      	bls.n	8006b6c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006b5a:	4b56      	ldr	r3, [pc, #344]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b5c:	6a1b      	ldr	r3, [r3, #32]
 8006b5e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	69db      	ldr	r3, [r3, #28]
 8006b66:	4953      	ldr	r1, [pc, #332]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f003 0302 	and.w	r3, r3, #2
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d010      	beq.n	8006b9a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	68da      	ldr	r2, [r3, #12]
 8006b7c:	4b4d      	ldr	r3, [pc, #308]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b7e:	699b      	ldr	r3, [r3, #24]
 8006b80:	f003 030f 	and.w	r3, r3, #15
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d908      	bls.n	8006b9a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b88:	4b4a      	ldr	r3, [pc, #296]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b8a:	699b      	ldr	r3, [r3, #24]
 8006b8c:	f023 020f 	bic.w	r2, r3, #15
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	4947      	ldr	r1, [pc, #284]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006b96:	4313      	orrs	r3, r2
 8006b98:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f003 0301 	and.w	r3, r3, #1
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d055      	beq.n	8006c52 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006ba6:	4b43      	ldr	r3, [pc, #268]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006ba8:	699b      	ldr	r3, [r3, #24]
 8006baa:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	4940      	ldr	r1, [pc, #256]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	685b      	ldr	r3, [r3, #4]
 8006bbc:	2b02      	cmp	r3, #2
 8006bbe:	d107      	bne.n	8006bd0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006bc0:	4b3c      	ldr	r3, [pc, #240]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d121      	bne.n	8006c10 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	e0f6      	b.n	8006dbe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	2b03      	cmp	r3, #3
 8006bd6:	d107      	bne.n	8006be8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006bd8:	4b36      	ldr	r3, [pc, #216]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d115      	bne.n	8006c10 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006be4:	2301      	movs	r3, #1
 8006be6:	e0ea      	b.n	8006dbe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d107      	bne.n	8006c00 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006bf0:	4b30      	ldr	r3, [pc, #192]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d109      	bne.n	8006c10 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e0de      	b.n	8006dbe <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006c00:	4b2c      	ldr	r3, [pc, #176]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f003 0304 	and.w	r3, r3, #4
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d101      	bne.n	8006c10 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e0d6      	b.n	8006dbe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006c10:	4b28      	ldr	r3, [pc, #160]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006c12:	691b      	ldr	r3, [r3, #16]
 8006c14:	f023 0207 	bic.w	r2, r3, #7
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	4925      	ldr	r1, [pc, #148]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c22:	f7fb fe8d 	bl	8002940 <HAL_GetTick>
 8006c26:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c28:	e00a      	b.n	8006c40 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c2a:	f7fb fe89 	bl	8002940 <HAL_GetTick>
 8006c2e:	4602      	mov	r2, r0
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	1ad3      	subs	r3, r2, r3
 8006c34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d901      	bls.n	8006c40 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006c3c:	2303      	movs	r3, #3
 8006c3e:	e0be      	b.n	8006dbe <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c40:	4b1c      	ldr	r3, [pc, #112]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006c42:	691b      	ldr	r3, [r3, #16]
 8006c44:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	00db      	lsls	r3, r3, #3
 8006c4e:	429a      	cmp	r2, r3
 8006c50:	d1eb      	bne.n	8006c2a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f003 0302 	and.w	r3, r3, #2
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d010      	beq.n	8006c80 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	68da      	ldr	r2, [r3, #12]
 8006c62:	4b14      	ldr	r3, [pc, #80]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006c64:	699b      	ldr	r3, [r3, #24]
 8006c66:	f003 030f 	and.w	r3, r3, #15
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	d208      	bcs.n	8006c80 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c6e:	4b11      	ldr	r3, [pc, #68]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006c70:	699b      	ldr	r3, [r3, #24]
 8006c72:	f023 020f 	bic.w	r2, r3, #15
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	68db      	ldr	r3, [r3, #12]
 8006c7a:	490e      	ldr	r1, [pc, #56]	@ (8006cb4 <HAL_RCC_ClockConfig+0x244>)
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c80:	4b0b      	ldr	r3, [pc, #44]	@ (8006cb0 <HAL_RCC_ClockConfig+0x240>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f003 030f 	and.w	r3, r3, #15
 8006c88:	683a      	ldr	r2, [r7, #0]
 8006c8a:	429a      	cmp	r2, r3
 8006c8c:	d214      	bcs.n	8006cb8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c8e:	4b08      	ldr	r3, [pc, #32]	@ (8006cb0 <HAL_RCC_ClockConfig+0x240>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f023 020f 	bic.w	r2, r3, #15
 8006c96:	4906      	ldr	r1, [pc, #24]	@ (8006cb0 <HAL_RCC_ClockConfig+0x240>)
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c9e:	4b04      	ldr	r3, [pc, #16]	@ (8006cb0 <HAL_RCC_ClockConfig+0x240>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f003 030f 	and.w	r3, r3, #15
 8006ca6:	683a      	ldr	r2, [r7, #0]
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d005      	beq.n	8006cb8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006cac:	2301      	movs	r3, #1
 8006cae:	e086      	b.n	8006dbe <HAL_RCC_ClockConfig+0x34e>
 8006cb0:	52002000 	.word	0x52002000
 8006cb4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f003 0304 	and.w	r3, r3, #4
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d010      	beq.n	8006ce6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	691a      	ldr	r2, [r3, #16]
 8006cc8:	4b3f      	ldr	r3, [pc, #252]	@ (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006cca:	699b      	ldr	r3, [r3, #24]
 8006ccc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d208      	bcs.n	8006ce6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006cd4:	4b3c      	ldr	r3, [pc, #240]	@ (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006cd6:	699b      	ldr	r3, [r3, #24]
 8006cd8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	691b      	ldr	r3, [r3, #16]
 8006ce0:	4939      	ldr	r1, [pc, #228]	@ (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f003 0308 	and.w	r3, r3, #8
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d010      	beq.n	8006d14 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	695a      	ldr	r2, [r3, #20]
 8006cf6:	4b34      	ldr	r3, [pc, #208]	@ (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006cf8:	69db      	ldr	r3, [r3, #28]
 8006cfa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006cfe:	429a      	cmp	r2, r3
 8006d00:	d208      	bcs.n	8006d14 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006d02:	4b31      	ldr	r3, [pc, #196]	@ (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006d04:	69db      	ldr	r3, [r3, #28]
 8006d06:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	695b      	ldr	r3, [r3, #20]
 8006d0e:	492e      	ldr	r1, [pc, #184]	@ (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006d10:	4313      	orrs	r3, r2
 8006d12:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f003 0310 	and.w	r3, r3, #16
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d010      	beq.n	8006d42 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	699a      	ldr	r2, [r3, #24]
 8006d24:	4b28      	ldr	r3, [pc, #160]	@ (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006d26:	69db      	ldr	r3, [r3, #28]
 8006d28:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d208      	bcs.n	8006d42 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006d30:	4b25      	ldr	r3, [pc, #148]	@ (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006d32:	69db      	ldr	r3, [r3, #28]
 8006d34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	699b      	ldr	r3, [r3, #24]
 8006d3c:	4922      	ldr	r1, [pc, #136]	@ (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f003 0320 	and.w	r3, r3, #32
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d010      	beq.n	8006d70 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	69da      	ldr	r2, [r3, #28]
 8006d52:	4b1d      	ldr	r3, [pc, #116]	@ (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006d54:	6a1b      	ldr	r3, [r3, #32]
 8006d56:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d208      	bcs.n	8006d70 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006d5e:	4b1a      	ldr	r3, [pc, #104]	@ (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006d60:	6a1b      	ldr	r3, [r3, #32]
 8006d62:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	69db      	ldr	r3, [r3, #28]
 8006d6a:	4917      	ldr	r1, [pc, #92]	@ (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006d70:	f000 f834 	bl	8006ddc <HAL_RCC_GetSysClockFreq>
 8006d74:	4602      	mov	r2, r0
 8006d76:	4b14      	ldr	r3, [pc, #80]	@ (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006d78:	699b      	ldr	r3, [r3, #24]
 8006d7a:	0a1b      	lsrs	r3, r3, #8
 8006d7c:	f003 030f 	and.w	r3, r3, #15
 8006d80:	4912      	ldr	r1, [pc, #72]	@ (8006dcc <HAL_RCC_ClockConfig+0x35c>)
 8006d82:	5ccb      	ldrb	r3, [r1, r3]
 8006d84:	f003 031f 	and.w	r3, r3, #31
 8006d88:	fa22 f303 	lsr.w	r3, r2, r3
 8006d8c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8006dc8 <HAL_RCC_ClockConfig+0x358>)
 8006d90:	699b      	ldr	r3, [r3, #24]
 8006d92:	f003 030f 	and.w	r3, r3, #15
 8006d96:	4a0d      	ldr	r2, [pc, #52]	@ (8006dcc <HAL_RCC_ClockConfig+0x35c>)
 8006d98:	5cd3      	ldrb	r3, [r2, r3]
 8006d9a:	f003 031f 	and.w	r3, r3, #31
 8006d9e:	693a      	ldr	r2, [r7, #16]
 8006da0:	fa22 f303 	lsr.w	r3, r2, r3
 8006da4:	4a0a      	ldr	r2, [pc, #40]	@ (8006dd0 <HAL_RCC_ClockConfig+0x360>)
 8006da6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006da8:	4a0a      	ldr	r2, [pc, #40]	@ (8006dd4 <HAL_RCC_ClockConfig+0x364>)
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006dae:	4b0a      	ldr	r3, [pc, #40]	@ (8006dd8 <HAL_RCC_ClockConfig+0x368>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4618      	mov	r0, r3
 8006db4:	f7fb fd7a 	bl	80028ac <HAL_InitTick>
 8006db8:	4603      	mov	r3, r0
 8006dba:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	3718      	adds	r7, #24
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}
 8006dc6:	bf00      	nop
 8006dc8:	58024400 	.word	0x58024400
 8006dcc:	0800baa4 	.word	0x0800baa4
 8006dd0:	2400000c 	.word	0x2400000c
 8006dd4:	24000008 	.word	0x24000008
 8006dd8:	24000010 	.word	0x24000010

08006ddc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b089      	sub	sp, #36	@ 0x24
 8006de0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006de2:	4bb3      	ldr	r3, [pc, #716]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006de4:	691b      	ldr	r3, [r3, #16]
 8006de6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006dea:	2b18      	cmp	r3, #24
 8006dec:	f200 8155 	bhi.w	800709a <HAL_RCC_GetSysClockFreq+0x2be>
 8006df0:	a201      	add	r2, pc, #4	@ (adr r2, 8006df8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006df6:	bf00      	nop
 8006df8:	08006e5d 	.word	0x08006e5d
 8006dfc:	0800709b 	.word	0x0800709b
 8006e00:	0800709b 	.word	0x0800709b
 8006e04:	0800709b 	.word	0x0800709b
 8006e08:	0800709b 	.word	0x0800709b
 8006e0c:	0800709b 	.word	0x0800709b
 8006e10:	0800709b 	.word	0x0800709b
 8006e14:	0800709b 	.word	0x0800709b
 8006e18:	08006e83 	.word	0x08006e83
 8006e1c:	0800709b 	.word	0x0800709b
 8006e20:	0800709b 	.word	0x0800709b
 8006e24:	0800709b 	.word	0x0800709b
 8006e28:	0800709b 	.word	0x0800709b
 8006e2c:	0800709b 	.word	0x0800709b
 8006e30:	0800709b 	.word	0x0800709b
 8006e34:	0800709b 	.word	0x0800709b
 8006e38:	08006e89 	.word	0x08006e89
 8006e3c:	0800709b 	.word	0x0800709b
 8006e40:	0800709b 	.word	0x0800709b
 8006e44:	0800709b 	.word	0x0800709b
 8006e48:	0800709b 	.word	0x0800709b
 8006e4c:	0800709b 	.word	0x0800709b
 8006e50:	0800709b 	.word	0x0800709b
 8006e54:	0800709b 	.word	0x0800709b
 8006e58:	08006e8f 	.word	0x08006e8f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e5c:	4b94      	ldr	r3, [pc, #592]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f003 0320 	and.w	r3, r3, #32
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d009      	beq.n	8006e7c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006e68:	4b91      	ldr	r3, [pc, #580]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	08db      	lsrs	r3, r3, #3
 8006e6e:	f003 0303 	and.w	r3, r3, #3
 8006e72:	4a90      	ldr	r2, [pc, #576]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006e74:	fa22 f303 	lsr.w	r3, r2, r3
 8006e78:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006e7a:	e111      	b.n	80070a0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006e7c:	4b8d      	ldr	r3, [pc, #564]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006e7e:	61bb      	str	r3, [r7, #24]
      break;
 8006e80:	e10e      	b.n	80070a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006e82:	4b8d      	ldr	r3, [pc, #564]	@ (80070b8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006e84:	61bb      	str	r3, [r7, #24]
      break;
 8006e86:	e10b      	b.n	80070a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006e88:	4b8c      	ldr	r3, [pc, #560]	@ (80070bc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006e8a:	61bb      	str	r3, [r7, #24]
      break;
 8006e8c:	e108      	b.n	80070a0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006e8e:	4b88      	ldr	r3, [pc, #544]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e92:	f003 0303 	and.w	r3, r3, #3
 8006e96:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006e98:	4b85      	ldr	r3, [pc, #532]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e9c:	091b      	lsrs	r3, r3, #4
 8006e9e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ea2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006ea4:	4b82      	ldr	r3, [pc, #520]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ea8:	f003 0301 	and.w	r3, r3, #1
 8006eac:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006eae:	4b80      	ldr	r3, [pc, #512]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006eb2:	08db      	lsrs	r3, r3, #3
 8006eb4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006eb8:	68fa      	ldr	r2, [r7, #12]
 8006eba:	fb02 f303 	mul.w	r3, r2, r3
 8006ebe:	ee07 3a90 	vmov	s15, r3
 8006ec2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ec6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	f000 80e1 	beq.w	8007094 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	2b02      	cmp	r3, #2
 8006ed6:	f000 8083 	beq.w	8006fe0 <HAL_RCC_GetSysClockFreq+0x204>
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	2b02      	cmp	r3, #2
 8006ede:	f200 80a1 	bhi.w	8007024 <HAL_RCC_GetSysClockFreq+0x248>
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d003      	beq.n	8006ef0 <HAL_RCC_GetSysClockFreq+0x114>
 8006ee8:	697b      	ldr	r3, [r7, #20]
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	d056      	beq.n	8006f9c <HAL_RCC_GetSysClockFreq+0x1c0>
 8006eee:	e099      	b.n	8007024 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ef0:	4b6f      	ldr	r3, [pc, #444]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f003 0320 	and.w	r3, r3, #32
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d02d      	beq.n	8006f58 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006efc:	4b6c      	ldr	r3, [pc, #432]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	08db      	lsrs	r3, r3, #3
 8006f02:	f003 0303 	and.w	r3, r3, #3
 8006f06:	4a6b      	ldr	r2, [pc, #428]	@ (80070b4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006f08:	fa22 f303 	lsr.w	r3, r2, r3
 8006f0c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	ee07 3a90 	vmov	s15, r3
 8006f14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	ee07 3a90 	vmov	s15, r3
 8006f1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f26:	4b62      	ldr	r3, [pc, #392]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f2e:	ee07 3a90 	vmov	s15, r3
 8006f32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f36:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f3a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80070c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f52:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006f56:	e087      	b.n	8007068 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f58:	693b      	ldr	r3, [r7, #16]
 8006f5a:	ee07 3a90 	vmov	s15, r3
 8006f5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f62:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80070c4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006f66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f6a:	4b51      	ldr	r3, [pc, #324]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f72:	ee07 3a90 	vmov	s15, r3
 8006f76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f7a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f7e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80070c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f96:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006f9a:	e065      	b.n	8007068 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	ee07 3a90 	vmov	s15, r3
 8006fa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fa6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80070c8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006faa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fae:	4b40      	ldr	r3, [pc, #256]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fb6:	ee07 3a90 	vmov	s15, r3
 8006fba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fbe:	ed97 6a02 	vldr	s12, [r7, #8]
 8006fc2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80070c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006fc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fda:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006fde:	e043      	b.n	8007068 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	ee07 3a90 	vmov	s15, r3
 8006fe6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fea:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80070cc <HAL_RCC_GetSysClockFreq+0x2f0>
 8006fee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ff2:	4b2f      	ldr	r3, [pc, #188]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ff6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ffa:	ee07 3a90 	vmov	s15, r3
 8006ffe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007002:	ed97 6a02 	vldr	s12, [r7, #8]
 8007006:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80070c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800700a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800700e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007012:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007016:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800701a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800701e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007022:	e021      	b.n	8007068 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	ee07 3a90 	vmov	s15, r3
 800702a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800702e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80070c8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007032:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007036:	4b1e      	ldr	r3, [pc, #120]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800703a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800703e:	ee07 3a90 	vmov	s15, r3
 8007042:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007046:	ed97 6a02 	vldr	s12, [r7, #8]
 800704a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80070c0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800704e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007052:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007056:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800705a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800705e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007062:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007066:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007068:	4b11      	ldr	r3, [pc, #68]	@ (80070b0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800706a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800706c:	0a5b      	lsrs	r3, r3, #9
 800706e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007072:	3301      	adds	r3, #1
 8007074:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	ee07 3a90 	vmov	s15, r3
 800707c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007080:	edd7 6a07 	vldr	s13, [r7, #28]
 8007084:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007088:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800708c:	ee17 3a90 	vmov	r3, s15
 8007090:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8007092:	e005      	b.n	80070a0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007094:	2300      	movs	r3, #0
 8007096:	61bb      	str	r3, [r7, #24]
      break;
 8007098:	e002      	b.n	80070a0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800709a:	4b07      	ldr	r3, [pc, #28]	@ (80070b8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800709c:	61bb      	str	r3, [r7, #24]
      break;
 800709e:	bf00      	nop
  }

  return sysclockfreq;
 80070a0:	69bb      	ldr	r3, [r7, #24]
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3724      	adds	r7, #36	@ 0x24
 80070a6:	46bd      	mov	sp, r7
 80070a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ac:	4770      	bx	lr
 80070ae:	bf00      	nop
 80070b0:	58024400 	.word	0x58024400
 80070b4:	03d09000 	.word	0x03d09000
 80070b8:	003d0900 	.word	0x003d0900
 80070bc:	016e3600 	.word	0x016e3600
 80070c0:	46000000 	.word	0x46000000
 80070c4:	4c742400 	.word	0x4c742400
 80070c8:	4a742400 	.word	0x4a742400
 80070cc:	4bb71b00 	.word	0x4bb71b00

080070d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b082      	sub	sp, #8
 80070d4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80070d6:	f7ff fe81 	bl	8006ddc <HAL_RCC_GetSysClockFreq>
 80070da:	4602      	mov	r2, r0
 80070dc:	4b10      	ldr	r3, [pc, #64]	@ (8007120 <HAL_RCC_GetHCLKFreq+0x50>)
 80070de:	699b      	ldr	r3, [r3, #24]
 80070e0:	0a1b      	lsrs	r3, r3, #8
 80070e2:	f003 030f 	and.w	r3, r3, #15
 80070e6:	490f      	ldr	r1, [pc, #60]	@ (8007124 <HAL_RCC_GetHCLKFreq+0x54>)
 80070e8:	5ccb      	ldrb	r3, [r1, r3]
 80070ea:	f003 031f 	and.w	r3, r3, #31
 80070ee:	fa22 f303 	lsr.w	r3, r2, r3
 80070f2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80070f4:	4b0a      	ldr	r3, [pc, #40]	@ (8007120 <HAL_RCC_GetHCLKFreq+0x50>)
 80070f6:	699b      	ldr	r3, [r3, #24]
 80070f8:	f003 030f 	and.w	r3, r3, #15
 80070fc:	4a09      	ldr	r2, [pc, #36]	@ (8007124 <HAL_RCC_GetHCLKFreq+0x54>)
 80070fe:	5cd3      	ldrb	r3, [r2, r3]
 8007100:	f003 031f 	and.w	r3, r3, #31
 8007104:	687a      	ldr	r2, [r7, #4]
 8007106:	fa22 f303 	lsr.w	r3, r2, r3
 800710a:	4a07      	ldr	r2, [pc, #28]	@ (8007128 <HAL_RCC_GetHCLKFreq+0x58>)
 800710c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800710e:	4a07      	ldr	r2, [pc, #28]	@ (800712c <HAL_RCC_GetHCLKFreq+0x5c>)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007114:	4b04      	ldr	r3, [pc, #16]	@ (8007128 <HAL_RCC_GetHCLKFreq+0x58>)
 8007116:	681b      	ldr	r3, [r3, #0]
}
 8007118:	4618      	mov	r0, r3
 800711a:	3708      	adds	r7, #8
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}
 8007120:	58024400 	.word	0x58024400
 8007124:	0800baa4 	.word	0x0800baa4
 8007128:	2400000c 	.word	0x2400000c
 800712c:	24000008 	.word	0x24000008

08007130 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007134:	f7ff ffcc 	bl	80070d0 <HAL_RCC_GetHCLKFreq>
 8007138:	4602      	mov	r2, r0
 800713a:	4b06      	ldr	r3, [pc, #24]	@ (8007154 <HAL_RCC_GetPCLK1Freq+0x24>)
 800713c:	69db      	ldr	r3, [r3, #28]
 800713e:	091b      	lsrs	r3, r3, #4
 8007140:	f003 0307 	and.w	r3, r3, #7
 8007144:	4904      	ldr	r1, [pc, #16]	@ (8007158 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007146:	5ccb      	ldrb	r3, [r1, r3]
 8007148:	f003 031f 	and.w	r3, r3, #31
 800714c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007150:	4618      	mov	r0, r3
 8007152:	bd80      	pop	{r7, pc}
 8007154:	58024400 	.word	0x58024400
 8007158:	0800baa4 	.word	0x0800baa4

0800715c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007160:	f7ff ffb6 	bl	80070d0 <HAL_RCC_GetHCLKFreq>
 8007164:	4602      	mov	r2, r0
 8007166:	4b06      	ldr	r3, [pc, #24]	@ (8007180 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007168:	69db      	ldr	r3, [r3, #28]
 800716a:	0a1b      	lsrs	r3, r3, #8
 800716c:	f003 0307 	and.w	r3, r3, #7
 8007170:	4904      	ldr	r1, [pc, #16]	@ (8007184 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007172:	5ccb      	ldrb	r3, [r1, r3]
 8007174:	f003 031f 	and.w	r3, r3, #31
 8007178:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800717c:	4618      	mov	r0, r3
 800717e:	bd80      	pop	{r7, pc}
 8007180:	58024400 	.word	0x58024400
 8007184:	0800baa4 	.word	0x0800baa4

08007188 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007188:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800718c:	b0c6      	sub	sp, #280	@ 0x118
 800718e:	af00      	add	r7, sp, #0
 8007190:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007194:	2300      	movs	r3, #0
 8007196:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800719a:	2300      	movs	r3, #0
 800719c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80071a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071a8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80071ac:	2500      	movs	r5, #0
 80071ae:	ea54 0305 	orrs.w	r3, r4, r5
 80071b2:	d049      	beq.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80071b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071ba:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80071be:	d02f      	beq.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80071c0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80071c4:	d828      	bhi.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80071c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80071ca:	d01a      	beq.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80071cc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80071d0:	d822      	bhi.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d003      	beq.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x56>
 80071d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80071da:	d007      	beq.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x64>
 80071dc:	e01c      	b.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071de:	4bab      	ldr	r3, [pc, #684]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80071e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071e2:	4aaa      	ldr	r2, [pc, #680]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80071e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80071e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80071ea:	e01a      	b.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80071ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071f0:	3308      	adds	r3, #8
 80071f2:	2102      	movs	r1, #2
 80071f4:	4618      	mov	r0, r3
 80071f6:	f002 fa49 	bl	800968c <RCCEx_PLL2_Config>
 80071fa:	4603      	mov	r3, r0
 80071fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007200:	e00f      	b.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007202:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007206:	3328      	adds	r3, #40	@ 0x28
 8007208:	2102      	movs	r1, #2
 800720a:	4618      	mov	r0, r3
 800720c:	f002 faf0 	bl	80097f0 <RCCEx_PLL3_Config>
 8007210:	4603      	mov	r3, r0
 8007212:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007216:	e004      	b.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007218:	2301      	movs	r3, #1
 800721a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800721e:	e000      	b.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8007220:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007222:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007226:	2b00      	cmp	r3, #0
 8007228:	d10a      	bne.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800722a:	4b98      	ldr	r3, [pc, #608]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800722c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800722e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007232:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007236:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007238:	4a94      	ldr	r2, [pc, #592]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800723a:	430b      	orrs	r3, r1
 800723c:	6513      	str	r3, [r2, #80]	@ 0x50
 800723e:	e003      	b.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007240:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007244:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007248:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800724c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007250:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007254:	f04f 0900 	mov.w	r9, #0
 8007258:	ea58 0309 	orrs.w	r3, r8, r9
 800725c:	d047      	beq.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800725e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007264:	2b04      	cmp	r3, #4
 8007266:	d82a      	bhi.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007268:	a201      	add	r2, pc, #4	@ (adr r2, 8007270 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800726a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800726e:	bf00      	nop
 8007270:	08007285 	.word	0x08007285
 8007274:	08007293 	.word	0x08007293
 8007278:	080072a9 	.word	0x080072a9
 800727c:	080072c7 	.word	0x080072c7
 8007280:	080072c7 	.word	0x080072c7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007284:	4b81      	ldr	r3, [pc, #516]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007288:	4a80      	ldr	r2, [pc, #512]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800728a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800728e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007290:	e01a      	b.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007292:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007296:	3308      	adds	r3, #8
 8007298:	2100      	movs	r1, #0
 800729a:	4618      	mov	r0, r3
 800729c:	f002 f9f6 	bl	800968c <RCCEx_PLL2_Config>
 80072a0:	4603      	mov	r3, r0
 80072a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80072a6:	e00f      	b.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80072a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072ac:	3328      	adds	r3, #40	@ 0x28
 80072ae:	2100      	movs	r1, #0
 80072b0:	4618      	mov	r0, r3
 80072b2:	f002 fa9d 	bl	80097f0 <RCCEx_PLL3_Config>
 80072b6:	4603      	mov	r3, r0
 80072b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80072bc:	e004      	b.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072be:	2301      	movs	r3, #1
 80072c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80072c4:	e000      	b.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80072c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d10a      	bne.n	80072e6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80072d0:	4b6e      	ldr	r3, [pc, #440]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80072d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072d4:	f023 0107 	bic.w	r1, r3, #7
 80072d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072de:	4a6b      	ldr	r2, [pc, #428]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80072e0:	430b      	orrs	r3, r1
 80072e2:	6513      	str	r3, [r2, #80]	@ 0x50
 80072e4:	e003      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072e6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072ea:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80072ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f6:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 80072fa:	f04f 0b00 	mov.w	fp, #0
 80072fe:	ea5a 030b 	orrs.w	r3, sl, fp
 8007302:	d05b      	beq.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007304:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007308:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800730c:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007310:	d03b      	beq.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x202>
 8007312:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007316:	d834      	bhi.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007318:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800731c:	d037      	beq.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x206>
 800731e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007322:	d82e      	bhi.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007324:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007328:	d033      	beq.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800732a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800732e:	d828      	bhi.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007330:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007334:	d01a      	beq.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8007336:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800733a:	d822      	bhi.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800733c:	2b00      	cmp	r3, #0
 800733e:	d003      	beq.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8007340:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007344:	d007      	beq.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8007346:	e01c      	b.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007348:	4b50      	ldr	r3, [pc, #320]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800734a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800734c:	4a4f      	ldr	r2, [pc, #316]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800734e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007352:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007354:	e01e      	b.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007356:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800735a:	3308      	adds	r3, #8
 800735c:	2100      	movs	r1, #0
 800735e:	4618      	mov	r0, r3
 8007360:	f002 f994 	bl	800968c <RCCEx_PLL2_Config>
 8007364:	4603      	mov	r3, r0
 8007366:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800736a:	e013      	b.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800736c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007370:	3328      	adds	r3, #40	@ 0x28
 8007372:	2100      	movs	r1, #0
 8007374:	4618      	mov	r0, r3
 8007376:	f002 fa3b 	bl	80097f0 <RCCEx_PLL3_Config>
 800737a:	4603      	mov	r3, r0
 800737c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007380:	e008      	b.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007382:	2301      	movs	r3, #1
 8007384:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007388:	e004      	b.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800738a:	bf00      	nop
 800738c:	e002      	b.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800738e:	bf00      	nop
 8007390:	e000      	b.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007392:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007394:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007398:	2b00      	cmp	r3, #0
 800739a:	d10b      	bne.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800739c:	4b3b      	ldr	r3, [pc, #236]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800739e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073a0:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80073a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073a8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80073ac:	4a37      	ldr	r2, [pc, #220]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80073ae:	430b      	orrs	r3, r1
 80073b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80073b2:	e003      	b.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80073bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c4:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80073c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80073cc:	2300      	movs	r3, #0
 80073ce:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80073d2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80073d6:	460b      	mov	r3, r1
 80073d8:	4313      	orrs	r3, r2
 80073da:	d05d      	beq.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80073dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073e0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80073e4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80073e8:	d03b      	beq.n	8007462 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80073ea:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80073ee:	d834      	bhi.n	800745a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80073f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80073f4:	d037      	beq.n	8007466 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80073f6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80073fa:	d82e      	bhi.n	800745a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80073fc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007400:	d033      	beq.n	800746a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8007402:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007406:	d828      	bhi.n	800745a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007408:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800740c:	d01a      	beq.n	8007444 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800740e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007412:	d822      	bhi.n	800745a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007414:	2b00      	cmp	r3, #0
 8007416:	d003      	beq.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8007418:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800741c:	d007      	beq.n	800742e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800741e:	e01c      	b.n	800745a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007420:	4b1a      	ldr	r3, [pc, #104]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007424:	4a19      	ldr	r2, [pc, #100]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007426:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800742a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800742c:	e01e      	b.n	800746c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800742e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007432:	3308      	adds	r3, #8
 8007434:	2100      	movs	r1, #0
 8007436:	4618      	mov	r0, r3
 8007438:	f002 f928 	bl	800968c <RCCEx_PLL2_Config>
 800743c:	4603      	mov	r3, r0
 800743e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007442:	e013      	b.n	800746c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007444:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007448:	3328      	adds	r3, #40	@ 0x28
 800744a:	2100      	movs	r1, #0
 800744c:	4618      	mov	r0, r3
 800744e:	f002 f9cf 	bl	80097f0 <RCCEx_PLL3_Config>
 8007452:	4603      	mov	r3, r0
 8007454:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007458:	e008      	b.n	800746c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800745a:	2301      	movs	r3, #1
 800745c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007460:	e004      	b.n	800746c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8007462:	bf00      	nop
 8007464:	e002      	b.n	800746c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8007466:	bf00      	nop
 8007468:	e000      	b.n	800746c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800746a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800746c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007470:	2b00      	cmp	r3, #0
 8007472:	d10d      	bne.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007474:	4b05      	ldr	r3, [pc, #20]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007478:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800747c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007480:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007484:	4a01      	ldr	r2, [pc, #4]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007486:	430b      	orrs	r3, r1
 8007488:	6593      	str	r3, [r2, #88]	@ 0x58
 800748a:	e005      	b.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800748c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007490:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007494:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007498:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800749c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074a0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80074a4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80074a8:	2300      	movs	r3, #0
 80074aa:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80074ae:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80074b2:	460b      	mov	r3, r1
 80074b4:	4313      	orrs	r3, r2
 80074b6:	d03a      	beq.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80074b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074be:	2b30      	cmp	r3, #48	@ 0x30
 80074c0:	d01f      	beq.n	8007502 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80074c2:	2b30      	cmp	r3, #48	@ 0x30
 80074c4:	d819      	bhi.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x372>
 80074c6:	2b20      	cmp	r3, #32
 80074c8:	d00c      	beq.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80074ca:	2b20      	cmp	r3, #32
 80074cc:	d815      	bhi.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x372>
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d019      	beq.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80074d2:	2b10      	cmp	r3, #16
 80074d4:	d111      	bne.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074d6:	4baa      	ldr	r3, [pc, #680]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80074d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074da:	4aa9      	ldr	r2, [pc, #676]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80074dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80074e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80074e2:	e011      	b.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80074e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074e8:	3308      	adds	r3, #8
 80074ea:	2102      	movs	r1, #2
 80074ec:	4618      	mov	r0, r3
 80074ee:	f002 f8cd 	bl	800968c <RCCEx_PLL2_Config>
 80074f2:	4603      	mov	r3, r0
 80074f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80074f8:	e006      	b.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80074fa:	2301      	movs	r3, #1
 80074fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007500:	e002      	b.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8007502:	bf00      	nop
 8007504:	e000      	b.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8007506:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007508:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800750c:	2b00      	cmp	r3, #0
 800750e:	d10a      	bne.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007510:	4b9b      	ldr	r3, [pc, #620]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007512:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007514:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007518:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800751c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800751e:	4a98      	ldr	r2, [pc, #608]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007520:	430b      	orrs	r3, r1
 8007522:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007524:	e003      	b.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007526:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800752a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800752e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007536:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800753a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800753e:	2300      	movs	r3, #0
 8007540:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007544:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007548:	460b      	mov	r3, r1
 800754a:	4313      	orrs	r3, r2
 800754c:	d051      	beq.n	80075f2 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800754e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007552:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007554:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007558:	d035      	beq.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800755a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800755e:	d82e      	bhi.n	80075be <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007560:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007564:	d031      	beq.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x442>
 8007566:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800756a:	d828      	bhi.n	80075be <HAL_RCCEx_PeriphCLKConfig+0x436>
 800756c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007570:	d01a      	beq.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8007572:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007576:	d822      	bhi.n	80075be <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007578:	2b00      	cmp	r3, #0
 800757a:	d003      	beq.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800757c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007580:	d007      	beq.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8007582:	e01c      	b.n	80075be <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007584:	4b7e      	ldr	r3, [pc, #504]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007588:	4a7d      	ldr	r2, [pc, #500]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800758a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800758e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007590:	e01c      	b.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007592:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007596:	3308      	adds	r3, #8
 8007598:	2100      	movs	r1, #0
 800759a:	4618      	mov	r0, r3
 800759c:	f002 f876 	bl	800968c <RCCEx_PLL2_Config>
 80075a0:	4603      	mov	r3, r0
 80075a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80075a6:	e011      	b.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80075a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075ac:	3328      	adds	r3, #40	@ 0x28
 80075ae:	2100      	movs	r1, #0
 80075b0:	4618      	mov	r0, r3
 80075b2:	f002 f91d 	bl	80097f0 <RCCEx_PLL3_Config>
 80075b6:	4603      	mov	r3, r0
 80075b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80075bc:	e006      	b.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075be:	2301      	movs	r3, #1
 80075c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80075c4:	e002      	b.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80075c6:	bf00      	nop
 80075c8:	e000      	b.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80075ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d10a      	bne.n	80075ea <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80075d4:	4b6a      	ldr	r3, [pc, #424]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80075d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075d8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80075dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075e2:	4a67      	ldr	r2, [pc, #412]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80075e4:	430b      	orrs	r3, r1
 80075e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80075e8:	e003      	b.n	80075f2 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075ea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075ee:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80075f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075fa:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80075fe:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007602:	2300      	movs	r3, #0
 8007604:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007608:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800760c:	460b      	mov	r3, r1
 800760e:	4313      	orrs	r3, r2
 8007610:	d053      	beq.n	80076ba <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8007612:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007616:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007618:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800761c:	d033      	beq.n	8007686 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800761e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007622:	d82c      	bhi.n	800767e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007624:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007628:	d02f      	beq.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x502>
 800762a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800762e:	d826      	bhi.n	800767e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007630:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007634:	d02b      	beq.n	800768e <HAL_RCCEx_PeriphCLKConfig+0x506>
 8007636:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800763a:	d820      	bhi.n	800767e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800763c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007640:	d012      	beq.n	8007668 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8007642:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007646:	d81a      	bhi.n	800767e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007648:	2b00      	cmp	r3, #0
 800764a:	d022      	beq.n	8007692 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800764c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007650:	d115      	bne.n	800767e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007652:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007656:	3308      	adds	r3, #8
 8007658:	2101      	movs	r1, #1
 800765a:	4618      	mov	r0, r3
 800765c:	f002 f816 	bl	800968c <RCCEx_PLL2_Config>
 8007660:	4603      	mov	r3, r0
 8007662:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007666:	e015      	b.n	8007694 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007668:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800766c:	3328      	adds	r3, #40	@ 0x28
 800766e:	2101      	movs	r1, #1
 8007670:	4618      	mov	r0, r3
 8007672:	f002 f8bd 	bl	80097f0 <RCCEx_PLL3_Config>
 8007676:	4603      	mov	r3, r0
 8007678:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800767c:	e00a      	b.n	8007694 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800767e:	2301      	movs	r3, #1
 8007680:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007684:	e006      	b.n	8007694 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007686:	bf00      	nop
 8007688:	e004      	b.n	8007694 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800768a:	bf00      	nop
 800768c:	e002      	b.n	8007694 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800768e:	bf00      	nop
 8007690:	e000      	b.n	8007694 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007692:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007694:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007698:	2b00      	cmp	r3, #0
 800769a:	d10a      	bne.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800769c:	4b38      	ldr	r3, [pc, #224]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800769e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076a0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80076a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076aa:	4a35      	ldr	r2, [pc, #212]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80076ac:	430b      	orrs	r3, r1
 80076ae:	6513      	str	r3, [r2, #80]	@ 0x50
 80076b0:	e003      	b.n	80076ba <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076b2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076b6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80076ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076c2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80076c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80076ca:	2300      	movs	r3, #0
 80076cc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80076d0:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80076d4:	460b      	mov	r3, r1
 80076d6:	4313      	orrs	r3, r2
 80076d8:	d058      	beq.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80076da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80076e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80076e6:	d033      	beq.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80076e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80076ec:	d82c      	bhi.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80076ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076f2:	d02f      	beq.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80076f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076f8:	d826      	bhi.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80076fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80076fe:	d02b      	beq.n	8007758 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8007700:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007704:	d820      	bhi.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007706:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800770a:	d012      	beq.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800770c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007710:	d81a      	bhi.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007712:	2b00      	cmp	r3, #0
 8007714:	d022      	beq.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007716:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800771a:	d115      	bne.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800771c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007720:	3308      	adds	r3, #8
 8007722:	2101      	movs	r1, #1
 8007724:	4618      	mov	r0, r3
 8007726:	f001 ffb1 	bl	800968c <RCCEx_PLL2_Config>
 800772a:	4603      	mov	r3, r0
 800772c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007730:	e015      	b.n	800775e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007732:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007736:	3328      	adds	r3, #40	@ 0x28
 8007738:	2101      	movs	r1, #1
 800773a:	4618      	mov	r0, r3
 800773c:	f002 f858 	bl	80097f0 <RCCEx_PLL3_Config>
 8007740:	4603      	mov	r3, r0
 8007742:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007746:	e00a      	b.n	800775e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8007748:	2301      	movs	r3, #1
 800774a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800774e:	e006      	b.n	800775e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007750:	bf00      	nop
 8007752:	e004      	b.n	800775e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007754:	bf00      	nop
 8007756:	e002      	b.n	800775e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007758:	bf00      	nop
 800775a:	e000      	b.n	800775e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800775c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800775e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007762:	2b00      	cmp	r3, #0
 8007764:	d10e      	bne.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007766:	4b06      	ldr	r3, [pc, #24]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007768:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800776a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800776e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007772:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007776:	4a02      	ldr	r2, [pc, #8]	@ (8007780 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007778:	430b      	orrs	r3, r1
 800777a:	6593      	str	r3, [r2, #88]	@ 0x58
 800777c:	e006      	b.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x604>
 800777e:	bf00      	nop
 8007780:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007784:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007788:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800778c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007794:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007798:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800779c:	2300      	movs	r3, #0
 800779e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80077a2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80077a6:	460b      	mov	r3, r1
 80077a8:	4313      	orrs	r3, r2
 80077aa:	d037      	beq.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80077ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077b6:	d00e      	beq.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80077b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077bc:	d816      	bhi.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x664>
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d018      	beq.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80077c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80077c6:	d111      	bne.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077c8:	4bc4      	ldr	r3, [pc, #784]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80077ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077cc:	4ac3      	ldr	r2, [pc, #780]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80077ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80077d4:	e00f      	b.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80077d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077da:	3308      	adds	r3, #8
 80077dc:	2101      	movs	r1, #1
 80077de:	4618      	mov	r0, r3
 80077e0:	f001 ff54 	bl	800968c <RCCEx_PLL2_Config>
 80077e4:	4603      	mov	r3, r0
 80077e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80077ea:	e004      	b.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077ec:	2301      	movs	r3, #1
 80077ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80077f2:	e000      	b.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 80077f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d10a      	bne.n	8007814 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80077fe:	4bb7      	ldr	r3, [pc, #732]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007800:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007802:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007806:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800780a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800780c:	4ab3      	ldr	r2, [pc, #716]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800780e:	430b      	orrs	r3, r1
 8007810:	6513      	str	r3, [r2, #80]	@ 0x50
 8007812:	e003      	b.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007814:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007818:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800781c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007824:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007828:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800782c:	2300      	movs	r3, #0
 800782e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007832:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8007836:	460b      	mov	r3, r1
 8007838:	4313      	orrs	r3, r2
 800783a:	d039      	beq.n	80078b0 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800783c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007840:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007842:	2b03      	cmp	r3, #3
 8007844:	d81c      	bhi.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8007846:	a201      	add	r2, pc, #4	@ (adr r2, 800784c <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8007848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800784c:	08007889 	.word	0x08007889
 8007850:	0800785d 	.word	0x0800785d
 8007854:	0800786b 	.word	0x0800786b
 8007858:	08007889 	.word	0x08007889
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800785c:	4b9f      	ldr	r3, [pc, #636]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800785e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007860:	4a9e      	ldr	r2, [pc, #632]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007862:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007866:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007868:	e00f      	b.n	800788a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800786a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800786e:	3308      	adds	r3, #8
 8007870:	2102      	movs	r1, #2
 8007872:	4618      	mov	r0, r3
 8007874:	f001 ff0a 	bl	800968c <RCCEx_PLL2_Config>
 8007878:	4603      	mov	r3, r0
 800787a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800787e:	e004      	b.n	800788a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007880:	2301      	movs	r3, #1
 8007882:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007886:	e000      	b.n	800788a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8007888:	bf00      	nop
    }

    if (ret == HAL_OK)
 800788a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800788e:	2b00      	cmp	r3, #0
 8007890:	d10a      	bne.n	80078a8 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007892:	4b92      	ldr	r3, [pc, #584]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007896:	f023 0103 	bic.w	r1, r3, #3
 800789a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800789e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078a0:	4a8e      	ldr	r2, [pc, #568]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078a2:	430b      	orrs	r3, r1
 80078a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80078a6:	e003      	b.n	80078b0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80078b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078b8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80078bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80078c0:	2300      	movs	r3, #0
 80078c2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80078c6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80078ca:	460b      	mov	r3, r1
 80078cc:	4313      	orrs	r3, r2
 80078ce:	f000 8099 	beq.w	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80078d2:	4b83      	ldr	r3, [pc, #524]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a82      	ldr	r2, [pc, #520]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80078d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078dc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80078de:	f7fb f82f 	bl	8002940 <HAL_GetTick>
 80078e2:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80078e6:	e00b      	b.n	8007900 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078e8:	f7fb f82a 	bl	8002940 <HAL_GetTick>
 80078ec:	4602      	mov	r2, r0
 80078ee:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80078f2:	1ad3      	subs	r3, r2, r3
 80078f4:	2b64      	cmp	r3, #100	@ 0x64
 80078f6:	d903      	bls.n	8007900 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80078f8:	2303      	movs	r3, #3
 80078fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80078fe:	e005      	b.n	800790c <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007900:	4b77      	ldr	r3, [pc, #476]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007908:	2b00      	cmp	r3, #0
 800790a:	d0ed      	beq.n	80078e8 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800790c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007910:	2b00      	cmp	r3, #0
 8007912:	d173      	bne.n	80079fc <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007914:	4b71      	ldr	r3, [pc, #452]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007916:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007918:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800791c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007920:	4053      	eors	r3, r2
 8007922:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007926:	2b00      	cmp	r3, #0
 8007928:	d015      	beq.n	8007956 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800792a:	4b6c      	ldr	r3, [pc, #432]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800792c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800792e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007932:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007936:	4b69      	ldr	r3, [pc, #420]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007938:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800793a:	4a68      	ldr	r2, [pc, #416]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800793c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007940:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007942:	4b66      	ldr	r3, [pc, #408]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007944:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007946:	4a65      	ldr	r2, [pc, #404]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007948:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800794c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800794e:	4a63      	ldr	r2, [pc, #396]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007950:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007954:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007956:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800795a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800795e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007962:	d118      	bne.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007964:	f7fa ffec 	bl	8002940 <HAL_GetTick>
 8007968:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800796c:	e00d      	b.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800796e:	f7fa ffe7 	bl	8002940 <HAL_GetTick>
 8007972:	4602      	mov	r2, r0
 8007974:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007978:	1ad2      	subs	r2, r2, r3
 800797a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800797e:	429a      	cmp	r2, r3
 8007980:	d903      	bls.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8007982:	2303      	movs	r3, #3
 8007984:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8007988:	e005      	b.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800798a:	4b54      	ldr	r3, [pc, #336]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800798c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800798e:	f003 0302 	and.w	r3, r3, #2
 8007992:	2b00      	cmp	r3, #0
 8007994:	d0eb      	beq.n	800796e <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8007996:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800799a:	2b00      	cmp	r3, #0
 800799c:	d129      	bne.n	80079f2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800799e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079a2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80079a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80079aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80079ae:	d10e      	bne.n	80079ce <HAL_RCCEx_PeriphCLKConfig+0x846>
 80079b0:	4b4a      	ldr	r3, [pc, #296]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80079b2:	691b      	ldr	r3, [r3, #16]
 80079b4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80079b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079bc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80079c0:	091a      	lsrs	r2, r3, #4
 80079c2:	4b48      	ldr	r3, [pc, #288]	@ (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80079c4:	4013      	ands	r3, r2
 80079c6:	4a45      	ldr	r2, [pc, #276]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80079c8:	430b      	orrs	r3, r1
 80079ca:	6113      	str	r3, [r2, #16]
 80079cc:	e005      	b.n	80079da <HAL_RCCEx_PeriphCLKConfig+0x852>
 80079ce:	4b43      	ldr	r3, [pc, #268]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80079d0:	691b      	ldr	r3, [r3, #16]
 80079d2:	4a42      	ldr	r2, [pc, #264]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80079d4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80079d8:	6113      	str	r3, [r2, #16]
 80079da:	4b40      	ldr	r3, [pc, #256]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80079dc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80079de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079e2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80079e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80079ea:	4a3c      	ldr	r2, [pc, #240]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80079ec:	430b      	orrs	r3, r1
 80079ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80079f0:	e008      	b.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80079f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079f6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80079fa:	e003      	b.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a00:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007a04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a0c:	f002 0301 	and.w	r3, r2, #1
 8007a10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007a14:	2300      	movs	r3, #0
 8007a16:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007a1a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007a1e:	460b      	mov	r3, r1
 8007a20:	4313      	orrs	r3, r2
 8007a22:	f000 808f 	beq.w	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007a26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a2c:	2b28      	cmp	r3, #40	@ 0x28
 8007a2e:	d871      	bhi.n	8007b14 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8007a30:	a201      	add	r2, pc, #4	@ (adr r2, 8007a38 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8007a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a36:	bf00      	nop
 8007a38:	08007b1d 	.word	0x08007b1d
 8007a3c:	08007b15 	.word	0x08007b15
 8007a40:	08007b15 	.word	0x08007b15
 8007a44:	08007b15 	.word	0x08007b15
 8007a48:	08007b15 	.word	0x08007b15
 8007a4c:	08007b15 	.word	0x08007b15
 8007a50:	08007b15 	.word	0x08007b15
 8007a54:	08007b15 	.word	0x08007b15
 8007a58:	08007ae9 	.word	0x08007ae9
 8007a5c:	08007b15 	.word	0x08007b15
 8007a60:	08007b15 	.word	0x08007b15
 8007a64:	08007b15 	.word	0x08007b15
 8007a68:	08007b15 	.word	0x08007b15
 8007a6c:	08007b15 	.word	0x08007b15
 8007a70:	08007b15 	.word	0x08007b15
 8007a74:	08007b15 	.word	0x08007b15
 8007a78:	08007aff 	.word	0x08007aff
 8007a7c:	08007b15 	.word	0x08007b15
 8007a80:	08007b15 	.word	0x08007b15
 8007a84:	08007b15 	.word	0x08007b15
 8007a88:	08007b15 	.word	0x08007b15
 8007a8c:	08007b15 	.word	0x08007b15
 8007a90:	08007b15 	.word	0x08007b15
 8007a94:	08007b15 	.word	0x08007b15
 8007a98:	08007b1d 	.word	0x08007b1d
 8007a9c:	08007b15 	.word	0x08007b15
 8007aa0:	08007b15 	.word	0x08007b15
 8007aa4:	08007b15 	.word	0x08007b15
 8007aa8:	08007b15 	.word	0x08007b15
 8007aac:	08007b15 	.word	0x08007b15
 8007ab0:	08007b15 	.word	0x08007b15
 8007ab4:	08007b15 	.word	0x08007b15
 8007ab8:	08007b1d 	.word	0x08007b1d
 8007abc:	08007b15 	.word	0x08007b15
 8007ac0:	08007b15 	.word	0x08007b15
 8007ac4:	08007b15 	.word	0x08007b15
 8007ac8:	08007b15 	.word	0x08007b15
 8007acc:	08007b15 	.word	0x08007b15
 8007ad0:	08007b15 	.word	0x08007b15
 8007ad4:	08007b15 	.word	0x08007b15
 8007ad8:	08007b1d 	.word	0x08007b1d
 8007adc:	58024400 	.word	0x58024400
 8007ae0:	58024800 	.word	0x58024800
 8007ae4:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007ae8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007aec:	3308      	adds	r3, #8
 8007aee:	2101      	movs	r1, #1
 8007af0:	4618      	mov	r0, r3
 8007af2:	f001 fdcb 	bl	800968c <RCCEx_PLL2_Config>
 8007af6:	4603      	mov	r3, r0
 8007af8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007afc:	e00f      	b.n	8007b1e <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007afe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b02:	3328      	adds	r3, #40	@ 0x28
 8007b04:	2101      	movs	r1, #1
 8007b06:	4618      	mov	r0, r3
 8007b08:	f001 fe72 	bl	80097f0 <RCCEx_PLL3_Config>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007b12:	e004      	b.n	8007b1e <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b14:	2301      	movs	r3, #1
 8007b16:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007b1a:	e000      	b.n	8007b1e <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8007b1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b1e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d10a      	bne.n	8007b3c <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007b26:	4bbf      	ldr	r3, [pc, #764]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007b28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b2a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007b2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b32:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b34:	4abb      	ldr	r2, [pc, #748]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007b36:	430b      	orrs	r3, r1
 8007b38:	6553      	str	r3, [r2, #84]	@ 0x54
 8007b3a:	e003      	b.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b40:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007b44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b4c:	f002 0302 	and.w	r3, r2, #2
 8007b50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007b54:	2300      	movs	r3, #0
 8007b56:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007b5a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007b5e:	460b      	mov	r3, r1
 8007b60:	4313      	orrs	r3, r2
 8007b62:	d041      	beq.n	8007be8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007b64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b6a:	2b05      	cmp	r3, #5
 8007b6c:	d824      	bhi.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8007b6e:	a201      	add	r2, pc, #4	@ (adr r2, 8007b74 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8007b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b74:	08007bc1 	.word	0x08007bc1
 8007b78:	08007b8d 	.word	0x08007b8d
 8007b7c:	08007ba3 	.word	0x08007ba3
 8007b80:	08007bc1 	.word	0x08007bc1
 8007b84:	08007bc1 	.word	0x08007bc1
 8007b88:	08007bc1 	.word	0x08007bc1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007b8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b90:	3308      	adds	r3, #8
 8007b92:	2101      	movs	r1, #1
 8007b94:	4618      	mov	r0, r3
 8007b96:	f001 fd79 	bl	800968c <RCCEx_PLL2_Config>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007ba0:	e00f      	b.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007ba2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ba6:	3328      	adds	r3, #40	@ 0x28
 8007ba8:	2101      	movs	r1, #1
 8007baa:	4618      	mov	r0, r3
 8007bac:	f001 fe20 	bl	80097f0 <RCCEx_PLL3_Config>
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007bb6:	e004      	b.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007bb8:	2301      	movs	r3, #1
 8007bba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007bbe:	e000      	b.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8007bc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007bc2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d10a      	bne.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007bca:	4b96      	ldr	r3, [pc, #600]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007bcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bce:	f023 0107 	bic.w	r1, r3, #7
 8007bd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007bd8:	4a92      	ldr	r2, [pc, #584]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007bda:	430b      	orrs	r3, r1
 8007bdc:	6553      	str	r3, [r2, #84]	@ 0x54
 8007bde:	e003      	b.n	8007be8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007be0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007be4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007be8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf0:	f002 0304 	and.w	r3, r2, #4
 8007bf4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007bfe:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007c02:	460b      	mov	r3, r1
 8007c04:	4313      	orrs	r3, r2
 8007c06:	d044      	beq.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007c08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c10:	2b05      	cmp	r3, #5
 8007c12:	d825      	bhi.n	8007c60 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8007c14:	a201      	add	r2, pc, #4	@ (adr r2, 8007c1c <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8007c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c1a:	bf00      	nop
 8007c1c:	08007c69 	.word	0x08007c69
 8007c20:	08007c35 	.word	0x08007c35
 8007c24:	08007c4b 	.word	0x08007c4b
 8007c28:	08007c69 	.word	0x08007c69
 8007c2c:	08007c69 	.word	0x08007c69
 8007c30:	08007c69 	.word	0x08007c69
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007c34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c38:	3308      	adds	r3, #8
 8007c3a:	2101      	movs	r1, #1
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	f001 fd25 	bl	800968c <RCCEx_PLL2_Config>
 8007c42:	4603      	mov	r3, r0
 8007c44:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007c48:	e00f      	b.n	8007c6a <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007c4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c4e:	3328      	adds	r3, #40	@ 0x28
 8007c50:	2101      	movs	r1, #1
 8007c52:	4618      	mov	r0, r3
 8007c54:	f001 fdcc 	bl	80097f0 <RCCEx_PLL3_Config>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007c5e:	e004      	b.n	8007c6a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c60:	2301      	movs	r3, #1
 8007c62:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007c66:	e000      	b.n	8007c6a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8007c68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c6a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d10b      	bne.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007c72:	4b6c      	ldr	r3, [pc, #432]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c76:	f023 0107 	bic.w	r1, r3, #7
 8007c7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c82:	4a68      	ldr	r2, [pc, #416]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007c84:	430b      	orrs	r3, r1
 8007c86:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c88:	e003      	b.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c8a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c8e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007c92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c9a:	f002 0320 	and.w	r3, r2, #32
 8007c9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007ca8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007cac:	460b      	mov	r3, r1
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	d055      	beq.n	8007d5e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007cb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007cba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007cbe:	d033      	beq.n	8007d28 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8007cc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007cc4:	d82c      	bhi.n	8007d20 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cca:	d02f      	beq.n	8007d2c <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8007ccc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cd0:	d826      	bhi.n	8007d20 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007cd2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007cd6:	d02b      	beq.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8007cd8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007cdc:	d820      	bhi.n	8007d20 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007cde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ce2:	d012      	beq.n	8007d0a <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8007ce4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ce8:	d81a      	bhi.n	8007d20 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d022      	beq.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8007cee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007cf2:	d115      	bne.n	8007d20 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007cf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cf8:	3308      	adds	r3, #8
 8007cfa:	2100      	movs	r1, #0
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	f001 fcc5 	bl	800968c <RCCEx_PLL2_Config>
 8007d02:	4603      	mov	r3, r0
 8007d04:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007d08:	e015      	b.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007d0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d0e:	3328      	adds	r3, #40	@ 0x28
 8007d10:	2102      	movs	r1, #2
 8007d12:	4618      	mov	r0, r3
 8007d14:	f001 fd6c 	bl	80097f0 <RCCEx_PLL3_Config>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007d1e:	e00a      	b.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d20:	2301      	movs	r3, #1
 8007d22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007d26:	e006      	b.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007d28:	bf00      	nop
 8007d2a:	e004      	b.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007d2c:	bf00      	nop
 8007d2e:	e002      	b.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007d30:	bf00      	nop
 8007d32:	e000      	b.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007d34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d36:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d10b      	bne.n	8007d56 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007d3e:	4b39      	ldr	r3, [pc, #228]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007d40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d42:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007d46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d4e:	4a35      	ldr	r2, [pc, #212]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007d50:	430b      	orrs	r3, r1
 8007d52:	6553      	str	r3, [r2, #84]	@ 0x54
 8007d54:	e003      	b.n	8007d5e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d56:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d5a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007d5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d66:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007d6a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007d6e:	2300      	movs	r3, #0
 8007d70:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007d74:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007d78:	460b      	mov	r3, r1
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	d058      	beq.n	8007e30 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007d7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d82:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007d86:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007d8a:	d033      	beq.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8007d8c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007d90:	d82c      	bhi.n	8007dec <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007d92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d96:	d02f      	beq.n	8007df8 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8007d98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d9c:	d826      	bhi.n	8007dec <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007d9e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007da2:	d02b      	beq.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8007da4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007da8:	d820      	bhi.n	8007dec <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007daa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007dae:	d012      	beq.n	8007dd6 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8007db0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007db4:	d81a      	bhi.n	8007dec <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d022      	beq.n	8007e00 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8007dba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007dbe:	d115      	bne.n	8007dec <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007dc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dc4:	3308      	adds	r3, #8
 8007dc6:	2100      	movs	r1, #0
 8007dc8:	4618      	mov	r0, r3
 8007dca:	f001 fc5f 	bl	800968c <RCCEx_PLL2_Config>
 8007dce:	4603      	mov	r3, r0
 8007dd0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007dd4:	e015      	b.n	8007e02 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007dd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dda:	3328      	adds	r3, #40	@ 0x28
 8007ddc:	2102      	movs	r1, #2
 8007dde:	4618      	mov	r0, r3
 8007de0:	f001 fd06 	bl	80097f0 <RCCEx_PLL3_Config>
 8007de4:	4603      	mov	r3, r0
 8007de6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007dea:	e00a      	b.n	8007e02 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007dec:	2301      	movs	r3, #1
 8007dee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007df2:	e006      	b.n	8007e02 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007df4:	bf00      	nop
 8007df6:	e004      	b.n	8007e02 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007df8:	bf00      	nop
 8007dfa:	e002      	b.n	8007e02 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007dfc:	bf00      	nop
 8007dfe:	e000      	b.n	8007e02 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007e00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e02:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d10e      	bne.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007e0a:	4b06      	ldr	r3, [pc, #24]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e0e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007e12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e16:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007e1a:	4a02      	ldr	r2, [pc, #8]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007e1c:	430b      	orrs	r3, r1
 8007e1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007e20:	e006      	b.n	8007e30 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8007e22:	bf00      	nop
 8007e24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e2c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007e30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e38:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007e3c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007e40:	2300      	movs	r3, #0
 8007e42:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007e46:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007e4a:	460b      	mov	r3, r1
 8007e4c:	4313      	orrs	r3, r2
 8007e4e:	d055      	beq.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007e50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e54:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007e58:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007e5c:	d033      	beq.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8007e5e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007e62:	d82c      	bhi.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007e64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e68:	d02f      	beq.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8007e6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e6e:	d826      	bhi.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007e70:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007e74:	d02b      	beq.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8007e76:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007e7a:	d820      	bhi.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007e7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e80:	d012      	beq.n	8007ea8 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8007e82:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e86:	d81a      	bhi.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d022      	beq.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007e8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e90:	d115      	bne.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007e92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e96:	3308      	adds	r3, #8
 8007e98:	2100      	movs	r1, #0
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f001 fbf6 	bl	800968c <RCCEx_PLL2_Config>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007ea6:	e015      	b.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007ea8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eac:	3328      	adds	r3, #40	@ 0x28
 8007eae:	2102      	movs	r1, #2
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	f001 fc9d 	bl	80097f0 <RCCEx_PLL3_Config>
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007ebc:	e00a      	b.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007ec4:	e006      	b.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007ec6:	bf00      	nop
 8007ec8:	e004      	b.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007eca:	bf00      	nop
 8007ecc:	e002      	b.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007ece:	bf00      	nop
 8007ed0:	e000      	b.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007ed2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ed4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d10b      	bne.n	8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007edc:	4ba0      	ldr	r3, [pc, #640]	@ (8008160 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ee0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007ee4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ee8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007eec:	4a9c      	ldr	r2, [pc, #624]	@ (8008160 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007eee:	430b      	orrs	r3, r1
 8007ef0:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ef2:	e003      	b.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ef4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ef8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8007efc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f04:	f002 0308 	and.w	r3, r2, #8
 8007f08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007f12:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007f16:	460b      	mov	r3, r1
 8007f18:	4313      	orrs	r3, r2
 8007f1a:	d01e      	beq.n	8007f5a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8007f1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f28:	d10c      	bne.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007f2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f2e:	3328      	adds	r3, #40	@ 0x28
 8007f30:	2102      	movs	r1, #2
 8007f32:	4618      	mov	r0, r3
 8007f34:	f001 fc5c 	bl	80097f0 <RCCEx_PLL3_Config>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d002      	beq.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8007f3e:	2301      	movs	r3, #1
 8007f40:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8007f44:	4b86      	ldr	r3, [pc, #536]	@ (8008160 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f48:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007f4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f54:	4a82      	ldr	r2, [pc, #520]	@ (8008160 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f56:	430b      	orrs	r3, r1
 8007f58:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007f5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f62:	f002 0310 	and.w	r3, r2, #16
 8007f66:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007f70:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007f74:	460b      	mov	r3, r1
 8007f76:	4313      	orrs	r3, r2
 8007f78:	d01e      	beq.n	8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007f7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f86:	d10c      	bne.n	8007fa2 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007f88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f8c:	3328      	adds	r3, #40	@ 0x28
 8007f8e:	2102      	movs	r1, #2
 8007f90:	4618      	mov	r0, r3
 8007f92:	f001 fc2d 	bl	80097f0 <RCCEx_PLL3_Config>
 8007f96:	4603      	mov	r3, r0
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d002      	beq.n	8007fa2 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007fa2:	4b6f      	ldr	r3, [pc, #444]	@ (8008160 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007fa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fa6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007faa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007fb2:	4a6b      	ldr	r2, [pc, #428]	@ (8008160 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007fb4:	430b      	orrs	r3, r1
 8007fb6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007fb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007fc4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007fca:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007fce:	460b      	mov	r3, r1
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	d03e      	beq.n	8008052 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007fd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fd8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007fdc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007fe0:	d022      	beq.n	8008028 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8007fe2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007fe6:	d81b      	bhi.n	8008020 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d003      	beq.n	8007ff4 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8007fec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ff0:	d00b      	beq.n	800800a <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8007ff2:	e015      	b.n	8008020 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ff4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ff8:	3308      	adds	r3, #8
 8007ffa:	2100      	movs	r1, #0
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	f001 fb45 	bl	800968c <RCCEx_PLL2_Config>
 8008002:	4603      	mov	r3, r0
 8008004:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008008:	e00f      	b.n	800802a <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800800a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800800e:	3328      	adds	r3, #40	@ 0x28
 8008010:	2102      	movs	r1, #2
 8008012:	4618      	mov	r0, r3
 8008014:	f001 fbec 	bl	80097f0 <RCCEx_PLL3_Config>
 8008018:	4603      	mov	r3, r0
 800801a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800801e:	e004      	b.n	800802a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008020:	2301      	movs	r3, #1
 8008022:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008026:	e000      	b.n	800802a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8008028:	bf00      	nop
    }

    if (ret == HAL_OK)
 800802a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800802e:	2b00      	cmp	r3, #0
 8008030:	d10b      	bne.n	800804a <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008032:	4b4b      	ldr	r3, [pc, #300]	@ (8008160 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008036:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800803a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800803e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008042:	4a47      	ldr	r2, [pc, #284]	@ (8008160 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008044:	430b      	orrs	r3, r1
 8008046:	6593      	str	r3, [r2, #88]	@ 0x58
 8008048:	e003      	b.n	8008052 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800804a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800804e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008052:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800805a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800805e:	673b      	str	r3, [r7, #112]	@ 0x70
 8008060:	2300      	movs	r3, #0
 8008062:	677b      	str	r3, [r7, #116]	@ 0x74
 8008064:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008068:	460b      	mov	r3, r1
 800806a:	4313      	orrs	r3, r2
 800806c:	d03b      	beq.n	80080e6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800806e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008072:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008076:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800807a:	d01f      	beq.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800807c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008080:	d818      	bhi.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8008082:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008086:	d003      	beq.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8008088:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800808c:	d007      	beq.n	800809e <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800808e:	e011      	b.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008090:	4b33      	ldr	r3, [pc, #204]	@ (8008160 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008094:	4a32      	ldr	r2, [pc, #200]	@ (8008160 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008096:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800809a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800809c:	e00f      	b.n	80080be <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800809e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080a2:	3328      	adds	r3, #40	@ 0x28
 80080a4:	2101      	movs	r1, #1
 80080a6:	4618      	mov	r0, r3
 80080a8:	f001 fba2 	bl	80097f0 <RCCEx_PLL3_Config>
 80080ac:	4603      	mov	r3, r0
 80080ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80080b2:	e004      	b.n	80080be <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80080b4:	2301      	movs	r3, #1
 80080b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80080ba:	e000      	b.n	80080be <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80080bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d10b      	bne.n	80080de <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80080c6:	4b26      	ldr	r3, [pc, #152]	@ (8008160 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80080c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080ca:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80080ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80080d6:	4a22      	ldr	r2, [pc, #136]	@ (8008160 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80080d8:	430b      	orrs	r3, r1
 80080da:	6553      	str	r3, [r2, #84]	@ 0x54
 80080dc:	e003      	b.n	80080e6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80080e2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80080e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ee:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80080f2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80080f4:	2300      	movs	r3, #0
 80080f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80080f8:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80080fc:	460b      	mov	r3, r1
 80080fe:	4313      	orrs	r3, r2
 8008100:	d034      	beq.n	800816c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8008102:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008106:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008108:	2b00      	cmp	r3, #0
 800810a:	d003      	beq.n	8008114 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800810c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008110:	d007      	beq.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8008112:	e011      	b.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008114:	4b12      	ldr	r3, [pc, #72]	@ (8008160 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008118:	4a11      	ldr	r2, [pc, #68]	@ (8008160 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800811a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800811e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008120:	e00e      	b.n	8008140 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008122:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008126:	3308      	adds	r3, #8
 8008128:	2102      	movs	r1, #2
 800812a:	4618      	mov	r0, r3
 800812c:	f001 faae 	bl	800968c <RCCEx_PLL2_Config>
 8008130:	4603      	mov	r3, r0
 8008132:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008136:	e003      	b.n	8008140 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8008138:	2301      	movs	r3, #1
 800813a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800813e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008140:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008144:	2b00      	cmp	r3, #0
 8008146:	d10d      	bne.n	8008164 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008148:	4b05      	ldr	r3, [pc, #20]	@ (8008160 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800814a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800814c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008150:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008154:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008156:	4a02      	ldr	r2, [pc, #8]	@ (8008160 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008158:	430b      	orrs	r3, r1
 800815a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800815c:	e006      	b.n	800816c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800815e:	bf00      	nop
 8008160:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008164:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008168:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800816c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008174:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008178:	663b      	str	r3, [r7, #96]	@ 0x60
 800817a:	2300      	movs	r3, #0
 800817c:	667b      	str	r3, [r7, #100]	@ 0x64
 800817e:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008182:	460b      	mov	r3, r1
 8008184:	4313      	orrs	r3, r2
 8008186:	d00c      	beq.n	80081a2 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008188:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800818c:	3328      	adds	r3, #40	@ 0x28
 800818e:	2102      	movs	r1, #2
 8008190:	4618      	mov	r0, r3
 8008192:	f001 fb2d 	bl	80097f0 <RCCEx_PLL3_Config>
 8008196:	4603      	mov	r3, r0
 8008198:	2b00      	cmp	r3, #0
 800819a:	d002      	beq.n	80081a2 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800819c:	2301      	movs	r3, #1
 800819e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80081a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081aa:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80081ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 80081b0:	2300      	movs	r3, #0
 80081b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80081b4:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80081b8:	460b      	mov	r3, r1
 80081ba:	4313      	orrs	r3, r2
 80081bc:	d036      	beq.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80081be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80081c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081c8:	d018      	beq.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80081ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081ce:	d811      	bhi.n	80081f4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80081d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081d4:	d014      	beq.n	8008200 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80081d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081da:	d80b      	bhi.n	80081f4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d011      	beq.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80081e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80081e4:	d106      	bne.n	80081f4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081e6:	4bb7      	ldr	r3, [pc, #732]	@ (80084c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081ea:	4ab6      	ldr	r2, [pc, #728]	@ (80084c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80081f2:	e008      	b.n	8008206 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80081f4:	2301      	movs	r3, #1
 80081f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80081fa:	e004      	b.n	8008206 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80081fc:	bf00      	nop
 80081fe:	e002      	b.n	8008206 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008200:	bf00      	nop
 8008202:	e000      	b.n	8008206 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008204:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008206:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800820a:	2b00      	cmp	r3, #0
 800820c:	d10a      	bne.n	8008224 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800820e:	4bad      	ldr	r3, [pc, #692]	@ (80084c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008210:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008212:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008216:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800821a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800821c:	4aa9      	ldr	r2, [pc, #676]	@ (80084c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800821e:	430b      	orrs	r3, r1
 8008220:	6553      	str	r3, [r2, #84]	@ 0x54
 8008222:	e003      	b.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008224:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008228:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800822c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008234:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008238:	653b      	str	r3, [r7, #80]	@ 0x50
 800823a:	2300      	movs	r3, #0
 800823c:	657b      	str	r3, [r7, #84]	@ 0x54
 800823e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008242:	460b      	mov	r3, r1
 8008244:	4313      	orrs	r3, r2
 8008246:	d009      	beq.n	800825c <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008248:	4b9e      	ldr	r3, [pc, #632]	@ (80084c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800824a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800824c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008250:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008254:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008256:	4a9b      	ldr	r2, [pc, #620]	@ (80084c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008258:	430b      	orrs	r3, r1
 800825a:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800825c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008264:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008268:	64bb      	str	r3, [r7, #72]	@ 0x48
 800826a:	2300      	movs	r3, #0
 800826c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800826e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008272:	460b      	mov	r3, r1
 8008274:	4313      	orrs	r3, r2
 8008276:	d009      	beq.n	800828c <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008278:	4b92      	ldr	r3, [pc, #584]	@ (80084c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800827a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800827c:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8008280:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008284:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008286:	4a8f      	ldr	r2, [pc, #572]	@ (80084c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008288:	430b      	orrs	r3, r1
 800828a:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800828c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008294:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008298:	643b      	str	r3, [r7, #64]	@ 0x40
 800829a:	2300      	movs	r3, #0
 800829c:	647b      	str	r3, [r7, #68]	@ 0x44
 800829e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80082a2:	460b      	mov	r3, r1
 80082a4:	4313      	orrs	r3, r2
 80082a6:	d00e      	beq.n	80082c6 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80082a8:	4b86      	ldr	r3, [pc, #536]	@ (80084c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80082aa:	691b      	ldr	r3, [r3, #16]
 80082ac:	4a85      	ldr	r2, [pc, #532]	@ (80084c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80082ae:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80082b2:	6113      	str	r3, [r2, #16]
 80082b4:	4b83      	ldr	r3, [pc, #524]	@ (80084c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80082b6:	6919      	ldr	r1, [r3, #16]
 80082b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082bc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80082c0:	4a80      	ldr	r2, [pc, #512]	@ (80084c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80082c2:	430b      	orrs	r3, r1
 80082c4:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80082c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ce:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80082d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80082d4:	2300      	movs	r3, #0
 80082d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80082d8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80082dc:	460b      	mov	r3, r1
 80082de:	4313      	orrs	r3, r2
 80082e0:	d009      	beq.n	80082f6 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80082e2:	4b78      	ldr	r3, [pc, #480]	@ (80084c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80082e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082e6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80082ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082f0:	4a74      	ldr	r2, [pc, #464]	@ (80084c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80082f2:	430b      	orrs	r3, r1
 80082f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80082f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082fe:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008302:	633b      	str	r3, [r7, #48]	@ 0x30
 8008304:	2300      	movs	r3, #0
 8008306:	637b      	str	r3, [r7, #52]	@ 0x34
 8008308:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800830c:	460b      	mov	r3, r1
 800830e:	4313      	orrs	r3, r2
 8008310:	d00a      	beq.n	8008328 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008312:	4b6c      	ldr	r3, [pc, #432]	@ (80084c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008314:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008316:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800831a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800831e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008322:	4a68      	ldr	r2, [pc, #416]	@ (80084c4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008324:	430b      	orrs	r3, r1
 8008326:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008328:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800832c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008330:	2100      	movs	r1, #0
 8008332:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008334:	f003 0301 	and.w	r3, r3, #1
 8008338:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800833a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800833e:	460b      	mov	r3, r1
 8008340:	4313      	orrs	r3, r2
 8008342:	d011      	beq.n	8008368 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008344:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008348:	3308      	adds	r3, #8
 800834a:	2100      	movs	r1, #0
 800834c:	4618      	mov	r0, r3
 800834e:	f001 f99d 	bl	800968c <RCCEx_PLL2_Config>
 8008352:	4603      	mov	r3, r0
 8008354:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008358:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800835c:	2b00      	cmp	r3, #0
 800835e:	d003      	beq.n	8008368 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008360:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008364:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008368:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800836c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008370:	2100      	movs	r1, #0
 8008372:	6239      	str	r1, [r7, #32]
 8008374:	f003 0302 	and.w	r3, r3, #2
 8008378:	627b      	str	r3, [r7, #36]	@ 0x24
 800837a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800837e:	460b      	mov	r3, r1
 8008380:	4313      	orrs	r3, r2
 8008382:	d011      	beq.n	80083a8 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008384:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008388:	3308      	adds	r3, #8
 800838a:	2101      	movs	r1, #1
 800838c:	4618      	mov	r0, r3
 800838e:	f001 f97d 	bl	800968c <RCCEx_PLL2_Config>
 8008392:	4603      	mov	r3, r0
 8008394:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008398:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800839c:	2b00      	cmp	r3, #0
 800839e:	d003      	beq.n	80083a8 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80083a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083b0:	2100      	movs	r1, #0
 80083b2:	61b9      	str	r1, [r7, #24]
 80083b4:	f003 0304 	and.w	r3, r3, #4
 80083b8:	61fb      	str	r3, [r7, #28]
 80083ba:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80083be:	460b      	mov	r3, r1
 80083c0:	4313      	orrs	r3, r2
 80083c2:	d011      	beq.n	80083e8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80083c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083c8:	3308      	adds	r3, #8
 80083ca:	2102      	movs	r1, #2
 80083cc:	4618      	mov	r0, r3
 80083ce:	f001 f95d 	bl	800968c <RCCEx_PLL2_Config>
 80083d2:	4603      	mov	r3, r0
 80083d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80083d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d003      	beq.n	80083e8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80083e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083f0:	2100      	movs	r1, #0
 80083f2:	6139      	str	r1, [r7, #16]
 80083f4:	f003 0308 	and.w	r3, r3, #8
 80083f8:	617b      	str	r3, [r7, #20]
 80083fa:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80083fe:	460b      	mov	r3, r1
 8008400:	4313      	orrs	r3, r2
 8008402:	d011      	beq.n	8008428 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008404:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008408:	3328      	adds	r3, #40	@ 0x28
 800840a:	2100      	movs	r1, #0
 800840c:	4618      	mov	r0, r3
 800840e:	f001 f9ef 	bl	80097f0 <RCCEx_PLL3_Config>
 8008412:	4603      	mov	r3, r0
 8008414:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8008418:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800841c:	2b00      	cmp	r3, #0
 800841e:	d003      	beq.n	8008428 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008420:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008424:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008428:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800842c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008430:	2100      	movs	r1, #0
 8008432:	60b9      	str	r1, [r7, #8]
 8008434:	f003 0310 	and.w	r3, r3, #16
 8008438:	60fb      	str	r3, [r7, #12]
 800843a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800843e:	460b      	mov	r3, r1
 8008440:	4313      	orrs	r3, r2
 8008442:	d011      	beq.n	8008468 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008444:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008448:	3328      	adds	r3, #40	@ 0x28
 800844a:	2101      	movs	r1, #1
 800844c:	4618      	mov	r0, r3
 800844e:	f001 f9cf 	bl	80097f0 <RCCEx_PLL3_Config>
 8008452:	4603      	mov	r3, r0
 8008454:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008458:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800845c:	2b00      	cmp	r3, #0
 800845e:	d003      	beq.n	8008468 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008460:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008464:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008468:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800846c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008470:	2100      	movs	r1, #0
 8008472:	6039      	str	r1, [r7, #0]
 8008474:	f003 0320 	and.w	r3, r3, #32
 8008478:	607b      	str	r3, [r7, #4]
 800847a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800847e:	460b      	mov	r3, r1
 8008480:	4313      	orrs	r3, r2
 8008482:	d011      	beq.n	80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008484:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008488:	3328      	adds	r3, #40	@ 0x28
 800848a:	2102      	movs	r1, #2
 800848c:	4618      	mov	r0, r3
 800848e:	f001 f9af 	bl	80097f0 <RCCEx_PLL3_Config>
 8008492:	4603      	mov	r3, r0
 8008494:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008498:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800849c:	2b00      	cmp	r3, #0
 800849e:	d003      	beq.n	80084a8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80084a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 80084a8:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d101      	bne.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80084b0:	2300      	movs	r3, #0
 80084b2:	e000      	b.n	80084b6 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80084b4:	2301      	movs	r3, #1
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80084bc:	46bd      	mov	sp, r7
 80084be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80084c2:	bf00      	nop
 80084c4:	58024400 	.word	0x58024400

080084c8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b090      	sub	sp, #64	@ 0x40
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80084d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084d6:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80084da:	430b      	orrs	r3, r1
 80084dc:	f040 8094 	bne.w	8008608 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80084e0:	4b9b      	ldr	r3, [pc, #620]	@ (8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80084e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084e4:	f003 0307 	and.w	r3, r3, #7
 80084e8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80084ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084ec:	2b04      	cmp	r3, #4
 80084ee:	f200 8087 	bhi.w	8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80084f2:	a201      	add	r2, pc, #4	@ (adr r2, 80084f8 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80084f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084f8:	0800850d 	.word	0x0800850d
 80084fc:	08008535 	.word	0x08008535
 8008500:	0800855d 	.word	0x0800855d
 8008504:	080085f9 	.word	0x080085f9
 8008508:	08008585 	.word	0x08008585
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800850c:	4b90      	ldr	r3, [pc, #576]	@ (8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008514:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008518:	d108      	bne.n	800852c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800851a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800851e:	4618      	mov	r0, r3
 8008520:	f000 ff62 	bl	80093e8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008526:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008528:	f000 bc93 	b.w	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800852c:	2300      	movs	r3, #0
 800852e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008530:	f000 bc8f 	b.w	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008534:	4b86      	ldr	r3, [pc, #536]	@ (8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800853c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008540:	d108      	bne.n	8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008542:	f107 0318 	add.w	r3, r7, #24
 8008546:	4618      	mov	r0, r3
 8008548:	f000 fca6 	bl	8008e98 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800854c:	69bb      	ldr	r3, [r7, #24]
 800854e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008550:	f000 bc7f 	b.w	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008554:	2300      	movs	r3, #0
 8008556:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008558:	f000 bc7b 	b.w	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800855c:	4b7c      	ldr	r3, [pc, #496]	@ (8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008564:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008568:	d108      	bne.n	800857c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800856a:	f107 030c 	add.w	r3, r7, #12
 800856e:	4618      	mov	r0, r3
 8008570:	f000 fde6 	bl	8009140 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008578:	f000 bc6b 	b.w	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800857c:	2300      	movs	r3, #0
 800857e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008580:	f000 bc67 	b.w	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008584:	4b72      	ldr	r3, [pc, #456]	@ (8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008586:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008588:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800858c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800858e:	4b70      	ldr	r3, [pc, #448]	@ (8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f003 0304 	and.w	r3, r3, #4
 8008596:	2b04      	cmp	r3, #4
 8008598:	d10c      	bne.n	80085b4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800859a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800859c:	2b00      	cmp	r3, #0
 800859e:	d109      	bne.n	80085b4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80085a0:	4b6b      	ldr	r3, [pc, #428]	@ (8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	08db      	lsrs	r3, r3, #3
 80085a6:	f003 0303 	and.w	r3, r3, #3
 80085aa:	4a6a      	ldr	r2, [pc, #424]	@ (8008754 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80085ac:	fa22 f303 	lsr.w	r3, r2, r3
 80085b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085b2:	e01f      	b.n	80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80085b4:	4b66      	ldr	r3, [pc, #408]	@ (8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085c0:	d106      	bne.n	80085d0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80085c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085c8:	d102      	bne.n	80085d0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80085ca:	4b63      	ldr	r3, [pc, #396]	@ (8008758 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80085cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085ce:	e011      	b.n	80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80085d0:	4b5f      	ldr	r3, [pc, #380]	@ (8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80085dc:	d106      	bne.n	80085ec <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80085de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085e4:	d102      	bne.n	80085ec <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80085e6:	4b5d      	ldr	r3, [pc, #372]	@ (800875c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80085e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085ea:	e003      	b.n	80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80085ec:	2300      	movs	r3, #0
 80085ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80085f0:	f000 bc2f 	b.w	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80085f4:	f000 bc2d 	b.w	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80085f8:	4b59      	ldr	r3, [pc, #356]	@ (8008760 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80085fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085fc:	f000 bc29 	b.w	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008600:	2300      	movs	r3, #0
 8008602:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008604:	f000 bc25 	b.w	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8008608:	e9d7 2300 	ldrd	r2, r3, [r7]
 800860c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8008610:	430b      	orrs	r3, r1
 8008612:	f040 80a7 	bne.w	8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8008616:	4b4e      	ldr	r3, [pc, #312]	@ (8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800861a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800861e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008622:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008626:	d054      	beq.n	80086d2 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8008628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800862a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800862e:	f200 808b 	bhi.w	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8008632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008634:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008638:	f000 8083 	beq.w	8008742 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800863c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800863e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008642:	f200 8081 	bhi.w	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8008646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008648:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800864c:	d02f      	beq.n	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800864e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008650:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008654:	d878      	bhi.n	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8008656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008658:	2b00      	cmp	r3, #0
 800865a:	d004      	beq.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800865c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800865e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008662:	d012      	beq.n	800868a <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8008664:	e070      	b.n	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008666:	4b3a      	ldr	r3, [pc, #232]	@ (8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800866e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008672:	d107      	bne.n	8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008674:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008678:	4618      	mov	r0, r3
 800867a:	f000 feb5 	bl	80093e8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800867e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008680:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008682:	e3e6      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008684:	2300      	movs	r3, #0
 8008686:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008688:	e3e3      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800868a:	4b31      	ldr	r3, [pc, #196]	@ (8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008692:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008696:	d107      	bne.n	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008698:	f107 0318 	add.w	r3, r7, #24
 800869c:	4618      	mov	r0, r3
 800869e:	f000 fbfb 	bl	8008e98 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80086a2:	69bb      	ldr	r3, [r7, #24]
 80086a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086a6:	e3d4      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80086a8:	2300      	movs	r3, #0
 80086aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086ac:	e3d1      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80086ae:	4b28      	ldr	r3, [pc, #160]	@ (8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80086b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086ba:	d107      	bne.n	80086cc <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80086bc:	f107 030c 	add.w	r3, r7, #12
 80086c0:	4618      	mov	r0, r3
 80086c2:	f000 fd3d 	bl	8009140 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086ca:	e3c2      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80086cc:	2300      	movs	r3, #0
 80086ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086d0:	e3bf      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80086d2:	4b1f      	ldr	r3, [pc, #124]	@ (8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80086d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80086d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80086da:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80086dc:	4b1c      	ldr	r3, [pc, #112]	@ (8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f003 0304 	and.w	r3, r3, #4
 80086e4:	2b04      	cmp	r3, #4
 80086e6:	d10c      	bne.n	8008702 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 80086e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d109      	bne.n	8008702 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80086ee:	4b18      	ldr	r3, [pc, #96]	@ (8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	08db      	lsrs	r3, r3, #3
 80086f4:	f003 0303 	and.w	r3, r3, #3
 80086f8:	4a16      	ldr	r2, [pc, #88]	@ (8008754 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80086fa:	fa22 f303 	lsr.w	r3, r2, r3
 80086fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008700:	e01e      	b.n	8008740 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008702:	4b13      	ldr	r3, [pc, #76]	@ (8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800870a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800870e:	d106      	bne.n	800871e <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8008710:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008712:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008716:	d102      	bne.n	800871e <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008718:	4b0f      	ldr	r3, [pc, #60]	@ (8008758 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800871a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800871c:	e010      	b.n	8008740 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800871e:	4b0c      	ldr	r3, [pc, #48]	@ (8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008726:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800872a:	d106      	bne.n	800873a <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800872c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800872e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008732:	d102      	bne.n	800873a <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008734:	4b09      	ldr	r3, [pc, #36]	@ (800875c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008736:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008738:	e002      	b.n	8008740 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800873a:	2300      	movs	r3, #0
 800873c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800873e:	e388      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008740:	e387      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008742:	4b07      	ldr	r3, [pc, #28]	@ (8008760 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008744:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008746:	e384      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008748:	2300      	movs	r3, #0
 800874a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800874c:	e381      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800874e:	bf00      	nop
 8008750:	58024400 	.word	0x58024400
 8008754:	03d09000 	.word	0x03d09000
 8008758:	003d0900 	.word	0x003d0900
 800875c:	016e3600 	.word	0x016e3600
 8008760:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8008764:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008768:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800876c:	430b      	orrs	r3, r1
 800876e:	f040 809c 	bne.w	80088aa <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8008772:	4b9e      	ldr	r3, [pc, #632]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008774:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008776:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800877a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800877c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800877e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008782:	d054      	beq.n	800882e <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8008784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008786:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800878a:	f200 808b 	bhi.w	80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800878e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008790:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008794:	f000 8083 	beq.w	800889e <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8008798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800879a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800879e:	f200 8081 	bhi.w	80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 80087a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087a8:	d02f      	beq.n	800880a <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 80087aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087b0:	d878      	bhi.n	80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 80087b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d004      	beq.n	80087c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 80087b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80087be:	d012      	beq.n	80087e6 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 80087c0:	e070      	b.n	80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80087c2:	4b8a      	ldr	r3, [pc, #552]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80087ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087ce:	d107      	bne.n	80087e0 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80087d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80087d4:	4618      	mov	r0, r3
 80087d6:	f000 fe07 	bl	80093e8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80087da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80087de:	e338      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80087e0:	2300      	movs	r3, #0
 80087e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087e4:	e335      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80087e6:	4b81      	ldr	r3, [pc, #516]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80087f2:	d107      	bne.n	8008804 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80087f4:	f107 0318 	add.w	r3, r7, #24
 80087f8:	4618      	mov	r0, r3
 80087fa:	f000 fb4d 	bl	8008e98 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80087fe:	69bb      	ldr	r3, [r7, #24]
 8008800:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008802:	e326      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008804:	2300      	movs	r3, #0
 8008806:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008808:	e323      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800880a:	4b78      	ldr	r3, [pc, #480]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008812:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008816:	d107      	bne.n	8008828 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008818:	f107 030c 	add.w	r3, r7, #12
 800881c:	4618      	mov	r0, r3
 800881e:	f000 fc8f 	bl	8009140 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008826:	e314      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008828:	2300      	movs	r3, #0
 800882a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800882c:	e311      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800882e:	4b6f      	ldr	r3, [pc, #444]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008832:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008836:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008838:	4b6c      	ldr	r3, [pc, #432]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f003 0304 	and.w	r3, r3, #4
 8008840:	2b04      	cmp	r3, #4
 8008842:	d10c      	bne.n	800885e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8008844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008846:	2b00      	cmp	r3, #0
 8008848:	d109      	bne.n	800885e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800884a:	4b68      	ldr	r3, [pc, #416]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	08db      	lsrs	r3, r3, #3
 8008850:	f003 0303 	and.w	r3, r3, #3
 8008854:	4a66      	ldr	r2, [pc, #408]	@ (80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8008856:	fa22 f303 	lsr.w	r3, r2, r3
 800885a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800885c:	e01e      	b.n	800889c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800885e:	4b63      	ldr	r3, [pc, #396]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008866:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800886a:	d106      	bne.n	800887a <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800886c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800886e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008872:	d102      	bne.n	800887a <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008874:	4b5f      	ldr	r3, [pc, #380]	@ (80089f4 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8008876:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008878:	e010      	b.n	800889c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800887a:	4b5c      	ldr	r3, [pc, #368]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008882:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008886:	d106      	bne.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8008888:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800888a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800888e:	d102      	bne.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008890:	4b59      	ldr	r3, [pc, #356]	@ (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008892:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008894:	e002      	b.n	800889c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008896:	2300      	movs	r3, #0
 8008898:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800889a:	e2da      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800889c:	e2d9      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800889e:	4b57      	ldr	r3, [pc, #348]	@ (80089fc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80088a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088a2:	e2d6      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80088a4:	2300      	movs	r3, #0
 80088a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088a8:	e2d3      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80088aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088ae:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80088b2:	430b      	orrs	r3, r1
 80088b4:	f040 80a7 	bne.w	8008a06 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80088b8:	4b4c      	ldr	r3, [pc, #304]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80088ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088bc:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80088c0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80088c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088c8:	d055      	beq.n	8008976 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 80088ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088d0:	f200 8096 	bhi.w	8008a00 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80088d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088d6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80088da:	f000 8084 	beq.w	80089e6 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 80088de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80088e4:	f200 808c 	bhi.w	8008a00 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80088e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088ee:	d030      	beq.n	8008952 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80088f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088f6:	f200 8083 	bhi.w	8008a00 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80088fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d004      	beq.n	800890a <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8008900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008902:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008906:	d012      	beq.n	800892e <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8008908:	e07a      	b.n	8008a00 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800890a:	4b38      	ldr	r3, [pc, #224]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008912:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008916:	d107      	bne.n	8008928 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008918:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800891c:	4618      	mov	r0, r3
 800891e:	f000 fd63 	bl	80093e8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008924:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008926:	e294      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008928:	2300      	movs	r3, #0
 800892a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800892c:	e291      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800892e:	4b2f      	ldr	r3, [pc, #188]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008936:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800893a:	d107      	bne.n	800894c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800893c:	f107 0318 	add.w	r3, r7, #24
 8008940:	4618      	mov	r0, r3
 8008942:	f000 faa9 	bl	8008e98 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008946:	69bb      	ldr	r3, [r7, #24]
 8008948:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800894a:	e282      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800894c:	2300      	movs	r3, #0
 800894e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008950:	e27f      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008952:	4b26      	ldr	r3, [pc, #152]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800895a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800895e:	d107      	bne.n	8008970 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008960:	f107 030c 	add.w	r3, r7, #12
 8008964:	4618      	mov	r0, r3
 8008966:	f000 fbeb 	bl	8009140 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800896e:	e270      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008970:	2300      	movs	r3, #0
 8008972:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008974:	e26d      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008976:	4b1d      	ldr	r3, [pc, #116]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800897a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800897e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008980:	4b1a      	ldr	r3, [pc, #104]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f003 0304 	and.w	r3, r3, #4
 8008988:	2b04      	cmp	r3, #4
 800898a:	d10c      	bne.n	80089a6 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800898c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800898e:	2b00      	cmp	r3, #0
 8008990:	d109      	bne.n	80089a6 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008992:	4b16      	ldr	r3, [pc, #88]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	08db      	lsrs	r3, r3, #3
 8008998:	f003 0303 	and.w	r3, r3, #3
 800899c:	4a14      	ldr	r2, [pc, #80]	@ (80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800899e:	fa22 f303 	lsr.w	r3, r2, r3
 80089a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80089a4:	e01e      	b.n	80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80089a6:	4b11      	ldr	r3, [pc, #68]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80089b2:	d106      	bne.n	80089c2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80089b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80089ba:	d102      	bne.n	80089c2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80089bc:	4b0d      	ldr	r3, [pc, #52]	@ (80089f4 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 80089be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80089c0:	e010      	b.n	80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80089c2:	4b0a      	ldr	r3, [pc, #40]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089ce:	d106      	bne.n	80089de <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 80089d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80089d6:	d102      	bne.n	80089de <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80089d8:	4b07      	ldr	r3, [pc, #28]	@ (80089f8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80089da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80089dc:	e002      	b.n	80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80089de:	2300      	movs	r3, #0
 80089e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80089e2:	e236      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80089e4:	e235      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80089e6:	4b05      	ldr	r3, [pc, #20]	@ (80089fc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80089e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089ea:	e232      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80089ec:	58024400 	.word	0x58024400
 80089f0:	03d09000 	.word	0x03d09000
 80089f4:	003d0900 	.word	0x003d0900
 80089f8:	016e3600 	.word	0x016e3600
 80089fc:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8008a00:	2300      	movs	r3, #0
 8008a02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a04:	e225      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8008a06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a0a:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8008a0e:	430b      	orrs	r3, r1
 8008a10:	f040 8085 	bne.w	8008b1e <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8008a14:	4b9c      	ldr	r3, [pc, #624]	@ (8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a18:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008a1c:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8008a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008a24:	d06b      	beq.n	8008afe <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8008a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008a2c:	d874      	bhi.n	8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a30:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008a34:	d056      	beq.n	8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 8008a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a38:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008a3c:	d86c      	bhi.n	8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a40:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008a44:	d03b      	beq.n	8008abe <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8008a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a48:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008a4c:	d864      	bhi.n	8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a50:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a54:	d021      	beq.n	8008a9a <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8008a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a5c:	d85c      	bhi.n	8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008a5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d004      	beq.n	8008a6e <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 8008a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a6a:	d004      	beq.n	8008a76 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8008a6c:	e054      	b.n	8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8008a6e:	f7fe fb5f 	bl	8007130 <HAL_RCC_GetPCLK1Freq>
 8008a72:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008a74:	e1ed      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008a76:	4b84      	ldr	r3, [pc, #528]	@ (8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a82:	d107      	bne.n	8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a84:	f107 0318 	add.w	r3, r7, #24
 8008a88:	4618      	mov	r0, r3
 8008a8a:	f000 fa05 	bl	8008e98 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008a8e:	69fb      	ldr	r3, [r7, #28]
 8008a90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a92:	e1de      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008a94:	2300      	movs	r3, #0
 8008a96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a98:	e1db      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008a9a:	4b7b      	ldr	r3, [pc, #492]	@ (8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008aa2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008aa6:	d107      	bne.n	8008ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008aa8:	f107 030c 	add.w	r3, r7, #12
 8008aac:	4618      	mov	r0, r3
 8008aae:	f000 fb47 	bl	8009140 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ab6:	e1cc      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008ab8:	2300      	movs	r3, #0
 8008aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008abc:	e1c9      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008abe:	4b72      	ldr	r3, [pc, #456]	@ (8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f003 0304 	and.w	r3, r3, #4
 8008ac6:	2b04      	cmp	r3, #4
 8008ac8:	d109      	bne.n	8008ade <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008aca:	4b6f      	ldr	r3, [pc, #444]	@ (8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	08db      	lsrs	r3, r3, #3
 8008ad0:	f003 0303 	and.w	r3, r3, #3
 8008ad4:	4a6d      	ldr	r2, [pc, #436]	@ (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8008ad6:	fa22 f303 	lsr.w	r3, r2, r3
 8008ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008adc:	e1b9      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008ade:	2300      	movs	r3, #0
 8008ae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ae2:	e1b6      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008ae4:	4b68      	ldr	r3, [pc, #416]	@ (8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008aec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008af0:	d102      	bne.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 8008af2:	4b67      	ldr	r3, [pc, #412]	@ (8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8008af4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008af6:	e1ac      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008af8:	2300      	movs	r3, #0
 8008afa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008afc:	e1a9      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008afe:	4b62      	ldr	r3, [pc, #392]	@ (8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b06:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b0a:	d102      	bne.n	8008b12 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 8008b0c:	4b61      	ldr	r3, [pc, #388]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8008b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b10:	e19f      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008b12:	2300      	movs	r3, #0
 8008b14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b16:	e19c      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008b18:	2300      	movs	r3, #0
 8008b1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b1c:	e199      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008b1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b22:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008b26:	430b      	orrs	r3, r1
 8008b28:	d173      	bne.n	8008c12 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008b2a:	4b57      	ldr	r3, [pc, #348]	@ (8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b2e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008b32:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b36:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b3a:	d02f      	beq.n	8008b9c <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8008b3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b3e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b42:	d863      	bhi.n	8008c0c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8008b44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d004      	beq.n	8008b54 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8008b4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b50:	d012      	beq.n	8008b78 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 8008b52:	e05b      	b.n	8008c0c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008b54:	4b4c      	ldr	r3, [pc, #304]	@ (8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b5c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b60:	d107      	bne.n	8008b72 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b62:	f107 0318 	add.w	r3, r7, #24
 8008b66:	4618      	mov	r0, r3
 8008b68:	f000 f996 	bl	8008e98 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008b6c:	69bb      	ldr	r3, [r7, #24]
 8008b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b70:	e16f      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008b72:	2300      	movs	r3, #0
 8008b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b76:	e16c      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008b78:	4b43      	ldr	r3, [pc, #268]	@ (8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b84:	d107      	bne.n	8008b96 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b86:	f107 030c 	add.w	r3, r7, #12
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f000 fad8 	bl	8009140 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008b90:	697b      	ldr	r3, [r7, #20]
 8008b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b94:	e15d      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008b96:	2300      	movs	r3, #0
 8008b98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b9a:	e15a      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008b9c:	4b3a      	ldr	r3, [pc, #232]	@ (8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ba0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008ba4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008ba6:	4b38      	ldr	r3, [pc, #224]	@ (8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f003 0304 	and.w	r3, r3, #4
 8008bae:	2b04      	cmp	r3, #4
 8008bb0:	d10c      	bne.n	8008bcc <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8008bb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d109      	bne.n	8008bcc <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008bb8:	4b33      	ldr	r3, [pc, #204]	@ (8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	08db      	lsrs	r3, r3, #3
 8008bbe:	f003 0303 	and.w	r3, r3, #3
 8008bc2:	4a32      	ldr	r2, [pc, #200]	@ (8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8008bc4:	fa22 f303 	lsr.w	r3, r2, r3
 8008bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008bca:	e01e      	b.n	8008c0a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008bcc:	4b2e      	ldr	r3, [pc, #184]	@ (8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008bd8:	d106      	bne.n	8008be8 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8008bda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bdc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008be0:	d102      	bne.n	8008be8 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008be2:	4b2b      	ldr	r3, [pc, #172]	@ (8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8008be4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008be6:	e010      	b.n	8008c0a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008be8:	4b27      	ldr	r3, [pc, #156]	@ (8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008bf0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008bf4:	d106      	bne.n	8008c04 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 8008bf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bf8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008bfc:	d102      	bne.n	8008c04 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008bfe:	4b25      	ldr	r3, [pc, #148]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8008c00:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c02:	e002      	b.n	8008c0a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008c04:	2300      	movs	r3, #0
 8008c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008c08:	e123      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008c0a:	e122      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c10:	e11f      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008c12:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c16:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008c1a:	430b      	orrs	r3, r1
 8008c1c:	d13c      	bne.n	8008c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008c1e:	4b1a      	ldr	r3, [pc, #104]	@ (8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008c20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008c26:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008c28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d004      	beq.n	8008c38 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8008c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c34:	d012      	beq.n	8008c5c <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8008c36:	e023      	b.n	8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008c38:	4b13      	ldr	r3, [pc, #76]	@ (8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c40:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008c44:	d107      	bne.n	8008c56 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008c46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	f000 fbcc 	bl	80093e8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c54:	e0fd      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008c56:	2300      	movs	r3, #0
 8008c58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c5a:	e0fa      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c64:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c68:	d107      	bne.n	8008c7a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c6a:	f107 0318 	add.w	r3, r7, #24
 8008c6e:	4618      	mov	r0, r3
 8008c70:	f000 f912 	bl	8008e98 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008c74:	6a3b      	ldr	r3, [r7, #32]
 8008c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c78:	e0eb      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c7e:	e0e8      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008c80:	2300      	movs	r3, #0
 8008c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c84:	e0e5      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008c86:	bf00      	nop
 8008c88:	58024400 	.word	0x58024400
 8008c8c:	03d09000 	.word	0x03d09000
 8008c90:	003d0900 	.word	0x003d0900
 8008c94:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008c98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c9c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008ca0:	430b      	orrs	r3, r1
 8008ca2:	f040 8085 	bne.w	8008db0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008ca6:	4b6d      	ldr	r3, [pc, #436]	@ (8008e5c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008caa:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008cae:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cb2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008cb6:	d06b      	beq.n	8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8008cb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008cbe:	d874      	bhi.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cc6:	d056      	beq.n	8008d76 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8008cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cce:	d86c      	bhi.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cd2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008cd6:	d03b      	beq.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8008cd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cda:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008cde:	d864      	bhi.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ce2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ce6:	d021      	beq.n	8008d2c <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8008ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cee:	d85c      	bhi.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008cf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d004      	beq.n	8008d00 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 8008cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cf8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008cfc:	d004      	beq.n	8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8008cfe:	e054      	b.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008d00:	f000 f8b4 	bl	8008e6c <HAL_RCCEx_GetD3PCLK1Freq>
 8008d04:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008d06:	e0a4      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008d08:	4b54      	ldr	r3, [pc, #336]	@ (8008e5c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d14:	d107      	bne.n	8008d26 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d16:	f107 0318 	add.w	r3, r7, #24
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f000 f8bc 	bl	8008e98 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008d20:	69fb      	ldr	r3, [r7, #28]
 8008d22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d24:	e095      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d26:	2300      	movs	r3, #0
 8008d28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d2a:	e092      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008d2c:	4b4b      	ldr	r3, [pc, #300]	@ (8008e5c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d38:	d107      	bne.n	8008d4a <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d3a:	f107 030c 	add.w	r3, r7, #12
 8008d3e:	4618      	mov	r0, r3
 8008d40:	f000 f9fe 	bl	8009140 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008d44:	693b      	ldr	r3, [r7, #16]
 8008d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d48:	e083      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d4e:	e080      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008d50:	4b42      	ldr	r3, [pc, #264]	@ (8008e5c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f003 0304 	and.w	r3, r3, #4
 8008d58:	2b04      	cmp	r3, #4
 8008d5a:	d109      	bne.n	8008d70 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008d5c:	4b3f      	ldr	r3, [pc, #252]	@ (8008e5c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	08db      	lsrs	r3, r3, #3
 8008d62:	f003 0303 	and.w	r3, r3, #3
 8008d66:	4a3e      	ldr	r2, [pc, #248]	@ (8008e60 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8008d68:	fa22 f303 	lsr.w	r3, r2, r3
 8008d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d6e:	e070      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d70:	2300      	movs	r3, #0
 8008d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d74:	e06d      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008d76:	4b39      	ldr	r3, [pc, #228]	@ (8008e5c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d82:	d102      	bne.n	8008d8a <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 8008d84:	4b37      	ldr	r3, [pc, #220]	@ (8008e64 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8008d86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d88:	e063      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d8e:	e060      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008d90:	4b32      	ldr	r3, [pc, #200]	@ (8008e5c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d9c:	d102      	bne.n	8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 8008d9e:	4b32      	ldr	r3, [pc, #200]	@ (8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008da0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008da2:	e056      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008da4:	2300      	movs	r3, #0
 8008da6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008da8:	e053      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008daa:	2300      	movs	r3, #0
 8008dac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dae:	e050      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008db0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008db4:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008db8:	430b      	orrs	r3, r1
 8008dba:	d148      	bne.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008dbc:	4b27      	ldr	r3, [pc, #156]	@ (8008e5c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008dbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008dc0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008dc4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008dcc:	d02a      	beq.n	8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8008dce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dd0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008dd4:	d838      	bhi.n	8008e48 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8008dd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d004      	beq.n	8008de6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8008ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dde:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008de2:	d00d      	beq.n	8008e00 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8008de4:	e030      	b.n	8008e48 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008de6:	4b1d      	ldr	r3, [pc, #116]	@ (8008e5c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008dee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008df2:	d102      	bne.n	8008dfa <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 8008df4:	4b1c      	ldr	r3, [pc, #112]	@ (8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008df6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008df8:	e02b      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dfe:	e028      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008e00:	4b16      	ldr	r3, [pc, #88]	@ (8008e5c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e08:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008e0c:	d107      	bne.n	8008e1e <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008e0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008e12:	4618      	mov	r0, r3
 8008e14:	f000 fae8 	bl	80093e8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e1c:	e019      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e22:	e016      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008e24:	4b0d      	ldr	r3, [pc, #52]	@ (8008e5c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e2c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e30:	d107      	bne.n	8008e42 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e32:	f107 0318 	add.w	r3, r7, #24
 8008e36:	4618      	mov	r0, r3
 8008e38:	f000 f82e 	bl	8008e98 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008e3c:	69fb      	ldr	r3, [r7, #28]
 8008e3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e40:	e007      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008e42:	2300      	movs	r3, #0
 8008e44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e46:	e004      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008e48:	2300      	movs	r3, #0
 8008e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e4c:	e001      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 8008e4e:	2300      	movs	r3, #0
 8008e50:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8008e52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008e54:	4618      	mov	r0, r3
 8008e56:	3740      	adds	r7, #64	@ 0x40
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	bd80      	pop	{r7, pc}
 8008e5c:	58024400 	.word	0x58024400
 8008e60:	03d09000 	.word	0x03d09000
 8008e64:	003d0900 	.word	0x003d0900
 8008e68:	016e3600 	.word	0x016e3600

08008e6c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008e70:	f7fe f92e 	bl	80070d0 <HAL_RCC_GetHCLKFreq>
 8008e74:	4602      	mov	r2, r0
 8008e76:	4b06      	ldr	r3, [pc, #24]	@ (8008e90 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008e78:	6a1b      	ldr	r3, [r3, #32]
 8008e7a:	091b      	lsrs	r3, r3, #4
 8008e7c:	f003 0307 	and.w	r3, r3, #7
 8008e80:	4904      	ldr	r1, [pc, #16]	@ (8008e94 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008e82:	5ccb      	ldrb	r3, [r1, r3]
 8008e84:	f003 031f 	and.w	r3, r3, #31
 8008e88:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	bd80      	pop	{r7, pc}
 8008e90:	58024400 	.word	0x58024400
 8008e94:	0800baa4 	.word	0x0800baa4

08008e98 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008e98:	b480      	push	{r7}
 8008e9a:	b089      	sub	sp, #36	@ 0x24
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008ea0:	4ba1      	ldr	r3, [pc, #644]	@ (8009128 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ea4:	f003 0303 	and.w	r3, r3, #3
 8008ea8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008eaa:	4b9f      	ldr	r3, [pc, #636]	@ (8009128 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eae:	0b1b      	lsrs	r3, r3, #12
 8008eb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008eb4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008eb6:	4b9c      	ldr	r3, [pc, #624]	@ (8009128 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eba:	091b      	lsrs	r3, r3, #4
 8008ebc:	f003 0301 	and.w	r3, r3, #1
 8008ec0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008ec2:	4b99      	ldr	r3, [pc, #612]	@ (8009128 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ec4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ec6:	08db      	lsrs	r3, r3, #3
 8008ec8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008ecc:	693a      	ldr	r2, [r7, #16]
 8008ece:	fb02 f303 	mul.w	r3, r2, r3
 8008ed2:	ee07 3a90 	vmov	s15, r3
 8008ed6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008eda:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008ede:	697b      	ldr	r3, [r7, #20]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	f000 8111 	beq.w	8009108 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008ee6:	69bb      	ldr	r3, [r7, #24]
 8008ee8:	2b02      	cmp	r3, #2
 8008eea:	f000 8083 	beq.w	8008ff4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008eee:	69bb      	ldr	r3, [r7, #24]
 8008ef0:	2b02      	cmp	r3, #2
 8008ef2:	f200 80a1 	bhi.w	8009038 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008ef6:	69bb      	ldr	r3, [r7, #24]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d003      	beq.n	8008f04 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008efc:	69bb      	ldr	r3, [r7, #24]
 8008efe:	2b01      	cmp	r3, #1
 8008f00:	d056      	beq.n	8008fb0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008f02:	e099      	b.n	8009038 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008f04:	4b88      	ldr	r3, [pc, #544]	@ (8009128 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f003 0320 	and.w	r3, r3, #32
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d02d      	beq.n	8008f6c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008f10:	4b85      	ldr	r3, [pc, #532]	@ (8009128 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	08db      	lsrs	r3, r3, #3
 8008f16:	f003 0303 	and.w	r3, r3, #3
 8008f1a:	4a84      	ldr	r2, [pc, #528]	@ (800912c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008f1c:	fa22 f303 	lsr.w	r3, r2, r3
 8008f20:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f22:	68bb      	ldr	r3, [r7, #8]
 8008f24:	ee07 3a90 	vmov	s15, r3
 8008f28:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f2c:	697b      	ldr	r3, [r7, #20]
 8008f2e:	ee07 3a90 	vmov	s15, r3
 8008f32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f3a:	4b7b      	ldr	r3, [pc, #492]	@ (8009128 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f42:	ee07 3a90 	vmov	s15, r3
 8008f46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f4e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009130 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f66:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008f6a:	e087      	b.n	800907c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f6c:	697b      	ldr	r3, [r7, #20]
 8008f6e:	ee07 3a90 	vmov	s15, r3
 8008f72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f76:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009134 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008f7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f7e:	4b6a      	ldr	r3, [pc, #424]	@ (8009128 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f86:	ee07 3a90 	vmov	s15, r3
 8008f8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f92:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009130 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008fa2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008faa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008fae:	e065      	b.n	800907c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008fb0:	697b      	ldr	r3, [r7, #20]
 8008fb2:	ee07 3a90 	vmov	s15, r3
 8008fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fba:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009138 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008fbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fc2:	4b59      	ldr	r3, [pc, #356]	@ (8009128 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fca:	ee07 3a90 	vmov	s15, r3
 8008fce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fd2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008fd6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009130 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008fda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fe2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008fe6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008ff2:	e043      	b.n	800907c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008ff4:	697b      	ldr	r3, [r7, #20]
 8008ff6:	ee07 3a90 	vmov	s15, r3
 8008ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ffe:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800913c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8009002:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009006:	4b48      	ldr	r3, [pc, #288]	@ (8009128 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800900a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800900e:	ee07 3a90 	vmov	s15, r3
 8009012:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009016:	ed97 6a03 	vldr	s12, [r7, #12]
 800901a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009130 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800901e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009022:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009026:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800902a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800902e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009032:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009036:	e021      	b.n	800907c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009038:	697b      	ldr	r3, [r7, #20]
 800903a:	ee07 3a90 	vmov	s15, r3
 800903e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009042:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009138 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009046:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800904a:	4b37      	ldr	r3, [pc, #220]	@ (8009128 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800904c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800904e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009052:	ee07 3a90 	vmov	s15, r3
 8009056:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800905a:	ed97 6a03 	vldr	s12, [r7, #12]
 800905e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009130 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009062:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009066:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800906a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800906e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009072:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009076:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800907a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800907c:	4b2a      	ldr	r3, [pc, #168]	@ (8009128 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800907e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009080:	0a5b      	lsrs	r3, r3, #9
 8009082:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009086:	ee07 3a90 	vmov	s15, r3
 800908a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800908e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009092:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009096:	edd7 6a07 	vldr	s13, [r7, #28]
 800909a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800909e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090a2:	ee17 2a90 	vmov	r2, s15
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80090aa:	4b1f      	ldr	r3, [pc, #124]	@ (8009128 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80090ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090ae:	0c1b      	lsrs	r3, r3, #16
 80090b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80090b4:	ee07 3a90 	vmov	s15, r3
 80090b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090bc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80090c0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80090c4:	edd7 6a07 	vldr	s13, [r7, #28]
 80090c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80090cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090d0:	ee17 2a90 	vmov	r2, s15
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80090d8:	4b13      	ldr	r3, [pc, #76]	@ (8009128 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80090da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090dc:	0e1b      	lsrs	r3, r3, #24
 80090de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80090e2:	ee07 3a90 	vmov	s15, r3
 80090e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80090ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 80090f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80090f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80090fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090fe:	ee17 2a90 	vmov	r2, s15
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009106:	e008      	b.n	800911a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	2200      	movs	r2, #0
 800910c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2200      	movs	r2, #0
 8009112:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2200      	movs	r2, #0
 8009118:	609a      	str	r2, [r3, #8]
}
 800911a:	bf00      	nop
 800911c:	3724      	adds	r7, #36	@ 0x24
 800911e:	46bd      	mov	sp, r7
 8009120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009124:	4770      	bx	lr
 8009126:	bf00      	nop
 8009128:	58024400 	.word	0x58024400
 800912c:	03d09000 	.word	0x03d09000
 8009130:	46000000 	.word	0x46000000
 8009134:	4c742400 	.word	0x4c742400
 8009138:	4a742400 	.word	0x4a742400
 800913c:	4bb71b00 	.word	0x4bb71b00

08009140 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009140:	b480      	push	{r7}
 8009142:	b089      	sub	sp, #36	@ 0x24
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009148:	4ba1      	ldr	r3, [pc, #644]	@ (80093d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800914a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800914c:	f003 0303 	and.w	r3, r3, #3
 8009150:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8009152:	4b9f      	ldr	r3, [pc, #636]	@ (80093d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009156:	0d1b      	lsrs	r3, r3, #20
 8009158:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800915c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800915e:	4b9c      	ldr	r3, [pc, #624]	@ (80093d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009162:	0a1b      	lsrs	r3, r3, #8
 8009164:	f003 0301 	and.w	r3, r3, #1
 8009168:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800916a:	4b99      	ldr	r3, [pc, #612]	@ (80093d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800916c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800916e:	08db      	lsrs	r3, r3, #3
 8009170:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009174:	693a      	ldr	r2, [r7, #16]
 8009176:	fb02 f303 	mul.w	r3, r2, r3
 800917a:	ee07 3a90 	vmov	s15, r3
 800917e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009182:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009186:	697b      	ldr	r3, [r7, #20]
 8009188:	2b00      	cmp	r3, #0
 800918a:	f000 8111 	beq.w	80093b0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800918e:	69bb      	ldr	r3, [r7, #24]
 8009190:	2b02      	cmp	r3, #2
 8009192:	f000 8083 	beq.w	800929c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009196:	69bb      	ldr	r3, [r7, #24]
 8009198:	2b02      	cmp	r3, #2
 800919a:	f200 80a1 	bhi.w	80092e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800919e:	69bb      	ldr	r3, [r7, #24]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d003      	beq.n	80091ac <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80091a4:	69bb      	ldr	r3, [r7, #24]
 80091a6:	2b01      	cmp	r3, #1
 80091a8:	d056      	beq.n	8009258 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80091aa:	e099      	b.n	80092e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80091ac:	4b88      	ldr	r3, [pc, #544]	@ (80093d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	f003 0320 	and.w	r3, r3, #32
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d02d      	beq.n	8009214 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80091b8:	4b85      	ldr	r3, [pc, #532]	@ (80093d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	08db      	lsrs	r3, r3, #3
 80091be:	f003 0303 	and.w	r3, r3, #3
 80091c2:	4a84      	ldr	r2, [pc, #528]	@ (80093d4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80091c4:	fa22 f303 	lsr.w	r3, r2, r3
 80091c8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	ee07 3a90 	vmov	s15, r3
 80091d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	ee07 3a90 	vmov	s15, r3
 80091da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091e2:	4b7b      	ldr	r3, [pc, #492]	@ (80093d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091ea:	ee07 3a90 	vmov	s15, r3
 80091ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80091f6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80093d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80091fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009202:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009206:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800920a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800920e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009212:	e087      	b.n	8009324 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009214:	697b      	ldr	r3, [r7, #20]
 8009216:	ee07 3a90 	vmov	s15, r3
 800921a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800921e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80093dc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009222:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009226:	4b6a      	ldr	r3, [pc, #424]	@ (80093d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800922a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800922e:	ee07 3a90 	vmov	s15, r3
 8009232:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009236:	ed97 6a03 	vldr	s12, [r7, #12]
 800923a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80093d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800923e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009242:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009246:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800924a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800924e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009252:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009256:	e065      	b.n	8009324 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009258:	697b      	ldr	r3, [r7, #20]
 800925a:	ee07 3a90 	vmov	s15, r3
 800925e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009262:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80093e0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009266:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800926a:	4b59      	ldr	r3, [pc, #356]	@ (80093d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800926c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800926e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009272:	ee07 3a90 	vmov	s15, r3
 8009276:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800927a:	ed97 6a03 	vldr	s12, [r7, #12]
 800927e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80093d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009282:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009286:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800928a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800928e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009292:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009296:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800929a:	e043      	b.n	8009324 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800929c:	697b      	ldr	r3, [r7, #20]
 800929e:	ee07 3a90 	vmov	s15, r3
 80092a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092a6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80093e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80092aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092ae:	4b48      	ldr	r3, [pc, #288]	@ (80093d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092b6:	ee07 3a90 	vmov	s15, r3
 80092ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092be:	ed97 6a03 	vldr	s12, [r7, #12]
 80092c2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80093d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80092c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80092d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80092de:	e021      	b.n	8009324 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	ee07 3a90 	vmov	s15, r3
 80092e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092ea:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80093e0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80092ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092f2:	4b37      	ldr	r3, [pc, #220]	@ (80093d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092fa:	ee07 3a90 	vmov	s15, r3
 80092fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009302:	ed97 6a03 	vldr	s12, [r7, #12]
 8009306:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80093d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800930a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800930e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009312:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009316:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800931a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800931e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009322:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009324:	4b2a      	ldr	r3, [pc, #168]	@ (80093d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009328:	0a5b      	lsrs	r3, r3, #9
 800932a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800932e:	ee07 3a90 	vmov	s15, r3
 8009332:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009336:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800933a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800933e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009342:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009346:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800934a:	ee17 2a90 	vmov	r2, s15
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8009352:	4b1f      	ldr	r3, [pc, #124]	@ (80093d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009356:	0c1b      	lsrs	r3, r3, #16
 8009358:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800935c:	ee07 3a90 	vmov	s15, r3
 8009360:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009364:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009368:	ee37 7a87 	vadd.f32	s14, s15, s14
 800936c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009370:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009374:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009378:	ee17 2a90 	vmov	r2, s15
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8009380:	4b13      	ldr	r3, [pc, #76]	@ (80093d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009384:	0e1b      	lsrs	r3, r3, #24
 8009386:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800938a:	ee07 3a90 	vmov	s15, r3
 800938e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009392:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009396:	ee37 7a87 	vadd.f32	s14, s15, s14
 800939a:	edd7 6a07 	vldr	s13, [r7, #28]
 800939e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80093a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80093a6:	ee17 2a90 	vmov	r2, s15
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80093ae:	e008      	b.n	80093c2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2200      	movs	r2, #0
 80093b4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	2200      	movs	r2, #0
 80093ba:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2200      	movs	r2, #0
 80093c0:	609a      	str	r2, [r3, #8]
}
 80093c2:	bf00      	nop
 80093c4:	3724      	adds	r7, #36	@ 0x24
 80093c6:	46bd      	mov	sp, r7
 80093c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093cc:	4770      	bx	lr
 80093ce:	bf00      	nop
 80093d0:	58024400 	.word	0x58024400
 80093d4:	03d09000 	.word	0x03d09000
 80093d8:	46000000 	.word	0x46000000
 80093dc:	4c742400 	.word	0x4c742400
 80093e0:	4a742400 	.word	0x4a742400
 80093e4:	4bb71b00 	.word	0x4bb71b00

080093e8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b089      	sub	sp, #36	@ 0x24
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80093f0:	4ba0      	ldr	r3, [pc, #640]	@ (8009674 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093f4:	f003 0303 	and.w	r3, r3, #3
 80093f8:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80093fa:	4b9e      	ldr	r3, [pc, #632]	@ (8009674 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093fe:	091b      	lsrs	r3, r3, #4
 8009400:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009404:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009406:	4b9b      	ldr	r3, [pc, #620]	@ (8009674 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800940a:	f003 0301 	and.w	r3, r3, #1
 800940e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009410:	4b98      	ldr	r3, [pc, #608]	@ (8009674 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009412:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009414:	08db      	lsrs	r3, r3, #3
 8009416:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800941a:	693a      	ldr	r2, [r7, #16]
 800941c:	fb02 f303 	mul.w	r3, r2, r3
 8009420:	ee07 3a90 	vmov	s15, r3
 8009424:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009428:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800942c:	697b      	ldr	r3, [r7, #20]
 800942e:	2b00      	cmp	r3, #0
 8009430:	f000 8111 	beq.w	8009656 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8009434:	69bb      	ldr	r3, [r7, #24]
 8009436:	2b02      	cmp	r3, #2
 8009438:	f000 8083 	beq.w	8009542 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800943c:	69bb      	ldr	r3, [r7, #24]
 800943e:	2b02      	cmp	r3, #2
 8009440:	f200 80a1 	bhi.w	8009586 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8009444:	69bb      	ldr	r3, [r7, #24]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d003      	beq.n	8009452 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800944a:	69bb      	ldr	r3, [r7, #24]
 800944c:	2b01      	cmp	r3, #1
 800944e:	d056      	beq.n	80094fe <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8009450:	e099      	b.n	8009586 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009452:	4b88      	ldr	r3, [pc, #544]	@ (8009674 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	f003 0320 	and.w	r3, r3, #32
 800945a:	2b00      	cmp	r3, #0
 800945c:	d02d      	beq.n	80094ba <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800945e:	4b85      	ldr	r3, [pc, #532]	@ (8009674 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	08db      	lsrs	r3, r3, #3
 8009464:	f003 0303 	and.w	r3, r3, #3
 8009468:	4a83      	ldr	r2, [pc, #524]	@ (8009678 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800946a:	fa22 f303 	lsr.w	r3, r2, r3
 800946e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009470:	68bb      	ldr	r3, [r7, #8]
 8009472:	ee07 3a90 	vmov	s15, r3
 8009476:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800947a:	697b      	ldr	r3, [r7, #20]
 800947c:	ee07 3a90 	vmov	s15, r3
 8009480:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009484:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009488:	4b7a      	ldr	r3, [pc, #488]	@ (8009674 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800948a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800948c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009490:	ee07 3a90 	vmov	s15, r3
 8009494:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009498:	ed97 6a03 	vldr	s12, [r7, #12]
 800949c:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800967c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80094a0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094b4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80094b8:	e087      	b.n	80095ca <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80094ba:	697b      	ldr	r3, [r7, #20]
 80094bc:	ee07 3a90 	vmov	s15, r3
 80094c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094c4:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8009680 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80094c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094cc:	4b69      	ldr	r3, [pc, #420]	@ (8009674 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094d4:	ee07 3a90 	vmov	s15, r3
 80094d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094dc:	ed97 6a03 	vldr	s12, [r7, #12]
 80094e0:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800967c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80094e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094ec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094f8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80094fc:	e065      	b.n	80095ca <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80094fe:	697b      	ldr	r3, [r7, #20]
 8009500:	ee07 3a90 	vmov	s15, r3
 8009504:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009508:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8009684 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800950c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009510:	4b58      	ldr	r3, [pc, #352]	@ (8009674 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009514:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009518:	ee07 3a90 	vmov	s15, r3
 800951c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009520:	ed97 6a03 	vldr	s12, [r7, #12]
 8009524:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800967c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009528:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800952c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009530:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009534:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009538:	ee67 7a27 	vmul.f32	s15, s14, s15
 800953c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009540:	e043      	b.n	80095ca <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009542:	697b      	ldr	r3, [r7, #20]
 8009544:	ee07 3a90 	vmov	s15, r3
 8009548:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800954c:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8009688 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8009550:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009554:	4b47      	ldr	r3, [pc, #284]	@ (8009674 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009558:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800955c:	ee07 3a90 	vmov	s15, r3
 8009560:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009564:	ed97 6a03 	vldr	s12, [r7, #12]
 8009568:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800967c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800956c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009570:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009574:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009578:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800957c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009580:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009584:	e021      	b.n	80095ca <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009586:	697b      	ldr	r3, [r7, #20]
 8009588:	ee07 3a90 	vmov	s15, r3
 800958c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009590:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8009680 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009594:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009598:	4b36      	ldr	r3, [pc, #216]	@ (8009674 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800959a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800959c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095a0:	ee07 3a90 	vmov	s15, r3
 80095a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095a8:	ed97 6a03 	vldr	s12, [r7, #12]
 80095ac:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800967c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80095b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80095bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095c4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80095c8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80095ca:	4b2a      	ldr	r3, [pc, #168]	@ (8009674 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80095cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095ce:	0a5b      	lsrs	r3, r3, #9
 80095d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095d4:	ee07 3a90 	vmov	s15, r3
 80095d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095dc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80095e0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80095e4:	edd7 6a07 	vldr	s13, [r7, #28]
 80095e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095f0:	ee17 2a90 	vmov	r2, s15
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80095f8:	4b1e      	ldr	r3, [pc, #120]	@ (8009674 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80095fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095fc:	0c1b      	lsrs	r3, r3, #16
 80095fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009602:	ee07 3a90 	vmov	s15, r3
 8009606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800960a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800960e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009612:	edd7 6a07 	vldr	s13, [r7, #28]
 8009616:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800961a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800961e:	ee17 2a90 	vmov	r2, s15
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8009626:	4b13      	ldr	r3, [pc, #76]	@ (8009674 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800962a:	0e1b      	lsrs	r3, r3, #24
 800962c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009630:	ee07 3a90 	vmov	s15, r3
 8009634:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009638:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800963c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009640:	edd7 6a07 	vldr	s13, [r7, #28]
 8009644:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009648:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800964c:	ee17 2a90 	vmov	r2, s15
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8009654:	e008      	b.n	8009668 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2200      	movs	r2, #0
 800965a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2200      	movs	r2, #0
 8009660:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	2200      	movs	r2, #0
 8009666:	609a      	str	r2, [r3, #8]
}
 8009668:	bf00      	nop
 800966a:	3724      	adds	r7, #36	@ 0x24
 800966c:	46bd      	mov	sp, r7
 800966e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009672:	4770      	bx	lr
 8009674:	58024400 	.word	0x58024400
 8009678:	03d09000 	.word	0x03d09000
 800967c:	46000000 	.word	0x46000000
 8009680:	4c742400 	.word	0x4c742400
 8009684:	4a742400 	.word	0x4a742400
 8009688:	4bb71b00 	.word	0x4bb71b00

0800968c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b084      	sub	sp, #16
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
 8009694:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009696:	2300      	movs	r3, #0
 8009698:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800969a:	4b53      	ldr	r3, [pc, #332]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 800969c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800969e:	f003 0303 	and.w	r3, r3, #3
 80096a2:	2b03      	cmp	r3, #3
 80096a4:	d101      	bne.n	80096aa <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80096a6:	2301      	movs	r3, #1
 80096a8:	e099      	b.n	80097de <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80096aa:	4b4f      	ldr	r3, [pc, #316]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	4a4e      	ldr	r2, [pc, #312]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 80096b0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80096b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80096b6:	f7f9 f943 	bl	8002940 <HAL_GetTick>
 80096ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80096bc:	e008      	b.n	80096d0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80096be:	f7f9 f93f 	bl	8002940 <HAL_GetTick>
 80096c2:	4602      	mov	r2, r0
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	1ad3      	subs	r3, r2, r3
 80096c8:	2b02      	cmp	r3, #2
 80096ca:	d901      	bls.n	80096d0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80096cc:	2303      	movs	r3, #3
 80096ce:	e086      	b.n	80097de <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80096d0:	4b45      	ldr	r3, [pc, #276]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d1f0      	bne.n	80096be <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80096dc:	4b42      	ldr	r3, [pc, #264]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 80096de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096e0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	031b      	lsls	r3, r3, #12
 80096ea:	493f      	ldr	r1, [pc, #252]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 80096ec:	4313      	orrs	r3, r2
 80096ee:	628b      	str	r3, [r1, #40]	@ 0x28
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	685b      	ldr	r3, [r3, #4]
 80096f4:	3b01      	subs	r3, #1
 80096f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	689b      	ldr	r3, [r3, #8]
 80096fe:	3b01      	subs	r3, #1
 8009700:	025b      	lsls	r3, r3, #9
 8009702:	b29b      	uxth	r3, r3
 8009704:	431a      	orrs	r2, r3
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	68db      	ldr	r3, [r3, #12]
 800970a:	3b01      	subs	r3, #1
 800970c:	041b      	lsls	r3, r3, #16
 800970e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009712:	431a      	orrs	r2, r3
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	691b      	ldr	r3, [r3, #16]
 8009718:	3b01      	subs	r3, #1
 800971a:	061b      	lsls	r3, r3, #24
 800971c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009720:	4931      	ldr	r1, [pc, #196]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 8009722:	4313      	orrs	r3, r2
 8009724:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8009726:	4b30      	ldr	r3, [pc, #192]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 8009728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800972a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	695b      	ldr	r3, [r3, #20]
 8009732:	492d      	ldr	r1, [pc, #180]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 8009734:	4313      	orrs	r3, r2
 8009736:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009738:	4b2b      	ldr	r3, [pc, #172]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 800973a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800973c:	f023 0220 	bic.w	r2, r3, #32
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	699b      	ldr	r3, [r3, #24]
 8009744:	4928      	ldr	r1, [pc, #160]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 8009746:	4313      	orrs	r3, r2
 8009748:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800974a:	4b27      	ldr	r3, [pc, #156]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 800974c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800974e:	4a26      	ldr	r2, [pc, #152]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 8009750:	f023 0310 	bic.w	r3, r3, #16
 8009754:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009756:	4b24      	ldr	r3, [pc, #144]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 8009758:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800975a:	4b24      	ldr	r3, [pc, #144]	@ (80097ec <RCCEx_PLL2_Config+0x160>)
 800975c:	4013      	ands	r3, r2
 800975e:	687a      	ldr	r2, [r7, #4]
 8009760:	69d2      	ldr	r2, [r2, #28]
 8009762:	00d2      	lsls	r2, r2, #3
 8009764:	4920      	ldr	r1, [pc, #128]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 8009766:	4313      	orrs	r3, r2
 8009768:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800976a:	4b1f      	ldr	r3, [pc, #124]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 800976c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800976e:	4a1e      	ldr	r2, [pc, #120]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 8009770:	f043 0310 	orr.w	r3, r3, #16
 8009774:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d106      	bne.n	800978a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800977c:	4b1a      	ldr	r3, [pc, #104]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 800977e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009780:	4a19      	ldr	r2, [pc, #100]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 8009782:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009786:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009788:	e00f      	b.n	80097aa <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	2b01      	cmp	r3, #1
 800978e:	d106      	bne.n	800979e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009790:	4b15      	ldr	r3, [pc, #84]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 8009792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009794:	4a14      	ldr	r2, [pc, #80]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 8009796:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800979a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800979c:	e005      	b.n	80097aa <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800979e:	4b12      	ldr	r3, [pc, #72]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 80097a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097a2:	4a11      	ldr	r2, [pc, #68]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 80097a4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80097a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80097aa:	4b0f      	ldr	r3, [pc, #60]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	4a0e      	ldr	r2, [pc, #56]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 80097b0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80097b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80097b6:	f7f9 f8c3 	bl	8002940 <HAL_GetTick>
 80097ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80097bc:	e008      	b.n	80097d0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80097be:	f7f9 f8bf 	bl	8002940 <HAL_GetTick>
 80097c2:	4602      	mov	r2, r0
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	1ad3      	subs	r3, r2, r3
 80097c8:	2b02      	cmp	r3, #2
 80097ca:	d901      	bls.n	80097d0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80097cc:	2303      	movs	r3, #3
 80097ce:	e006      	b.n	80097de <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80097d0:	4b05      	ldr	r3, [pc, #20]	@ (80097e8 <RCCEx_PLL2_Config+0x15c>)
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d0f0      	beq.n	80097be <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80097dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80097de:	4618      	mov	r0, r3
 80097e0:	3710      	adds	r7, #16
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}
 80097e6:	bf00      	nop
 80097e8:	58024400 	.word	0x58024400
 80097ec:	ffff0007 	.word	0xffff0007

080097f0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b084      	sub	sp, #16
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
 80097f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80097fa:	2300      	movs	r3, #0
 80097fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80097fe:	4b53      	ldr	r3, [pc, #332]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 8009800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009802:	f003 0303 	and.w	r3, r3, #3
 8009806:	2b03      	cmp	r3, #3
 8009808:	d101      	bne.n	800980e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800980a:	2301      	movs	r3, #1
 800980c:	e099      	b.n	8009942 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800980e:	4b4f      	ldr	r3, [pc, #316]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	4a4e      	ldr	r2, [pc, #312]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 8009814:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009818:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800981a:	f7f9 f891 	bl	8002940 <HAL_GetTick>
 800981e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009820:	e008      	b.n	8009834 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009822:	f7f9 f88d 	bl	8002940 <HAL_GetTick>
 8009826:	4602      	mov	r2, r0
 8009828:	68bb      	ldr	r3, [r7, #8]
 800982a:	1ad3      	subs	r3, r2, r3
 800982c:	2b02      	cmp	r3, #2
 800982e:	d901      	bls.n	8009834 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009830:	2303      	movs	r3, #3
 8009832:	e086      	b.n	8009942 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009834:	4b45      	ldr	r3, [pc, #276]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800983c:	2b00      	cmp	r3, #0
 800983e:	d1f0      	bne.n	8009822 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009840:	4b42      	ldr	r3, [pc, #264]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 8009842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009844:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	051b      	lsls	r3, r3, #20
 800984e:	493f      	ldr	r1, [pc, #252]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 8009850:	4313      	orrs	r3, r2
 8009852:	628b      	str	r3, [r1, #40]	@ 0x28
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	685b      	ldr	r3, [r3, #4]
 8009858:	3b01      	subs	r3, #1
 800985a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	689b      	ldr	r3, [r3, #8]
 8009862:	3b01      	subs	r3, #1
 8009864:	025b      	lsls	r3, r3, #9
 8009866:	b29b      	uxth	r3, r3
 8009868:	431a      	orrs	r2, r3
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	68db      	ldr	r3, [r3, #12]
 800986e:	3b01      	subs	r3, #1
 8009870:	041b      	lsls	r3, r3, #16
 8009872:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009876:	431a      	orrs	r2, r3
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	691b      	ldr	r3, [r3, #16]
 800987c:	3b01      	subs	r3, #1
 800987e:	061b      	lsls	r3, r3, #24
 8009880:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009884:	4931      	ldr	r1, [pc, #196]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 8009886:	4313      	orrs	r3, r2
 8009888:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800988a:	4b30      	ldr	r3, [pc, #192]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 800988c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800988e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	695b      	ldr	r3, [r3, #20]
 8009896:	492d      	ldr	r1, [pc, #180]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 8009898:	4313      	orrs	r3, r2
 800989a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800989c:	4b2b      	ldr	r3, [pc, #172]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 800989e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098a0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	699b      	ldr	r3, [r3, #24]
 80098a8:	4928      	ldr	r1, [pc, #160]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 80098aa:	4313      	orrs	r3, r2
 80098ac:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80098ae:	4b27      	ldr	r3, [pc, #156]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 80098b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098b2:	4a26      	ldr	r2, [pc, #152]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 80098b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80098b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80098ba:	4b24      	ldr	r3, [pc, #144]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 80098bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80098be:	4b24      	ldr	r3, [pc, #144]	@ (8009950 <RCCEx_PLL3_Config+0x160>)
 80098c0:	4013      	ands	r3, r2
 80098c2:	687a      	ldr	r2, [r7, #4]
 80098c4:	69d2      	ldr	r2, [r2, #28]
 80098c6:	00d2      	lsls	r2, r2, #3
 80098c8:	4920      	ldr	r1, [pc, #128]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 80098ca:	4313      	orrs	r3, r2
 80098cc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80098ce:	4b1f      	ldr	r3, [pc, #124]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 80098d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098d2:	4a1e      	ldr	r2, [pc, #120]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 80098d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80098d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d106      	bne.n	80098ee <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80098e0:	4b1a      	ldr	r3, [pc, #104]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 80098e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098e4:	4a19      	ldr	r2, [pc, #100]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 80098e6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80098ea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80098ec:	e00f      	b.n	800990e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	2b01      	cmp	r3, #1
 80098f2:	d106      	bne.n	8009902 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80098f4:	4b15      	ldr	r3, [pc, #84]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 80098f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098f8:	4a14      	ldr	r2, [pc, #80]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 80098fa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80098fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009900:	e005      	b.n	800990e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009902:	4b12      	ldr	r3, [pc, #72]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 8009904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009906:	4a11      	ldr	r2, [pc, #68]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 8009908:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800990c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800990e:	4b0f      	ldr	r3, [pc, #60]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	4a0e      	ldr	r2, [pc, #56]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 8009914:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009918:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800991a:	f7f9 f811 	bl	8002940 <HAL_GetTick>
 800991e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009920:	e008      	b.n	8009934 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009922:	f7f9 f80d 	bl	8002940 <HAL_GetTick>
 8009926:	4602      	mov	r2, r0
 8009928:	68bb      	ldr	r3, [r7, #8]
 800992a:	1ad3      	subs	r3, r2, r3
 800992c:	2b02      	cmp	r3, #2
 800992e:	d901      	bls.n	8009934 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009930:	2303      	movs	r3, #3
 8009932:	e006      	b.n	8009942 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009934:	4b05      	ldr	r3, [pc, #20]	@ (800994c <RCCEx_PLL3_Config+0x15c>)
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800993c:	2b00      	cmp	r3, #0
 800993e:	d0f0      	beq.n	8009922 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009940:	7bfb      	ldrb	r3, [r7, #15]
}
 8009942:	4618      	mov	r0, r3
 8009944:	3710      	adds	r7, #16
 8009946:	46bd      	mov	sp, r7
 8009948:	bd80      	pop	{r7, pc}
 800994a:	bf00      	nop
 800994c:	58024400 	.word	0x58024400
 8009950:	ffff0007 	.word	0xffff0007

08009954 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b082      	sub	sp, #8
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d101      	bne.n	8009966 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009962:	2301      	movs	r3, #1
 8009964:	e042      	b.n	80099ec <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800996c:	2b00      	cmp	r3, #0
 800996e:	d106      	bne.n	800997e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2200      	movs	r2, #0
 8009974:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009978:	6878      	ldr	r0, [r7, #4]
 800997a:	f7f8 fde1 	bl	8002540 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2224      	movs	r2, #36	@ 0x24
 8009982:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	681a      	ldr	r2, [r3, #0]
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	f022 0201 	bic.w	r2, r2, #1
 8009994:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800999a:	2b00      	cmp	r3, #0
 800999c:	d002      	beq.n	80099a4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f000 ff38 	bl	800a814 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80099a4:	6878      	ldr	r0, [r7, #4]
 80099a6:	f000 f8c9 	bl	8009b3c <UART_SetConfig>
 80099aa:	4603      	mov	r3, r0
 80099ac:	2b01      	cmp	r3, #1
 80099ae:	d101      	bne.n	80099b4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80099b0:	2301      	movs	r3, #1
 80099b2:	e01b      	b.n	80099ec <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	685a      	ldr	r2, [r3, #4]
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80099c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	689a      	ldr	r2, [r3, #8]
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80099d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	681a      	ldr	r2, [r3, #0]
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	f042 0201 	orr.w	r2, r2, #1
 80099e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f000 ffb7 	bl	800a958 <UART_CheckIdleState>
 80099ea:	4603      	mov	r3, r0
}
 80099ec:	4618      	mov	r0, r3
 80099ee:	3708      	adds	r7, #8
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}

080099f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b08a      	sub	sp, #40	@ 0x28
 80099f8:	af02      	add	r7, sp, #8
 80099fa:	60f8      	str	r0, [r7, #12]
 80099fc:	60b9      	str	r1, [r7, #8]
 80099fe:	603b      	str	r3, [r7, #0]
 8009a00:	4613      	mov	r3, r2
 8009a02:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a0a:	2b20      	cmp	r3, #32
 8009a0c:	d17b      	bne.n	8009b06 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d002      	beq.n	8009a1a <HAL_UART_Transmit+0x26>
 8009a14:	88fb      	ldrh	r3, [r7, #6]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d101      	bne.n	8009a1e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	e074      	b.n	8009b08 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	2200      	movs	r2, #0
 8009a22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	2221      	movs	r2, #33	@ 0x21
 8009a2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009a2e:	f7f8 ff87 	bl	8002940 <HAL_GetTick>
 8009a32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	88fa      	ldrh	r2, [r7, #6]
 8009a38:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	88fa      	ldrh	r2, [r7, #6]
 8009a40:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	689b      	ldr	r3, [r3, #8]
 8009a48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a4c:	d108      	bne.n	8009a60 <HAL_UART_Transmit+0x6c>
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	691b      	ldr	r3, [r3, #16]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d104      	bne.n	8009a60 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009a56:	2300      	movs	r3, #0
 8009a58:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009a5a:	68bb      	ldr	r3, [r7, #8]
 8009a5c:	61bb      	str	r3, [r7, #24]
 8009a5e:	e003      	b.n	8009a68 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009a64:	2300      	movs	r3, #0
 8009a66:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009a68:	e030      	b.n	8009acc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009a6a:	683b      	ldr	r3, [r7, #0]
 8009a6c:	9300      	str	r3, [sp, #0]
 8009a6e:	697b      	ldr	r3, [r7, #20]
 8009a70:	2200      	movs	r2, #0
 8009a72:	2180      	movs	r1, #128	@ 0x80
 8009a74:	68f8      	ldr	r0, [r7, #12]
 8009a76:	f001 f819 	bl	800aaac <UART_WaitOnFlagUntilTimeout>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d005      	beq.n	8009a8c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	2220      	movs	r2, #32
 8009a84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009a88:	2303      	movs	r3, #3
 8009a8a:	e03d      	b.n	8009b08 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009a8c:	69fb      	ldr	r3, [r7, #28]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d10b      	bne.n	8009aaa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009a92:	69bb      	ldr	r3, [r7, #24]
 8009a94:	881b      	ldrh	r3, [r3, #0]
 8009a96:	461a      	mov	r2, r3
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009aa0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009aa2:	69bb      	ldr	r3, [r7, #24]
 8009aa4:	3302      	adds	r3, #2
 8009aa6:	61bb      	str	r3, [r7, #24]
 8009aa8:	e007      	b.n	8009aba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009aaa:	69fb      	ldr	r3, [r7, #28]
 8009aac:	781a      	ldrb	r2, [r3, #0]
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009ab4:	69fb      	ldr	r3, [r7, #28]
 8009ab6:	3301      	adds	r3, #1
 8009ab8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009ac0:	b29b      	uxth	r3, r3
 8009ac2:	3b01      	subs	r3, #1
 8009ac4:	b29a      	uxth	r2, r3
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009ad2:	b29b      	uxth	r3, r3
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d1c8      	bne.n	8009a6a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	9300      	str	r3, [sp, #0]
 8009adc:	697b      	ldr	r3, [r7, #20]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	2140      	movs	r1, #64	@ 0x40
 8009ae2:	68f8      	ldr	r0, [r7, #12]
 8009ae4:	f000 ffe2 	bl	800aaac <UART_WaitOnFlagUntilTimeout>
 8009ae8:	4603      	mov	r3, r0
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d005      	beq.n	8009afa <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	2220      	movs	r2, #32
 8009af2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009af6:	2303      	movs	r3, #3
 8009af8:	e006      	b.n	8009b08 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	2220      	movs	r2, #32
 8009afe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009b02:	2300      	movs	r3, #0
 8009b04:	e000      	b.n	8009b08 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009b06:	2302      	movs	r3, #2
  }
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3720      	adds	r7, #32
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}

08009b10 <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 8009b10:	b480      	push	{r7}
 8009b12:	b085      	sub	sp, #20
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b1e:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b26:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8009b28:	68fa      	ldr	r2, [r7, #12]
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	4313      	orrs	r3, r2
}
 8009b2e:	4618      	mov	r0, r3
 8009b30:	3714      	adds	r7, #20
 8009b32:	46bd      	mov	sp, r7
 8009b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b38:	4770      	bx	lr
	...

08009b3c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009b3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009b40:	b092      	sub	sp, #72	@ 0x48
 8009b42:	af00      	add	r7, sp, #0
 8009b44:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009b46:	2300      	movs	r3, #0
 8009b48:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009b4c:	697b      	ldr	r3, [r7, #20]
 8009b4e:	689a      	ldr	r2, [r3, #8]
 8009b50:	697b      	ldr	r3, [r7, #20]
 8009b52:	691b      	ldr	r3, [r3, #16]
 8009b54:	431a      	orrs	r2, r3
 8009b56:	697b      	ldr	r3, [r7, #20]
 8009b58:	695b      	ldr	r3, [r3, #20]
 8009b5a:	431a      	orrs	r2, r3
 8009b5c:	697b      	ldr	r3, [r7, #20]
 8009b5e:	69db      	ldr	r3, [r3, #28]
 8009b60:	4313      	orrs	r3, r2
 8009b62:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009b64:	697b      	ldr	r3, [r7, #20]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	681a      	ldr	r2, [r3, #0]
 8009b6a:	4bbe      	ldr	r3, [pc, #760]	@ (8009e64 <UART_SetConfig+0x328>)
 8009b6c:	4013      	ands	r3, r2
 8009b6e:	697a      	ldr	r2, [r7, #20]
 8009b70:	6812      	ldr	r2, [r2, #0]
 8009b72:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009b74:	430b      	orrs	r3, r1
 8009b76:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	685b      	ldr	r3, [r3, #4]
 8009b7e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009b82:	697b      	ldr	r3, [r7, #20]
 8009b84:	68da      	ldr	r2, [r3, #12]
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	430a      	orrs	r2, r1
 8009b8c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009b8e:	697b      	ldr	r3, [r7, #20]
 8009b90:	699b      	ldr	r3, [r3, #24]
 8009b92:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009b94:	697b      	ldr	r3, [r7, #20]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	4ab3      	ldr	r2, [pc, #716]	@ (8009e68 <UART_SetConfig+0x32c>)
 8009b9a:	4293      	cmp	r3, r2
 8009b9c:	d004      	beq.n	8009ba8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009b9e:	697b      	ldr	r3, [r7, #20]
 8009ba0:	6a1b      	ldr	r3, [r3, #32]
 8009ba2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ba4:	4313      	orrs	r3, r2
 8009ba6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009ba8:	697b      	ldr	r3, [r7, #20]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	689a      	ldr	r2, [r3, #8]
 8009bae:	4baf      	ldr	r3, [pc, #700]	@ (8009e6c <UART_SetConfig+0x330>)
 8009bb0:	4013      	ands	r3, r2
 8009bb2:	697a      	ldr	r2, [r7, #20]
 8009bb4:	6812      	ldr	r2, [r2, #0]
 8009bb6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009bb8:	430b      	orrs	r3, r1
 8009bba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009bbc:	697b      	ldr	r3, [r7, #20]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bc2:	f023 010f 	bic.w	r1, r3, #15
 8009bc6:	697b      	ldr	r3, [r7, #20]
 8009bc8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009bca:	697b      	ldr	r3, [r7, #20]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	430a      	orrs	r2, r1
 8009bd0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	4aa6      	ldr	r2, [pc, #664]	@ (8009e70 <UART_SetConfig+0x334>)
 8009bd8:	4293      	cmp	r3, r2
 8009bda:	d177      	bne.n	8009ccc <UART_SetConfig+0x190>
 8009bdc:	4ba5      	ldr	r3, [pc, #660]	@ (8009e74 <UART_SetConfig+0x338>)
 8009bde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009be0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009be4:	2b28      	cmp	r3, #40	@ 0x28
 8009be6:	d86d      	bhi.n	8009cc4 <UART_SetConfig+0x188>
 8009be8:	a201      	add	r2, pc, #4	@ (adr r2, 8009bf0 <UART_SetConfig+0xb4>)
 8009bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bee:	bf00      	nop
 8009bf0:	08009c95 	.word	0x08009c95
 8009bf4:	08009cc5 	.word	0x08009cc5
 8009bf8:	08009cc5 	.word	0x08009cc5
 8009bfc:	08009cc5 	.word	0x08009cc5
 8009c00:	08009cc5 	.word	0x08009cc5
 8009c04:	08009cc5 	.word	0x08009cc5
 8009c08:	08009cc5 	.word	0x08009cc5
 8009c0c:	08009cc5 	.word	0x08009cc5
 8009c10:	08009c9d 	.word	0x08009c9d
 8009c14:	08009cc5 	.word	0x08009cc5
 8009c18:	08009cc5 	.word	0x08009cc5
 8009c1c:	08009cc5 	.word	0x08009cc5
 8009c20:	08009cc5 	.word	0x08009cc5
 8009c24:	08009cc5 	.word	0x08009cc5
 8009c28:	08009cc5 	.word	0x08009cc5
 8009c2c:	08009cc5 	.word	0x08009cc5
 8009c30:	08009ca5 	.word	0x08009ca5
 8009c34:	08009cc5 	.word	0x08009cc5
 8009c38:	08009cc5 	.word	0x08009cc5
 8009c3c:	08009cc5 	.word	0x08009cc5
 8009c40:	08009cc5 	.word	0x08009cc5
 8009c44:	08009cc5 	.word	0x08009cc5
 8009c48:	08009cc5 	.word	0x08009cc5
 8009c4c:	08009cc5 	.word	0x08009cc5
 8009c50:	08009cad 	.word	0x08009cad
 8009c54:	08009cc5 	.word	0x08009cc5
 8009c58:	08009cc5 	.word	0x08009cc5
 8009c5c:	08009cc5 	.word	0x08009cc5
 8009c60:	08009cc5 	.word	0x08009cc5
 8009c64:	08009cc5 	.word	0x08009cc5
 8009c68:	08009cc5 	.word	0x08009cc5
 8009c6c:	08009cc5 	.word	0x08009cc5
 8009c70:	08009cb5 	.word	0x08009cb5
 8009c74:	08009cc5 	.word	0x08009cc5
 8009c78:	08009cc5 	.word	0x08009cc5
 8009c7c:	08009cc5 	.word	0x08009cc5
 8009c80:	08009cc5 	.word	0x08009cc5
 8009c84:	08009cc5 	.word	0x08009cc5
 8009c88:	08009cc5 	.word	0x08009cc5
 8009c8c:	08009cc5 	.word	0x08009cc5
 8009c90:	08009cbd 	.word	0x08009cbd
 8009c94:	2301      	movs	r3, #1
 8009c96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c9a:	e326      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009c9c:	2304      	movs	r3, #4
 8009c9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ca2:	e322      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009ca4:	2308      	movs	r3, #8
 8009ca6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009caa:	e31e      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009cac:	2310      	movs	r3, #16
 8009cae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cb2:	e31a      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009cb4:	2320      	movs	r3, #32
 8009cb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cba:	e316      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009cbc:	2340      	movs	r3, #64	@ 0x40
 8009cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cc2:	e312      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009cc4:	2380      	movs	r3, #128	@ 0x80
 8009cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cca:	e30e      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009ccc:	697b      	ldr	r3, [r7, #20]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	4a69      	ldr	r2, [pc, #420]	@ (8009e78 <UART_SetConfig+0x33c>)
 8009cd2:	4293      	cmp	r3, r2
 8009cd4:	d130      	bne.n	8009d38 <UART_SetConfig+0x1fc>
 8009cd6:	4b67      	ldr	r3, [pc, #412]	@ (8009e74 <UART_SetConfig+0x338>)
 8009cd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009cda:	f003 0307 	and.w	r3, r3, #7
 8009cde:	2b05      	cmp	r3, #5
 8009ce0:	d826      	bhi.n	8009d30 <UART_SetConfig+0x1f4>
 8009ce2:	a201      	add	r2, pc, #4	@ (adr r2, 8009ce8 <UART_SetConfig+0x1ac>)
 8009ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ce8:	08009d01 	.word	0x08009d01
 8009cec:	08009d09 	.word	0x08009d09
 8009cf0:	08009d11 	.word	0x08009d11
 8009cf4:	08009d19 	.word	0x08009d19
 8009cf8:	08009d21 	.word	0x08009d21
 8009cfc:	08009d29 	.word	0x08009d29
 8009d00:	2300      	movs	r3, #0
 8009d02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d06:	e2f0      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009d08:	2304      	movs	r3, #4
 8009d0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d0e:	e2ec      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009d10:	2308      	movs	r3, #8
 8009d12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d16:	e2e8      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009d18:	2310      	movs	r3, #16
 8009d1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d1e:	e2e4      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009d20:	2320      	movs	r3, #32
 8009d22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d26:	e2e0      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009d28:	2340      	movs	r3, #64	@ 0x40
 8009d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d2e:	e2dc      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009d30:	2380      	movs	r3, #128	@ 0x80
 8009d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d36:	e2d8      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009d38:	697b      	ldr	r3, [r7, #20]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	4a4f      	ldr	r2, [pc, #316]	@ (8009e7c <UART_SetConfig+0x340>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d130      	bne.n	8009da4 <UART_SetConfig+0x268>
 8009d42:	4b4c      	ldr	r3, [pc, #304]	@ (8009e74 <UART_SetConfig+0x338>)
 8009d44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d46:	f003 0307 	and.w	r3, r3, #7
 8009d4a:	2b05      	cmp	r3, #5
 8009d4c:	d826      	bhi.n	8009d9c <UART_SetConfig+0x260>
 8009d4e:	a201      	add	r2, pc, #4	@ (adr r2, 8009d54 <UART_SetConfig+0x218>)
 8009d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d54:	08009d6d 	.word	0x08009d6d
 8009d58:	08009d75 	.word	0x08009d75
 8009d5c:	08009d7d 	.word	0x08009d7d
 8009d60:	08009d85 	.word	0x08009d85
 8009d64:	08009d8d 	.word	0x08009d8d
 8009d68:	08009d95 	.word	0x08009d95
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d72:	e2ba      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009d74:	2304      	movs	r3, #4
 8009d76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d7a:	e2b6      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009d7c:	2308      	movs	r3, #8
 8009d7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d82:	e2b2      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009d84:	2310      	movs	r3, #16
 8009d86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d8a:	e2ae      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009d8c:	2320      	movs	r3, #32
 8009d8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d92:	e2aa      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009d94:	2340      	movs	r3, #64	@ 0x40
 8009d96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d9a:	e2a6      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009d9c:	2380      	movs	r3, #128	@ 0x80
 8009d9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009da2:	e2a2      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009da4:	697b      	ldr	r3, [r7, #20]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	4a35      	ldr	r2, [pc, #212]	@ (8009e80 <UART_SetConfig+0x344>)
 8009daa:	4293      	cmp	r3, r2
 8009dac:	d130      	bne.n	8009e10 <UART_SetConfig+0x2d4>
 8009dae:	4b31      	ldr	r3, [pc, #196]	@ (8009e74 <UART_SetConfig+0x338>)
 8009db0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009db2:	f003 0307 	and.w	r3, r3, #7
 8009db6:	2b05      	cmp	r3, #5
 8009db8:	d826      	bhi.n	8009e08 <UART_SetConfig+0x2cc>
 8009dba:	a201      	add	r2, pc, #4	@ (adr r2, 8009dc0 <UART_SetConfig+0x284>)
 8009dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dc0:	08009dd9 	.word	0x08009dd9
 8009dc4:	08009de1 	.word	0x08009de1
 8009dc8:	08009de9 	.word	0x08009de9
 8009dcc:	08009df1 	.word	0x08009df1
 8009dd0:	08009df9 	.word	0x08009df9
 8009dd4:	08009e01 	.word	0x08009e01
 8009dd8:	2300      	movs	r3, #0
 8009dda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dde:	e284      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009de0:	2304      	movs	r3, #4
 8009de2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009de6:	e280      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009de8:	2308      	movs	r3, #8
 8009dea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dee:	e27c      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009df0:	2310      	movs	r3, #16
 8009df2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009df6:	e278      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009df8:	2320      	movs	r3, #32
 8009dfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dfe:	e274      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009e00:	2340      	movs	r3, #64	@ 0x40
 8009e02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e06:	e270      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009e08:	2380      	movs	r3, #128	@ 0x80
 8009e0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e0e:	e26c      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009e10:	697b      	ldr	r3, [r7, #20]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	4a1b      	ldr	r2, [pc, #108]	@ (8009e84 <UART_SetConfig+0x348>)
 8009e16:	4293      	cmp	r3, r2
 8009e18:	d142      	bne.n	8009ea0 <UART_SetConfig+0x364>
 8009e1a:	4b16      	ldr	r3, [pc, #88]	@ (8009e74 <UART_SetConfig+0x338>)
 8009e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e1e:	f003 0307 	and.w	r3, r3, #7
 8009e22:	2b05      	cmp	r3, #5
 8009e24:	d838      	bhi.n	8009e98 <UART_SetConfig+0x35c>
 8009e26:	a201      	add	r2, pc, #4	@ (adr r2, 8009e2c <UART_SetConfig+0x2f0>)
 8009e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e2c:	08009e45 	.word	0x08009e45
 8009e30:	08009e4d 	.word	0x08009e4d
 8009e34:	08009e55 	.word	0x08009e55
 8009e38:	08009e5d 	.word	0x08009e5d
 8009e3c:	08009e89 	.word	0x08009e89
 8009e40:	08009e91 	.word	0x08009e91
 8009e44:	2300      	movs	r3, #0
 8009e46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e4a:	e24e      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009e4c:	2304      	movs	r3, #4
 8009e4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e52:	e24a      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009e54:	2308      	movs	r3, #8
 8009e56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e5a:	e246      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009e5c:	2310      	movs	r3, #16
 8009e5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e62:	e242      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009e64:	cfff69f3 	.word	0xcfff69f3
 8009e68:	58000c00 	.word	0x58000c00
 8009e6c:	11fff4ff 	.word	0x11fff4ff
 8009e70:	40011000 	.word	0x40011000
 8009e74:	58024400 	.word	0x58024400
 8009e78:	40004400 	.word	0x40004400
 8009e7c:	40004800 	.word	0x40004800
 8009e80:	40004c00 	.word	0x40004c00
 8009e84:	40005000 	.word	0x40005000
 8009e88:	2320      	movs	r3, #32
 8009e8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e8e:	e22c      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009e90:	2340      	movs	r3, #64	@ 0x40
 8009e92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e96:	e228      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009e98:	2380      	movs	r3, #128	@ 0x80
 8009e9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e9e:	e224      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009ea0:	697b      	ldr	r3, [r7, #20]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	4ab1      	ldr	r2, [pc, #708]	@ (800a16c <UART_SetConfig+0x630>)
 8009ea6:	4293      	cmp	r3, r2
 8009ea8:	d176      	bne.n	8009f98 <UART_SetConfig+0x45c>
 8009eaa:	4bb1      	ldr	r3, [pc, #708]	@ (800a170 <UART_SetConfig+0x634>)
 8009eac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009eae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009eb2:	2b28      	cmp	r3, #40	@ 0x28
 8009eb4:	d86c      	bhi.n	8009f90 <UART_SetConfig+0x454>
 8009eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8009ebc <UART_SetConfig+0x380>)
 8009eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ebc:	08009f61 	.word	0x08009f61
 8009ec0:	08009f91 	.word	0x08009f91
 8009ec4:	08009f91 	.word	0x08009f91
 8009ec8:	08009f91 	.word	0x08009f91
 8009ecc:	08009f91 	.word	0x08009f91
 8009ed0:	08009f91 	.word	0x08009f91
 8009ed4:	08009f91 	.word	0x08009f91
 8009ed8:	08009f91 	.word	0x08009f91
 8009edc:	08009f69 	.word	0x08009f69
 8009ee0:	08009f91 	.word	0x08009f91
 8009ee4:	08009f91 	.word	0x08009f91
 8009ee8:	08009f91 	.word	0x08009f91
 8009eec:	08009f91 	.word	0x08009f91
 8009ef0:	08009f91 	.word	0x08009f91
 8009ef4:	08009f91 	.word	0x08009f91
 8009ef8:	08009f91 	.word	0x08009f91
 8009efc:	08009f71 	.word	0x08009f71
 8009f00:	08009f91 	.word	0x08009f91
 8009f04:	08009f91 	.word	0x08009f91
 8009f08:	08009f91 	.word	0x08009f91
 8009f0c:	08009f91 	.word	0x08009f91
 8009f10:	08009f91 	.word	0x08009f91
 8009f14:	08009f91 	.word	0x08009f91
 8009f18:	08009f91 	.word	0x08009f91
 8009f1c:	08009f79 	.word	0x08009f79
 8009f20:	08009f91 	.word	0x08009f91
 8009f24:	08009f91 	.word	0x08009f91
 8009f28:	08009f91 	.word	0x08009f91
 8009f2c:	08009f91 	.word	0x08009f91
 8009f30:	08009f91 	.word	0x08009f91
 8009f34:	08009f91 	.word	0x08009f91
 8009f38:	08009f91 	.word	0x08009f91
 8009f3c:	08009f81 	.word	0x08009f81
 8009f40:	08009f91 	.word	0x08009f91
 8009f44:	08009f91 	.word	0x08009f91
 8009f48:	08009f91 	.word	0x08009f91
 8009f4c:	08009f91 	.word	0x08009f91
 8009f50:	08009f91 	.word	0x08009f91
 8009f54:	08009f91 	.word	0x08009f91
 8009f58:	08009f91 	.word	0x08009f91
 8009f5c:	08009f89 	.word	0x08009f89
 8009f60:	2301      	movs	r3, #1
 8009f62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f66:	e1c0      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009f68:	2304      	movs	r3, #4
 8009f6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f6e:	e1bc      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009f70:	2308      	movs	r3, #8
 8009f72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f76:	e1b8      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009f78:	2310      	movs	r3, #16
 8009f7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f7e:	e1b4      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009f80:	2320      	movs	r3, #32
 8009f82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f86:	e1b0      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009f88:	2340      	movs	r3, #64	@ 0x40
 8009f8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f8e:	e1ac      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009f90:	2380      	movs	r3, #128	@ 0x80
 8009f92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f96:	e1a8      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009f98:	697b      	ldr	r3, [r7, #20]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	4a75      	ldr	r2, [pc, #468]	@ (800a174 <UART_SetConfig+0x638>)
 8009f9e:	4293      	cmp	r3, r2
 8009fa0:	d130      	bne.n	800a004 <UART_SetConfig+0x4c8>
 8009fa2:	4b73      	ldr	r3, [pc, #460]	@ (800a170 <UART_SetConfig+0x634>)
 8009fa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fa6:	f003 0307 	and.w	r3, r3, #7
 8009faa:	2b05      	cmp	r3, #5
 8009fac:	d826      	bhi.n	8009ffc <UART_SetConfig+0x4c0>
 8009fae:	a201      	add	r2, pc, #4	@ (adr r2, 8009fb4 <UART_SetConfig+0x478>)
 8009fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fb4:	08009fcd 	.word	0x08009fcd
 8009fb8:	08009fd5 	.word	0x08009fd5
 8009fbc:	08009fdd 	.word	0x08009fdd
 8009fc0:	08009fe5 	.word	0x08009fe5
 8009fc4:	08009fed 	.word	0x08009fed
 8009fc8:	08009ff5 	.word	0x08009ff5
 8009fcc:	2300      	movs	r3, #0
 8009fce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fd2:	e18a      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009fd4:	2304      	movs	r3, #4
 8009fd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fda:	e186      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009fdc:	2308      	movs	r3, #8
 8009fde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fe2:	e182      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009fe4:	2310      	movs	r3, #16
 8009fe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fea:	e17e      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009fec:	2320      	movs	r3, #32
 8009fee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ff2:	e17a      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009ff4:	2340      	movs	r3, #64	@ 0x40
 8009ff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ffa:	e176      	b.n	800a2ea <UART_SetConfig+0x7ae>
 8009ffc:	2380      	movs	r3, #128	@ 0x80
 8009ffe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a002:	e172      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a004:	697b      	ldr	r3, [r7, #20]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	4a5b      	ldr	r2, [pc, #364]	@ (800a178 <UART_SetConfig+0x63c>)
 800a00a:	4293      	cmp	r3, r2
 800a00c:	d130      	bne.n	800a070 <UART_SetConfig+0x534>
 800a00e:	4b58      	ldr	r3, [pc, #352]	@ (800a170 <UART_SetConfig+0x634>)
 800a010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a012:	f003 0307 	and.w	r3, r3, #7
 800a016:	2b05      	cmp	r3, #5
 800a018:	d826      	bhi.n	800a068 <UART_SetConfig+0x52c>
 800a01a:	a201      	add	r2, pc, #4	@ (adr r2, 800a020 <UART_SetConfig+0x4e4>)
 800a01c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a020:	0800a039 	.word	0x0800a039
 800a024:	0800a041 	.word	0x0800a041
 800a028:	0800a049 	.word	0x0800a049
 800a02c:	0800a051 	.word	0x0800a051
 800a030:	0800a059 	.word	0x0800a059
 800a034:	0800a061 	.word	0x0800a061
 800a038:	2300      	movs	r3, #0
 800a03a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a03e:	e154      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a040:	2304      	movs	r3, #4
 800a042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a046:	e150      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a048:	2308      	movs	r3, #8
 800a04a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a04e:	e14c      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a050:	2310      	movs	r3, #16
 800a052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a056:	e148      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a058:	2320      	movs	r3, #32
 800a05a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a05e:	e144      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a060:	2340      	movs	r3, #64	@ 0x40
 800a062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a066:	e140      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a068:	2380      	movs	r3, #128	@ 0x80
 800a06a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a06e:	e13c      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a070:	697b      	ldr	r3, [r7, #20]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	4a41      	ldr	r2, [pc, #260]	@ (800a17c <UART_SetConfig+0x640>)
 800a076:	4293      	cmp	r3, r2
 800a078:	f040 8082 	bne.w	800a180 <UART_SetConfig+0x644>
 800a07c:	4b3c      	ldr	r3, [pc, #240]	@ (800a170 <UART_SetConfig+0x634>)
 800a07e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a080:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a084:	2b28      	cmp	r3, #40	@ 0x28
 800a086:	d86d      	bhi.n	800a164 <UART_SetConfig+0x628>
 800a088:	a201      	add	r2, pc, #4	@ (adr r2, 800a090 <UART_SetConfig+0x554>)
 800a08a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a08e:	bf00      	nop
 800a090:	0800a135 	.word	0x0800a135
 800a094:	0800a165 	.word	0x0800a165
 800a098:	0800a165 	.word	0x0800a165
 800a09c:	0800a165 	.word	0x0800a165
 800a0a0:	0800a165 	.word	0x0800a165
 800a0a4:	0800a165 	.word	0x0800a165
 800a0a8:	0800a165 	.word	0x0800a165
 800a0ac:	0800a165 	.word	0x0800a165
 800a0b0:	0800a13d 	.word	0x0800a13d
 800a0b4:	0800a165 	.word	0x0800a165
 800a0b8:	0800a165 	.word	0x0800a165
 800a0bc:	0800a165 	.word	0x0800a165
 800a0c0:	0800a165 	.word	0x0800a165
 800a0c4:	0800a165 	.word	0x0800a165
 800a0c8:	0800a165 	.word	0x0800a165
 800a0cc:	0800a165 	.word	0x0800a165
 800a0d0:	0800a145 	.word	0x0800a145
 800a0d4:	0800a165 	.word	0x0800a165
 800a0d8:	0800a165 	.word	0x0800a165
 800a0dc:	0800a165 	.word	0x0800a165
 800a0e0:	0800a165 	.word	0x0800a165
 800a0e4:	0800a165 	.word	0x0800a165
 800a0e8:	0800a165 	.word	0x0800a165
 800a0ec:	0800a165 	.word	0x0800a165
 800a0f0:	0800a14d 	.word	0x0800a14d
 800a0f4:	0800a165 	.word	0x0800a165
 800a0f8:	0800a165 	.word	0x0800a165
 800a0fc:	0800a165 	.word	0x0800a165
 800a100:	0800a165 	.word	0x0800a165
 800a104:	0800a165 	.word	0x0800a165
 800a108:	0800a165 	.word	0x0800a165
 800a10c:	0800a165 	.word	0x0800a165
 800a110:	0800a155 	.word	0x0800a155
 800a114:	0800a165 	.word	0x0800a165
 800a118:	0800a165 	.word	0x0800a165
 800a11c:	0800a165 	.word	0x0800a165
 800a120:	0800a165 	.word	0x0800a165
 800a124:	0800a165 	.word	0x0800a165
 800a128:	0800a165 	.word	0x0800a165
 800a12c:	0800a165 	.word	0x0800a165
 800a130:	0800a15d 	.word	0x0800a15d
 800a134:	2301      	movs	r3, #1
 800a136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a13a:	e0d6      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a13c:	2304      	movs	r3, #4
 800a13e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a142:	e0d2      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a144:	2308      	movs	r3, #8
 800a146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a14a:	e0ce      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a14c:	2310      	movs	r3, #16
 800a14e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a152:	e0ca      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a154:	2320      	movs	r3, #32
 800a156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a15a:	e0c6      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a15c:	2340      	movs	r3, #64	@ 0x40
 800a15e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a162:	e0c2      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a164:	2380      	movs	r3, #128	@ 0x80
 800a166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a16a:	e0be      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a16c:	40011400 	.word	0x40011400
 800a170:	58024400 	.word	0x58024400
 800a174:	40007800 	.word	0x40007800
 800a178:	40007c00 	.word	0x40007c00
 800a17c:	40011800 	.word	0x40011800
 800a180:	697b      	ldr	r3, [r7, #20]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	4aad      	ldr	r2, [pc, #692]	@ (800a43c <UART_SetConfig+0x900>)
 800a186:	4293      	cmp	r3, r2
 800a188:	d176      	bne.n	800a278 <UART_SetConfig+0x73c>
 800a18a:	4bad      	ldr	r3, [pc, #692]	@ (800a440 <UART_SetConfig+0x904>)
 800a18c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a18e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a192:	2b28      	cmp	r3, #40	@ 0x28
 800a194:	d86c      	bhi.n	800a270 <UART_SetConfig+0x734>
 800a196:	a201      	add	r2, pc, #4	@ (adr r2, 800a19c <UART_SetConfig+0x660>)
 800a198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a19c:	0800a241 	.word	0x0800a241
 800a1a0:	0800a271 	.word	0x0800a271
 800a1a4:	0800a271 	.word	0x0800a271
 800a1a8:	0800a271 	.word	0x0800a271
 800a1ac:	0800a271 	.word	0x0800a271
 800a1b0:	0800a271 	.word	0x0800a271
 800a1b4:	0800a271 	.word	0x0800a271
 800a1b8:	0800a271 	.word	0x0800a271
 800a1bc:	0800a249 	.word	0x0800a249
 800a1c0:	0800a271 	.word	0x0800a271
 800a1c4:	0800a271 	.word	0x0800a271
 800a1c8:	0800a271 	.word	0x0800a271
 800a1cc:	0800a271 	.word	0x0800a271
 800a1d0:	0800a271 	.word	0x0800a271
 800a1d4:	0800a271 	.word	0x0800a271
 800a1d8:	0800a271 	.word	0x0800a271
 800a1dc:	0800a251 	.word	0x0800a251
 800a1e0:	0800a271 	.word	0x0800a271
 800a1e4:	0800a271 	.word	0x0800a271
 800a1e8:	0800a271 	.word	0x0800a271
 800a1ec:	0800a271 	.word	0x0800a271
 800a1f0:	0800a271 	.word	0x0800a271
 800a1f4:	0800a271 	.word	0x0800a271
 800a1f8:	0800a271 	.word	0x0800a271
 800a1fc:	0800a259 	.word	0x0800a259
 800a200:	0800a271 	.word	0x0800a271
 800a204:	0800a271 	.word	0x0800a271
 800a208:	0800a271 	.word	0x0800a271
 800a20c:	0800a271 	.word	0x0800a271
 800a210:	0800a271 	.word	0x0800a271
 800a214:	0800a271 	.word	0x0800a271
 800a218:	0800a271 	.word	0x0800a271
 800a21c:	0800a261 	.word	0x0800a261
 800a220:	0800a271 	.word	0x0800a271
 800a224:	0800a271 	.word	0x0800a271
 800a228:	0800a271 	.word	0x0800a271
 800a22c:	0800a271 	.word	0x0800a271
 800a230:	0800a271 	.word	0x0800a271
 800a234:	0800a271 	.word	0x0800a271
 800a238:	0800a271 	.word	0x0800a271
 800a23c:	0800a269 	.word	0x0800a269
 800a240:	2301      	movs	r3, #1
 800a242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a246:	e050      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a248:	2304      	movs	r3, #4
 800a24a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a24e:	e04c      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a250:	2308      	movs	r3, #8
 800a252:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a256:	e048      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a258:	2310      	movs	r3, #16
 800a25a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a25e:	e044      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a260:	2320      	movs	r3, #32
 800a262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a266:	e040      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a268:	2340      	movs	r3, #64	@ 0x40
 800a26a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a26e:	e03c      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a270:	2380      	movs	r3, #128	@ 0x80
 800a272:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a276:	e038      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a278:	697b      	ldr	r3, [r7, #20]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	4a71      	ldr	r2, [pc, #452]	@ (800a444 <UART_SetConfig+0x908>)
 800a27e:	4293      	cmp	r3, r2
 800a280:	d130      	bne.n	800a2e4 <UART_SetConfig+0x7a8>
 800a282:	4b6f      	ldr	r3, [pc, #444]	@ (800a440 <UART_SetConfig+0x904>)
 800a284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a286:	f003 0307 	and.w	r3, r3, #7
 800a28a:	2b05      	cmp	r3, #5
 800a28c:	d826      	bhi.n	800a2dc <UART_SetConfig+0x7a0>
 800a28e:	a201      	add	r2, pc, #4	@ (adr r2, 800a294 <UART_SetConfig+0x758>)
 800a290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a294:	0800a2ad 	.word	0x0800a2ad
 800a298:	0800a2b5 	.word	0x0800a2b5
 800a29c:	0800a2bd 	.word	0x0800a2bd
 800a2a0:	0800a2c5 	.word	0x0800a2c5
 800a2a4:	0800a2cd 	.word	0x0800a2cd
 800a2a8:	0800a2d5 	.word	0x0800a2d5
 800a2ac:	2302      	movs	r3, #2
 800a2ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2b2:	e01a      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a2b4:	2304      	movs	r3, #4
 800a2b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2ba:	e016      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a2bc:	2308      	movs	r3, #8
 800a2be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2c2:	e012      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a2c4:	2310      	movs	r3, #16
 800a2c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2ca:	e00e      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a2cc:	2320      	movs	r3, #32
 800a2ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2d2:	e00a      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a2d4:	2340      	movs	r3, #64	@ 0x40
 800a2d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2da:	e006      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a2dc:	2380      	movs	r3, #128	@ 0x80
 800a2de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2e2:	e002      	b.n	800a2ea <UART_SetConfig+0x7ae>
 800a2e4:	2380      	movs	r3, #128	@ 0x80
 800a2e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a2ea:	697b      	ldr	r3, [r7, #20]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	4a55      	ldr	r2, [pc, #340]	@ (800a444 <UART_SetConfig+0x908>)
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	f040 80f8 	bne.w	800a4e6 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a2f6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a2fa:	2b20      	cmp	r3, #32
 800a2fc:	dc46      	bgt.n	800a38c <UART_SetConfig+0x850>
 800a2fe:	2b02      	cmp	r3, #2
 800a300:	db75      	blt.n	800a3ee <UART_SetConfig+0x8b2>
 800a302:	3b02      	subs	r3, #2
 800a304:	2b1e      	cmp	r3, #30
 800a306:	d872      	bhi.n	800a3ee <UART_SetConfig+0x8b2>
 800a308:	a201      	add	r2, pc, #4	@ (adr r2, 800a310 <UART_SetConfig+0x7d4>)
 800a30a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a30e:	bf00      	nop
 800a310:	0800a393 	.word	0x0800a393
 800a314:	0800a3ef 	.word	0x0800a3ef
 800a318:	0800a39b 	.word	0x0800a39b
 800a31c:	0800a3ef 	.word	0x0800a3ef
 800a320:	0800a3ef 	.word	0x0800a3ef
 800a324:	0800a3ef 	.word	0x0800a3ef
 800a328:	0800a3ab 	.word	0x0800a3ab
 800a32c:	0800a3ef 	.word	0x0800a3ef
 800a330:	0800a3ef 	.word	0x0800a3ef
 800a334:	0800a3ef 	.word	0x0800a3ef
 800a338:	0800a3ef 	.word	0x0800a3ef
 800a33c:	0800a3ef 	.word	0x0800a3ef
 800a340:	0800a3ef 	.word	0x0800a3ef
 800a344:	0800a3ef 	.word	0x0800a3ef
 800a348:	0800a3bb 	.word	0x0800a3bb
 800a34c:	0800a3ef 	.word	0x0800a3ef
 800a350:	0800a3ef 	.word	0x0800a3ef
 800a354:	0800a3ef 	.word	0x0800a3ef
 800a358:	0800a3ef 	.word	0x0800a3ef
 800a35c:	0800a3ef 	.word	0x0800a3ef
 800a360:	0800a3ef 	.word	0x0800a3ef
 800a364:	0800a3ef 	.word	0x0800a3ef
 800a368:	0800a3ef 	.word	0x0800a3ef
 800a36c:	0800a3ef 	.word	0x0800a3ef
 800a370:	0800a3ef 	.word	0x0800a3ef
 800a374:	0800a3ef 	.word	0x0800a3ef
 800a378:	0800a3ef 	.word	0x0800a3ef
 800a37c:	0800a3ef 	.word	0x0800a3ef
 800a380:	0800a3ef 	.word	0x0800a3ef
 800a384:	0800a3ef 	.word	0x0800a3ef
 800a388:	0800a3e1 	.word	0x0800a3e1
 800a38c:	2b40      	cmp	r3, #64	@ 0x40
 800a38e:	d02a      	beq.n	800a3e6 <UART_SetConfig+0x8aa>
 800a390:	e02d      	b.n	800a3ee <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a392:	f7fe fd6b 	bl	8008e6c <HAL_RCCEx_GetD3PCLK1Freq>
 800a396:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a398:	e02f      	b.n	800a3fa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a39a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f7fe fd7a 	bl	8008e98 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a3a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3a8:	e027      	b.n	800a3fa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a3aa:	f107 0318 	add.w	r3, r7, #24
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	f7fe fec6 	bl	8009140 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a3b4:	69fb      	ldr	r3, [r7, #28]
 800a3b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3b8:	e01f      	b.n	800a3fa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a3ba:	4b21      	ldr	r3, [pc, #132]	@ (800a440 <UART_SetConfig+0x904>)
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	f003 0320 	and.w	r3, r3, #32
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d009      	beq.n	800a3da <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a3c6:	4b1e      	ldr	r3, [pc, #120]	@ (800a440 <UART_SetConfig+0x904>)
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	08db      	lsrs	r3, r3, #3
 800a3cc:	f003 0303 	and.w	r3, r3, #3
 800a3d0:	4a1d      	ldr	r2, [pc, #116]	@ (800a448 <UART_SetConfig+0x90c>)
 800a3d2:	fa22 f303 	lsr.w	r3, r2, r3
 800a3d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a3d8:	e00f      	b.n	800a3fa <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800a3da:	4b1b      	ldr	r3, [pc, #108]	@ (800a448 <UART_SetConfig+0x90c>)
 800a3dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3de:	e00c      	b.n	800a3fa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a3e0:	4b1a      	ldr	r3, [pc, #104]	@ (800a44c <UART_SetConfig+0x910>)
 800a3e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3e4:	e009      	b.n	800a3fa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a3e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a3ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3ec:	e005      	b.n	800a3fa <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a3f8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a3fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	f000 81ee 	beq.w	800a7de <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a402:	697b      	ldr	r3, [r7, #20]
 800a404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a406:	4a12      	ldr	r2, [pc, #72]	@ (800a450 <UART_SetConfig+0x914>)
 800a408:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a40c:	461a      	mov	r2, r3
 800a40e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a410:	fbb3 f3f2 	udiv	r3, r3, r2
 800a414:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a416:	697b      	ldr	r3, [r7, #20]
 800a418:	685a      	ldr	r2, [r3, #4]
 800a41a:	4613      	mov	r3, r2
 800a41c:	005b      	lsls	r3, r3, #1
 800a41e:	4413      	add	r3, r2
 800a420:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a422:	429a      	cmp	r2, r3
 800a424:	d305      	bcc.n	800a432 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a426:	697b      	ldr	r3, [r7, #20]
 800a428:	685b      	ldr	r3, [r3, #4]
 800a42a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a42c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a42e:	429a      	cmp	r2, r3
 800a430:	d910      	bls.n	800a454 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800a432:	2301      	movs	r3, #1
 800a434:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a438:	e1d1      	b.n	800a7de <UART_SetConfig+0xca2>
 800a43a:	bf00      	nop
 800a43c:	40011c00 	.word	0x40011c00
 800a440:	58024400 	.word	0x58024400
 800a444:	58000c00 	.word	0x58000c00
 800a448:	03d09000 	.word	0x03d09000
 800a44c:	003d0900 	.word	0x003d0900
 800a450:	0800bac4 	.word	0x0800bac4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a454:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a456:	2200      	movs	r2, #0
 800a458:	60bb      	str	r3, [r7, #8]
 800a45a:	60fa      	str	r2, [r7, #12]
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a460:	4ac0      	ldr	r2, [pc, #768]	@ (800a764 <UART_SetConfig+0xc28>)
 800a462:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a466:	b29b      	uxth	r3, r3
 800a468:	2200      	movs	r2, #0
 800a46a:	603b      	str	r3, [r7, #0]
 800a46c:	607a      	str	r2, [r7, #4]
 800a46e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a472:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a476:	f7f5 ffa3 	bl	80003c0 <__aeabi_uldivmod>
 800a47a:	4602      	mov	r2, r0
 800a47c:	460b      	mov	r3, r1
 800a47e:	4610      	mov	r0, r2
 800a480:	4619      	mov	r1, r3
 800a482:	f04f 0200 	mov.w	r2, #0
 800a486:	f04f 0300 	mov.w	r3, #0
 800a48a:	020b      	lsls	r3, r1, #8
 800a48c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a490:	0202      	lsls	r2, r0, #8
 800a492:	6979      	ldr	r1, [r7, #20]
 800a494:	6849      	ldr	r1, [r1, #4]
 800a496:	0849      	lsrs	r1, r1, #1
 800a498:	2000      	movs	r0, #0
 800a49a:	460c      	mov	r4, r1
 800a49c:	4605      	mov	r5, r0
 800a49e:	eb12 0804 	adds.w	r8, r2, r4
 800a4a2:	eb43 0905 	adc.w	r9, r3, r5
 800a4a6:	697b      	ldr	r3, [r7, #20]
 800a4a8:	685b      	ldr	r3, [r3, #4]
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	469a      	mov	sl, r3
 800a4ae:	4693      	mov	fp, r2
 800a4b0:	4652      	mov	r2, sl
 800a4b2:	465b      	mov	r3, fp
 800a4b4:	4640      	mov	r0, r8
 800a4b6:	4649      	mov	r1, r9
 800a4b8:	f7f5 ff82 	bl	80003c0 <__aeabi_uldivmod>
 800a4bc:	4602      	mov	r2, r0
 800a4be:	460b      	mov	r3, r1
 800a4c0:	4613      	mov	r3, r2
 800a4c2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a4c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a4ca:	d308      	bcc.n	800a4de <UART_SetConfig+0x9a2>
 800a4cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a4d2:	d204      	bcs.n	800a4de <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800a4d4:	697b      	ldr	r3, [r7, #20]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a4da:	60da      	str	r2, [r3, #12]
 800a4dc:	e17f      	b.n	800a7de <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800a4de:	2301      	movs	r3, #1
 800a4e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a4e4:	e17b      	b.n	800a7de <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a4e6:	697b      	ldr	r3, [r7, #20]
 800a4e8:	69db      	ldr	r3, [r3, #28]
 800a4ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a4ee:	f040 80bd 	bne.w	800a66c <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800a4f2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a4f6:	2b20      	cmp	r3, #32
 800a4f8:	dc48      	bgt.n	800a58c <UART_SetConfig+0xa50>
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	db7b      	blt.n	800a5f6 <UART_SetConfig+0xaba>
 800a4fe:	2b20      	cmp	r3, #32
 800a500:	d879      	bhi.n	800a5f6 <UART_SetConfig+0xaba>
 800a502:	a201      	add	r2, pc, #4	@ (adr r2, 800a508 <UART_SetConfig+0x9cc>)
 800a504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a508:	0800a593 	.word	0x0800a593
 800a50c:	0800a59b 	.word	0x0800a59b
 800a510:	0800a5f7 	.word	0x0800a5f7
 800a514:	0800a5f7 	.word	0x0800a5f7
 800a518:	0800a5a3 	.word	0x0800a5a3
 800a51c:	0800a5f7 	.word	0x0800a5f7
 800a520:	0800a5f7 	.word	0x0800a5f7
 800a524:	0800a5f7 	.word	0x0800a5f7
 800a528:	0800a5b3 	.word	0x0800a5b3
 800a52c:	0800a5f7 	.word	0x0800a5f7
 800a530:	0800a5f7 	.word	0x0800a5f7
 800a534:	0800a5f7 	.word	0x0800a5f7
 800a538:	0800a5f7 	.word	0x0800a5f7
 800a53c:	0800a5f7 	.word	0x0800a5f7
 800a540:	0800a5f7 	.word	0x0800a5f7
 800a544:	0800a5f7 	.word	0x0800a5f7
 800a548:	0800a5c3 	.word	0x0800a5c3
 800a54c:	0800a5f7 	.word	0x0800a5f7
 800a550:	0800a5f7 	.word	0x0800a5f7
 800a554:	0800a5f7 	.word	0x0800a5f7
 800a558:	0800a5f7 	.word	0x0800a5f7
 800a55c:	0800a5f7 	.word	0x0800a5f7
 800a560:	0800a5f7 	.word	0x0800a5f7
 800a564:	0800a5f7 	.word	0x0800a5f7
 800a568:	0800a5f7 	.word	0x0800a5f7
 800a56c:	0800a5f7 	.word	0x0800a5f7
 800a570:	0800a5f7 	.word	0x0800a5f7
 800a574:	0800a5f7 	.word	0x0800a5f7
 800a578:	0800a5f7 	.word	0x0800a5f7
 800a57c:	0800a5f7 	.word	0x0800a5f7
 800a580:	0800a5f7 	.word	0x0800a5f7
 800a584:	0800a5f7 	.word	0x0800a5f7
 800a588:	0800a5e9 	.word	0x0800a5e9
 800a58c:	2b40      	cmp	r3, #64	@ 0x40
 800a58e:	d02e      	beq.n	800a5ee <UART_SetConfig+0xab2>
 800a590:	e031      	b.n	800a5f6 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a592:	f7fc fdcd 	bl	8007130 <HAL_RCC_GetPCLK1Freq>
 800a596:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a598:	e033      	b.n	800a602 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a59a:	f7fc fddf 	bl	800715c <HAL_RCC_GetPCLK2Freq>
 800a59e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a5a0:	e02f      	b.n	800a602 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a5a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	f7fe fc76 	bl	8008e98 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a5ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5b0:	e027      	b.n	800a602 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a5b2:	f107 0318 	add.w	r3, r7, #24
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	f7fe fdc2 	bl	8009140 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a5bc:	69fb      	ldr	r3, [r7, #28]
 800a5be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5c0:	e01f      	b.n	800a602 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a5c2:	4b69      	ldr	r3, [pc, #420]	@ (800a768 <UART_SetConfig+0xc2c>)
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	f003 0320 	and.w	r3, r3, #32
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d009      	beq.n	800a5e2 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a5ce:	4b66      	ldr	r3, [pc, #408]	@ (800a768 <UART_SetConfig+0xc2c>)
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	08db      	lsrs	r3, r3, #3
 800a5d4:	f003 0303 	and.w	r3, r3, #3
 800a5d8:	4a64      	ldr	r2, [pc, #400]	@ (800a76c <UART_SetConfig+0xc30>)
 800a5da:	fa22 f303 	lsr.w	r3, r2, r3
 800a5de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a5e0:	e00f      	b.n	800a602 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800a5e2:	4b62      	ldr	r3, [pc, #392]	@ (800a76c <UART_SetConfig+0xc30>)
 800a5e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5e6:	e00c      	b.n	800a602 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a5e8:	4b61      	ldr	r3, [pc, #388]	@ (800a770 <UART_SetConfig+0xc34>)
 800a5ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5ec:	e009      	b.n	800a602 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a5ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a5f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5f4:	e005      	b.n	800a602 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a5fa:	2301      	movs	r3, #1
 800a5fc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a600:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a602:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a604:	2b00      	cmp	r3, #0
 800a606:	f000 80ea 	beq.w	800a7de <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a60a:	697b      	ldr	r3, [r7, #20]
 800a60c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a60e:	4a55      	ldr	r2, [pc, #340]	@ (800a764 <UART_SetConfig+0xc28>)
 800a610:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a614:	461a      	mov	r2, r3
 800a616:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a618:	fbb3 f3f2 	udiv	r3, r3, r2
 800a61c:	005a      	lsls	r2, r3, #1
 800a61e:	697b      	ldr	r3, [r7, #20]
 800a620:	685b      	ldr	r3, [r3, #4]
 800a622:	085b      	lsrs	r3, r3, #1
 800a624:	441a      	add	r2, r3
 800a626:	697b      	ldr	r3, [r7, #20]
 800a628:	685b      	ldr	r3, [r3, #4]
 800a62a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a62e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a632:	2b0f      	cmp	r3, #15
 800a634:	d916      	bls.n	800a664 <UART_SetConfig+0xb28>
 800a636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a638:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a63c:	d212      	bcs.n	800a664 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a63e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a640:	b29b      	uxth	r3, r3
 800a642:	f023 030f 	bic.w	r3, r3, #15
 800a646:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a64a:	085b      	lsrs	r3, r3, #1
 800a64c:	b29b      	uxth	r3, r3
 800a64e:	f003 0307 	and.w	r3, r3, #7
 800a652:	b29a      	uxth	r2, r3
 800a654:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a656:	4313      	orrs	r3, r2
 800a658:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800a65a:	697b      	ldr	r3, [r7, #20]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800a660:	60da      	str	r2, [r3, #12]
 800a662:	e0bc      	b.n	800a7de <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800a664:	2301      	movs	r3, #1
 800a666:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a66a:	e0b8      	b.n	800a7de <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a66c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a670:	2b20      	cmp	r3, #32
 800a672:	dc4b      	bgt.n	800a70c <UART_SetConfig+0xbd0>
 800a674:	2b00      	cmp	r3, #0
 800a676:	f2c0 8087 	blt.w	800a788 <UART_SetConfig+0xc4c>
 800a67a:	2b20      	cmp	r3, #32
 800a67c:	f200 8084 	bhi.w	800a788 <UART_SetConfig+0xc4c>
 800a680:	a201      	add	r2, pc, #4	@ (adr r2, 800a688 <UART_SetConfig+0xb4c>)
 800a682:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a686:	bf00      	nop
 800a688:	0800a713 	.word	0x0800a713
 800a68c:	0800a71b 	.word	0x0800a71b
 800a690:	0800a789 	.word	0x0800a789
 800a694:	0800a789 	.word	0x0800a789
 800a698:	0800a723 	.word	0x0800a723
 800a69c:	0800a789 	.word	0x0800a789
 800a6a0:	0800a789 	.word	0x0800a789
 800a6a4:	0800a789 	.word	0x0800a789
 800a6a8:	0800a733 	.word	0x0800a733
 800a6ac:	0800a789 	.word	0x0800a789
 800a6b0:	0800a789 	.word	0x0800a789
 800a6b4:	0800a789 	.word	0x0800a789
 800a6b8:	0800a789 	.word	0x0800a789
 800a6bc:	0800a789 	.word	0x0800a789
 800a6c0:	0800a789 	.word	0x0800a789
 800a6c4:	0800a789 	.word	0x0800a789
 800a6c8:	0800a743 	.word	0x0800a743
 800a6cc:	0800a789 	.word	0x0800a789
 800a6d0:	0800a789 	.word	0x0800a789
 800a6d4:	0800a789 	.word	0x0800a789
 800a6d8:	0800a789 	.word	0x0800a789
 800a6dc:	0800a789 	.word	0x0800a789
 800a6e0:	0800a789 	.word	0x0800a789
 800a6e4:	0800a789 	.word	0x0800a789
 800a6e8:	0800a789 	.word	0x0800a789
 800a6ec:	0800a789 	.word	0x0800a789
 800a6f0:	0800a789 	.word	0x0800a789
 800a6f4:	0800a789 	.word	0x0800a789
 800a6f8:	0800a789 	.word	0x0800a789
 800a6fc:	0800a789 	.word	0x0800a789
 800a700:	0800a789 	.word	0x0800a789
 800a704:	0800a789 	.word	0x0800a789
 800a708:	0800a77b 	.word	0x0800a77b
 800a70c:	2b40      	cmp	r3, #64	@ 0x40
 800a70e:	d037      	beq.n	800a780 <UART_SetConfig+0xc44>
 800a710:	e03a      	b.n	800a788 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a712:	f7fc fd0d 	bl	8007130 <HAL_RCC_GetPCLK1Freq>
 800a716:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a718:	e03c      	b.n	800a794 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a71a:	f7fc fd1f 	bl	800715c <HAL_RCC_GetPCLK2Freq>
 800a71e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a720:	e038      	b.n	800a794 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a722:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a726:	4618      	mov	r0, r3
 800a728:	f7fe fbb6 	bl	8008e98 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a72c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a72e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a730:	e030      	b.n	800a794 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a732:	f107 0318 	add.w	r3, r7, #24
 800a736:	4618      	mov	r0, r3
 800a738:	f7fe fd02 	bl	8009140 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a73c:	69fb      	ldr	r3, [r7, #28]
 800a73e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a740:	e028      	b.n	800a794 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a742:	4b09      	ldr	r3, [pc, #36]	@ (800a768 <UART_SetConfig+0xc2c>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f003 0320 	and.w	r3, r3, #32
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d012      	beq.n	800a774 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a74e:	4b06      	ldr	r3, [pc, #24]	@ (800a768 <UART_SetConfig+0xc2c>)
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	08db      	lsrs	r3, r3, #3
 800a754:	f003 0303 	and.w	r3, r3, #3
 800a758:	4a04      	ldr	r2, [pc, #16]	@ (800a76c <UART_SetConfig+0xc30>)
 800a75a:	fa22 f303 	lsr.w	r3, r2, r3
 800a75e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a760:	e018      	b.n	800a794 <UART_SetConfig+0xc58>
 800a762:	bf00      	nop
 800a764:	0800bac4 	.word	0x0800bac4
 800a768:	58024400 	.word	0x58024400
 800a76c:	03d09000 	.word	0x03d09000
 800a770:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800a774:	4b24      	ldr	r3, [pc, #144]	@ (800a808 <UART_SetConfig+0xccc>)
 800a776:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a778:	e00c      	b.n	800a794 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a77a:	4b24      	ldr	r3, [pc, #144]	@ (800a80c <UART_SetConfig+0xcd0>)
 800a77c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a77e:	e009      	b.n	800a794 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a780:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a784:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a786:	e005      	b.n	800a794 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800a788:	2300      	movs	r3, #0
 800a78a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a78c:	2301      	movs	r3, #1
 800a78e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a792:	bf00      	nop
    }

    if (pclk != 0U)
 800a794:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a796:	2b00      	cmp	r3, #0
 800a798:	d021      	beq.n	800a7de <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a79a:	697b      	ldr	r3, [r7, #20]
 800a79c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a79e:	4a1c      	ldr	r2, [pc, #112]	@ (800a810 <UART_SetConfig+0xcd4>)
 800a7a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a7a4:	461a      	mov	r2, r3
 800a7a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7a8:	fbb3 f2f2 	udiv	r2, r3, r2
 800a7ac:	697b      	ldr	r3, [r7, #20]
 800a7ae:	685b      	ldr	r3, [r3, #4]
 800a7b0:	085b      	lsrs	r3, r3, #1
 800a7b2:	441a      	add	r2, r3
 800a7b4:	697b      	ldr	r3, [r7, #20]
 800a7b6:	685b      	ldr	r3, [r3, #4]
 800a7b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7bc:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a7be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7c0:	2b0f      	cmp	r3, #15
 800a7c2:	d909      	bls.n	800a7d8 <UART_SetConfig+0xc9c>
 800a7c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a7ca:	d205      	bcs.n	800a7d8 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a7cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7ce:	b29a      	uxth	r2, r3
 800a7d0:	697b      	ldr	r3, [r7, #20]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	60da      	str	r2, [r3, #12]
 800a7d6:	e002      	b.n	800a7de <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800a7d8:	2301      	movs	r3, #1
 800a7da:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a7de:	697b      	ldr	r3, [r7, #20]
 800a7e0:	2201      	movs	r2, #1
 800a7e2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a7e6:	697b      	ldr	r3, [r7, #20]
 800a7e8:	2201      	movs	r2, #1
 800a7ea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a7ee:	697b      	ldr	r3, [r7, #20]
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a7f4:	697b      	ldr	r3, [r7, #20]
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a7fa:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800a7fe:	4618      	mov	r0, r3
 800a800:	3748      	adds	r7, #72	@ 0x48
 800a802:	46bd      	mov	sp, r7
 800a804:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a808:	03d09000 	.word	0x03d09000
 800a80c:	003d0900 	.word	0x003d0900
 800a810:	0800bac4 	.word	0x0800bac4

0800a814 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a814:	b480      	push	{r7}
 800a816:	b083      	sub	sp, #12
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a820:	f003 0308 	and.w	r3, r3, #8
 800a824:	2b00      	cmp	r3, #0
 800a826:	d00a      	beq.n	800a83e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	685b      	ldr	r3, [r3, #4]
 800a82e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	430a      	orrs	r2, r1
 800a83c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a842:	f003 0301 	and.w	r3, r3, #1
 800a846:	2b00      	cmp	r3, #0
 800a848:	d00a      	beq.n	800a860 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	685b      	ldr	r3, [r3, #4]
 800a850:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	430a      	orrs	r2, r1
 800a85e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a864:	f003 0302 	and.w	r3, r3, #2
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d00a      	beq.n	800a882 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	685b      	ldr	r3, [r3, #4]
 800a872:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	430a      	orrs	r2, r1
 800a880:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a886:	f003 0304 	and.w	r3, r3, #4
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d00a      	beq.n	800a8a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	685b      	ldr	r3, [r3, #4]
 800a894:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	430a      	orrs	r2, r1
 800a8a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8a8:	f003 0310 	and.w	r3, r3, #16
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d00a      	beq.n	800a8c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	689b      	ldr	r3, [r3, #8]
 800a8b6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	430a      	orrs	r2, r1
 800a8c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8ca:	f003 0320 	and.w	r3, r3, #32
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d00a      	beq.n	800a8e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	689b      	ldr	r3, [r3, #8]
 800a8d8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	430a      	orrs	r2, r1
 800a8e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d01a      	beq.n	800a92a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	685b      	ldr	r3, [r3, #4]
 800a8fa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	430a      	orrs	r2, r1
 800a908:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a90e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a912:	d10a      	bne.n	800a92a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	685b      	ldr	r3, [r3, #4]
 800a91a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	430a      	orrs	r2, r1
 800a928:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a92e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a932:	2b00      	cmp	r3, #0
 800a934:	d00a      	beq.n	800a94c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	685b      	ldr	r3, [r3, #4]
 800a93c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	430a      	orrs	r2, r1
 800a94a:	605a      	str	r2, [r3, #4]
  }
}
 800a94c:	bf00      	nop
 800a94e:	370c      	adds	r7, #12
 800a950:	46bd      	mov	sp, r7
 800a952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a956:	4770      	bx	lr

0800a958 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b098      	sub	sp, #96	@ 0x60
 800a95c:	af02      	add	r7, sp, #8
 800a95e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	2200      	movs	r2, #0
 800a964:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a968:	f7f7 ffea 	bl	8002940 <HAL_GetTick>
 800a96c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	f003 0308 	and.w	r3, r3, #8
 800a978:	2b08      	cmp	r3, #8
 800a97a:	d12f      	bne.n	800a9dc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a97c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a980:	9300      	str	r3, [sp, #0]
 800a982:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a984:	2200      	movs	r2, #0
 800a986:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a98a:	6878      	ldr	r0, [r7, #4]
 800a98c:	f000 f88e 	bl	800aaac <UART_WaitOnFlagUntilTimeout>
 800a990:	4603      	mov	r3, r0
 800a992:	2b00      	cmp	r3, #0
 800a994:	d022      	beq.n	800a9dc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a99c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a99e:	e853 3f00 	ldrex	r3, [r3]
 800a9a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a9a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a9aa:	653b      	str	r3, [r7, #80]	@ 0x50
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	461a      	mov	r2, r3
 800a9b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a9b4:	647b      	str	r3, [r7, #68]	@ 0x44
 800a9b6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a9ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a9bc:	e841 2300 	strex	r3, r2, [r1]
 800a9c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a9c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d1e6      	bne.n	800a996 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	2220      	movs	r2, #32
 800a9cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a9d8:	2303      	movs	r3, #3
 800a9da:	e063      	b.n	800aaa4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	f003 0304 	and.w	r3, r3, #4
 800a9e6:	2b04      	cmp	r3, #4
 800a9e8:	d149      	bne.n	800aa7e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a9ea:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a9ee:	9300      	str	r3, [sp, #0]
 800a9f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a9f8:	6878      	ldr	r0, [r7, #4]
 800a9fa:	f000 f857 	bl	800aaac <UART_WaitOnFlagUntilTimeout>
 800a9fe:	4603      	mov	r3, r0
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d03c      	beq.n	800aa7e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa0c:	e853 3f00 	ldrex	r3, [r3]
 800aa10:	623b      	str	r3, [r7, #32]
   return(result);
 800aa12:	6a3b      	ldr	r3, [r7, #32]
 800aa14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aa18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	461a      	mov	r2, r3
 800aa20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa22:	633b      	str	r3, [r7, #48]	@ 0x30
 800aa24:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aa28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa2a:	e841 2300 	strex	r3, r2, [r1]
 800aa2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aa30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d1e6      	bne.n	800aa04 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	3308      	adds	r3, #8
 800aa3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa3e:	693b      	ldr	r3, [r7, #16]
 800aa40:	e853 3f00 	ldrex	r3, [r3]
 800aa44:	60fb      	str	r3, [r7, #12]
   return(result);
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	f023 0301 	bic.w	r3, r3, #1
 800aa4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	3308      	adds	r3, #8
 800aa54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aa56:	61fa      	str	r2, [r7, #28]
 800aa58:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa5a:	69b9      	ldr	r1, [r7, #24]
 800aa5c:	69fa      	ldr	r2, [r7, #28]
 800aa5e:	e841 2300 	strex	r3, r2, [r1]
 800aa62:	617b      	str	r3, [r7, #20]
   return(result);
 800aa64:	697b      	ldr	r3, [r7, #20]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d1e5      	bne.n	800aa36 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	2220      	movs	r2, #32
 800aa6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	2200      	movs	r2, #0
 800aa76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aa7a:	2303      	movs	r3, #3
 800aa7c:	e012      	b.n	800aaa4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	2220      	movs	r2, #32
 800aa82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	2220      	movs	r2, #32
 800aa8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	2200      	movs	r2, #0
 800aa92:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	2200      	movs	r2, #0
 800aa98:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aaa2:	2300      	movs	r3, #0
}
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	3758      	adds	r7, #88	@ 0x58
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	bd80      	pop	{r7, pc}

0800aaac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	b084      	sub	sp, #16
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	60f8      	str	r0, [r7, #12]
 800aab4:	60b9      	str	r1, [r7, #8]
 800aab6:	603b      	str	r3, [r7, #0]
 800aab8:	4613      	mov	r3, r2
 800aaba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aabc:	e04f      	b.n	800ab5e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aabe:	69bb      	ldr	r3, [r7, #24]
 800aac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aac4:	d04b      	beq.n	800ab5e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aac6:	f7f7 ff3b 	bl	8002940 <HAL_GetTick>
 800aaca:	4602      	mov	r2, r0
 800aacc:	683b      	ldr	r3, [r7, #0]
 800aace:	1ad3      	subs	r3, r2, r3
 800aad0:	69ba      	ldr	r2, [r7, #24]
 800aad2:	429a      	cmp	r2, r3
 800aad4:	d302      	bcc.n	800aadc <UART_WaitOnFlagUntilTimeout+0x30>
 800aad6:	69bb      	ldr	r3, [r7, #24]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d101      	bne.n	800aae0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800aadc:	2303      	movs	r3, #3
 800aade:	e04e      	b.n	800ab7e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	f003 0304 	and.w	r3, r3, #4
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d037      	beq.n	800ab5e <UART_WaitOnFlagUntilTimeout+0xb2>
 800aaee:	68bb      	ldr	r3, [r7, #8]
 800aaf0:	2b80      	cmp	r3, #128	@ 0x80
 800aaf2:	d034      	beq.n	800ab5e <UART_WaitOnFlagUntilTimeout+0xb2>
 800aaf4:	68bb      	ldr	r3, [r7, #8]
 800aaf6:	2b40      	cmp	r3, #64	@ 0x40
 800aaf8:	d031      	beq.n	800ab5e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	69db      	ldr	r3, [r3, #28]
 800ab00:	f003 0308 	and.w	r3, r3, #8
 800ab04:	2b08      	cmp	r3, #8
 800ab06:	d110      	bne.n	800ab2a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	2208      	movs	r2, #8
 800ab0e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ab10:	68f8      	ldr	r0, [r7, #12]
 800ab12:	f000 f839 	bl	800ab88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	2208      	movs	r2, #8
 800ab1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	2200      	movs	r2, #0
 800ab22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ab26:	2301      	movs	r3, #1
 800ab28:	e029      	b.n	800ab7e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	69db      	ldr	r3, [r3, #28]
 800ab30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ab34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ab38:	d111      	bne.n	800ab5e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ab42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ab44:	68f8      	ldr	r0, [r7, #12]
 800ab46:	f000 f81f 	bl	800ab88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	2220      	movs	r2, #32
 800ab4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	2200      	movs	r2, #0
 800ab56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ab5a:	2303      	movs	r3, #3
 800ab5c:	e00f      	b.n	800ab7e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	69da      	ldr	r2, [r3, #28]
 800ab64:	68bb      	ldr	r3, [r7, #8]
 800ab66:	4013      	ands	r3, r2
 800ab68:	68ba      	ldr	r2, [r7, #8]
 800ab6a:	429a      	cmp	r2, r3
 800ab6c:	bf0c      	ite	eq
 800ab6e:	2301      	moveq	r3, #1
 800ab70:	2300      	movne	r3, #0
 800ab72:	b2db      	uxtb	r3, r3
 800ab74:	461a      	mov	r2, r3
 800ab76:	79fb      	ldrb	r3, [r7, #7]
 800ab78:	429a      	cmp	r2, r3
 800ab7a:	d0a0      	beq.n	800aabe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ab7c:	2300      	movs	r3, #0
}
 800ab7e:	4618      	mov	r0, r3
 800ab80:	3710      	adds	r7, #16
 800ab82:	46bd      	mov	sp, r7
 800ab84:	bd80      	pop	{r7, pc}
	...

0800ab88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ab88:	b480      	push	{r7}
 800ab8a:	b095      	sub	sp, #84	@ 0x54
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab98:	e853 3f00 	ldrex	r3, [r3]
 800ab9c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ab9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aba0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aba4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	461a      	mov	r2, r3
 800abac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800abae:	643b      	str	r3, [r7, #64]	@ 0x40
 800abb0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abb2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800abb4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800abb6:	e841 2300 	strex	r3, r2, [r1]
 800abba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800abbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d1e6      	bne.n	800ab90 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	3308      	adds	r3, #8
 800abc8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abca:	6a3b      	ldr	r3, [r7, #32]
 800abcc:	e853 3f00 	ldrex	r3, [r3]
 800abd0:	61fb      	str	r3, [r7, #28]
   return(result);
 800abd2:	69fa      	ldr	r2, [r7, #28]
 800abd4:	4b1e      	ldr	r3, [pc, #120]	@ (800ac50 <UART_EndRxTransfer+0xc8>)
 800abd6:	4013      	ands	r3, r2
 800abd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	3308      	adds	r3, #8
 800abe0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800abe2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800abe4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abe6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800abe8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800abea:	e841 2300 	strex	r3, r2, [r1]
 800abee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800abf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d1e5      	bne.n	800abc2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800abfa:	2b01      	cmp	r3, #1
 800abfc:	d118      	bne.n	800ac30 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	e853 3f00 	ldrex	r3, [r3]
 800ac0a:	60bb      	str	r3, [r7, #8]
   return(result);
 800ac0c:	68bb      	ldr	r3, [r7, #8]
 800ac0e:	f023 0310 	bic.w	r3, r3, #16
 800ac12:	647b      	str	r3, [r7, #68]	@ 0x44
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	461a      	mov	r2, r3
 800ac1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac1c:	61bb      	str	r3, [r7, #24]
 800ac1e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac20:	6979      	ldr	r1, [r7, #20]
 800ac22:	69ba      	ldr	r2, [r7, #24]
 800ac24:	e841 2300 	strex	r3, r2, [r1]
 800ac28:	613b      	str	r3, [r7, #16]
   return(result);
 800ac2a:	693b      	ldr	r3, [r7, #16]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d1e6      	bne.n	800abfe <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2220      	movs	r2, #32
 800ac34:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	2200      	movs	r2, #0
 800ac42:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ac44:	bf00      	nop
 800ac46:	3754      	adds	r7, #84	@ 0x54
 800ac48:	46bd      	mov	sp, r7
 800ac4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4e:	4770      	bx	lr
 800ac50:	effffffe 	.word	0xeffffffe

0800ac54 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ac54:	b480      	push	{r7}
 800ac56:	b085      	sub	sp, #20
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ac62:	2b01      	cmp	r3, #1
 800ac64:	d101      	bne.n	800ac6a <HAL_UARTEx_DisableFifoMode+0x16>
 800ac66:	2302      	movs	r3, #2
 800ac68:	e027      	b.n	800acba <HAL_UARTEx_DisableFifoMode+0x66>
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	2201      	movs	r2, #1
 800ac6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	2224      	movs	r2, #36	@ 0x24
 800ac76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	681a      	ldr	r2, [r3, #0]
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	f022 0201 	bic.w	r2, r2, #1
 800ac90:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ac98:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	68fa      	ldr	r2, [r7, #12]
 800aca6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2220      	movs	r2, #32
 800acac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	2200      	movs	r2, #0
 800acb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800acb8:	2300      	movs	r3, #0
}
 800acba:	4618      	mov	r0, r3
 800acbc:	3714      	adds	r7, #20
 800acbe:	46bd      	mov	sp, r7
 800acc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc4:	4770      	bx	lr

0800acc6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800acc6:	b580      	push	{r7, lr}
 800acc8:	b084      	sub	sp, #16
 800acca:	af00      	add	r7, sp, #0
 800accc:	6078      	str	r0, [r7, #4]
 800acce:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800acd6:	2b01      	cmp	r3, #1
 800acd8:	d101      	bne.n	800acde <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800acda:	2302      	movs	r3, #2
 800acdc:	e02d      	b.n	800ad3a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	2201      	movs	r2, #1
 800ace2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	2224      	movs	r2, #36	@ 0x24
 800acea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	681a      	ldr	r2, [r3, #0]
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	f022 0201 	bic.w	r2, r2, #1
 800ad04:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	689b      	ldr	r3, [r3, #8]
 800ad0c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	683a      	ldr	r2, [r7, #0]
 800ad16:	430a      	orrs	r2, r1
 800ad18:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ad1a:	6878      	ldr	r0, [r7, #4]
 800ad1c:	f000 f850 	bl	800adc0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	68fa      	ldr	r2, [r7, #12]
 800ad26:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	2220      	movs	r2, #32
 800ad2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2200      	movs	r2, #0
 800ad34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ad38:	2300      	movs	r3, #0
}
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	3710      	adds	r7, #16
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	bd80      	pop	{r7, pc}

0800ad42 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ad42:	b580      	push	{r7, lr}
 800ad44:	b084      	sub	sp, #16
 800ad46:	af00      	add	r7, sp, #0
 800ad48:	6078      	str	r0, [r7, #4]
 800ad4a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ad52:	2b01      	cmp	r3, #1
 800ad54:	d101      	bne.n	800ad5a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ad56:	2302      	movs	r3, #2
 800ad58:	e02d      	b.n	800adb6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	2201      	movs	r2, #1
 800ad5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	2224      	movs	r2, #36	@ 0x24
 800ad66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	681a      	ldr	r2, [r3, #0]
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	f022 0201 	bic.w	r2, r2, #1
 800ad80:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	689b      	ldr	r3, [r3, #8]
 800ad88:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	683a      	ldr	r2, [r7, #0]
 800ad92:	430a      	orrs	r2, r1
 800ad94:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ad96:	6878      	ldr	r0, [r7, #4]
 800ad98:	f000 f812 	bl	800adc0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	68fa      	ldr	r2, [r7, #12]
 800ada2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	2220      	movs	r2, #32
 800ada8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	2200      	movs	r2, #0
 800adb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800adb4:	2300      	movs	r3, #0
}
 800adb6:	4618      	mov	r0, r3
 800adb8:	3710      	adds	r7, #16
 800adba:	46bd      	mov	sp, r7
 800adbc:	bd80      	pop	{r7, pc}
	...

0800adc0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800adc0:	b480      	push	{r7}
 800adc2:	b085      	sub	sp, #20
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d108      	bne.n	800ade2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2201      	movs	r2, #1
 800add4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	2201      	movs	r2, #1
 800addc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ade0:	e031      	b.n	800ae46 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ade2:	2310      	movs	r3, #16
 800ade4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ade6:	2310      	movs	r3, #16
 800ade8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	689b      	ldr	r3, [r3, #8]
 800adf0:	0e5b      	lsrs	r3, r3, #25
 800adf2:	b2db      	uxtb	r3, r3
 800adf4:	f003 0307 	and.w	r3, r3, #7
 800adf8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	689b      	ldr	r3, [r3, #8]
 800ae00:	0f5b      	lsrs	r3, r3, #29
 800ae02:	b2db      	uxtb	r3, r3
 800ae04:	f003 0307 	and.w	r3, r3, #7
 800ae08:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ae0a:	7bbb      	ldrb	r3, [r7, #14]
 800ae0c:	7b3a      	ldrb	r2, [r7, #12]
 800ae0e:	4911      	ldr	r1, [pc, #68]	@ (800ae54 <UARTEx_SetNbDataToProcess+0x94>)
 800ae10:	5c8a      	ldrb	r2, [r1, r2]
 800ae12:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ae16:	7b3a      	ldrb	r2, [r7, #12]
 800ae18:	490f      	ldr	r1, [pc, #60]	@ (800ae58 <UARTEx_SetNbDataToProcess+0x98>)
 800ae1a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ae1c:	fb93 f3f2 	sdiv	r3, r3, r2
 800ae20:	b29a      	uxth	r2, r3
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ae28:	7bfb      	ldrb	r3, [r7, #15]
 800ae2a:	7b7a      	ldrb	r2, [r7, #13]
 800ae2c:	4909      	ldr	r1, [pc, #36]	@ (800ae54 <UARTEx_SetNbDataToProcess+0x94>)
 800ae2e:	5c8a      	ldrb	r2, [r1, r2]
 800ae30:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ae34:	7b7a      	ldrb	r2, [r7, #13]
 800ae36:	4908      	ldr	r1, [pc, #32]	@ (800ae58 <UARTEx_SetNbDataToProcess+0x98>)
 800ae38:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ae3a:	fb93 f3f2 	sdiv	r3, r3, r2
 800ae3e:	b29a      	uxth	r2, r3
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ae46:	bf00      	nop
 800ae48:	3714      	adds	r7, #20
 800ae4a:	46bd      	mov	sp, r7
 800ae4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae50:	4770      	bx	lr
 800ae52:	bf00      	nop
 800ae54:	0800badc 	.word	0x0800badc
 800ae58:	0800bae4 	.word	0x0800bae4

0800ae5c <siprintf>:
 800ae5c:	b40e      	push	{r1, r2, r3}
 800ae5e:	b510      	push	{r4, lr}
 800ae60:	b09d      	sub	sp, #116	@ 0x74
 800ae62:	ab1f      	add	r3, sp, #124	@ 0x7c
 800ae64:	9002      	str	r0, [sp, #8]
 800ae66:	9006      	str	r0, [sp, #24]
 800ae68:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ae6c:	480a      	ldr	r0, [pc, #40]	@ (800ae98 <siprintf+0x3c>)
 800ae6e:	9107      	str	r1, [sp, #28]
 800ae70:	9104      	str	r1, [sp, #16]
 800ae72:	490a      	ldr	r1, [pc, #40]	@ (800ae9c <siprintf+0x40>)
 800ae74:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae78:	9105      	str	r1, [sp, #20]
 800ae7a:	2400      	movs	r4, #0
 800ae7c:	a902      	add	r1, sp, #8
 800ae7e:	6800      	ldr	r0, [r0, #0]
 800ae80:	9301      	str	r3, [sp, #4]
 800ae82:	941b      	str	r4, [sp, #108]	@ 0x6c
 800ae84:	f000 f9a2 	bl	800b1cc <_svfiprintf_r>
 800ae88:	9b02      	ldr	r3, [sp, #8]
 800ae8a:	701c      	strb	r4, [r3, #0]
 800ae8c:	b01d      	add	sp, #116	@ 0x74
 800ae8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae92:	b003      	add	sp, #12
 800ae94:	4770      	bx	lr
 800ae96:	bf00      	nop
 800ae98:	24000018 	.word	0x24000018
 800ae9c:	ffff0208 	.word	0xffff0208

0800aea0 <memset>:
 800aea0:	4402      	add	r2, r0
 800aea2:	4603      	mov	r3, r0
 800aea4:	4293      	cmp	r3, r2
 800aea6:	d100      	bne.n	800aeaa <memset+0xa>
 800aea8:	4770      	bx	lr
 800aeaa:	f803 1b01 	strb.w	r1, [r3], #1
 800aeae:	e7f9      	b.n	800aea4 <memset+0x4>

0800aeb0 <__errno>:
 800aeb0:	4b01      	ldr	r3, [pc, #4]	@ (800aeb8 <__errno+0x8>)
 800aeb2:	6818      	ldr	r0, [r3, #0]
 800aeb4:	4770      	bx	lr
 800aeb6:	bf00      	nop
 800aeb8:	24000018 	.word	0x24000018

0800aebc <__libc_init_array>:
 800aebc:	b570      	push	{r4, r5, r6, lr}
 800aebe:	4d0d      	ldr	r5, [pc, #52]	@ (800aef4 <__libc_init_array+0x38>)
 800aec0:	4c0d      	ldr	r4, [pc, #52]	@ (800aef8 <__libc_init_array+0x3c>)
 800aec2:	1b64      	subs	r4, r4, r5
 800aec4:	10a4      	asrs	r4, r4, #2
 800aec6:	2600      	movs	r6, #0
 800aec8:	42a6      	cmp	r6, r4
 800aeca:	d109      	bne.n	800aee0 <__libc_init_array+0x24>
 800aecc:	4d0b      	ldr	r5, [pc, #44]	@ (800aefc <__libc_init_array+0x40>)
 800aece:	4c0c      	ldr	r4, [pc, #48]	@ (800af00 <__libc_init_array+0x44>)
 800aed0:	f000 fc64 	bl	800b79c <_init>
 800aed4:	1b64      	subs	r4, r4, r5
 800aed6:	10a4      	asrs	r4, r4, #2
 800aed8:	2600      	movs	r6, #0
 800aeda:	42a6      	cmp	r6, r4
 800aedc:	d105      	bne.n	800aeea <__libc_init_array+0x2e>
 800aede:	bd70      	pop	{r4, r5, r6, pc}
 800aee0:	f855 3b04 	ldr.w	r3, [r5], #4
 800aee4:	4798      	blx	r3
 800aee6:	3601      	adds	r6, #1
 800aee8:	e7ee      	b.n	800aec8 <__libc_init_array+0xc>
 800aeea:	f855 3b04 	ldr.w	r3, [r5], #4
 800aeee:	4798      	blx	r3
 800aef0:	3601      	adds	r6, #1
 800aef2:	e7f2      	b.n	800aeda <__libc_init_array+0x1e>
 800aef4:	0800bb28 	.word	0x0800bb28
 800aef8:	0800bb28 	.word	0x0800bb28
 800aefc:	0800bb28 	.word	0x0800bb28
 800af00:	0800bb30 	.word	0x0800bb30

0800af04 <__retarget_lock_acquire_recursive>:
 800af04:	4770      	bx	lr

0800af06 <__retarget_lock_release_recursive>:
 800af06:	4770      	bx	lr

0800af08 <memcpy>:
 800af08:	440a      	add	r2, r1
 800af0a:	4291      	cmp	r1, r2
 800af0c:	f100 33ff 	add.w	r3, r0, #4294967295
 800af10:	d100      	bne.n	800af14 <memcpy+0xc>
 800af12:	4770      	bx	lr
 800af14:	b510      	push	{r4, lr}
 800af16:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af1a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800af1e:	4291      	cmp	r1, r2
 800af20:	d1f9      	bne.n	800af16 <memcpy+0xe>
 800af22:	bd10      	pop	{r4, pc}

0800af24 <_free_r>:
 800af24:	b538      	push	{r3, r4, r5, lr}
 800af26:	4605      	mov	r5, r0
 800af28:	2900      	cmp	r1, #0
 800af2a:	d041      	beq.n	800afb0 <_free_r+0x8c>
 800af2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af30:	1f0c      	subs	r4, r1, #4
 800af32:	2b00      	cmp	r3, #0
 800af34:	bfb8      	it	lt
 800af36:	18e4      	addlt	r4, r4, r3
 800af38:	f000 f8e0 	bl	800b0fc <__malloc_lock>
 800af3c:	4a1d      	ldr	r2, [pc, #116]	@ (800afb4 <_free_r+0x90>)
 800af3e:	6813      	ldr	r3, [r2, #0]
 800af40:	b933      	cbnz	r3, 800af50 <_free_r+0x2c>
 800af42:	6063      	str	r3, [r4, #4]
 800af44:	6014      	str	r4, [r2, #0]
 800af46:	4628      	mov	r0, r5
 800af48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af4c:	f000 b8dc 	b.w	800b108 <__malloc_unlock>
 800af50:	42a3      	cmp	r3, r4
 800af52:	d908      	bls.n	800af66 <_free_r+0x42>
 800af54:	6820      	ldr	r0, [r4, #0]
 800af56:	1821      	adds	r1, r4, r0
 800af58:	428b      	cmp	r3, r1
 800af5a:	bf01      	itttt	eq
 800af5c:	6819      	ldreq	r1, [r3, #0]
 800af5e:	685b      	ldreq	r3, [r3, #4]
 800af60:	1809      	addeq	r1, r1, r0
 800af62:	6021      	streq	r1, [r4, #0]
 800af64:	e7ed      	b.n	800af42 <_free_r+0x1e>
 800af66:	461a      	mov	r2, r3
 800af68:	685b      	ldr	r3, [r3, #4]
 800af6a:	b10b      	cbz	r3, 800af70 <_free_r+0x4c>
 800af6c:	42a3      	cmp	r3, r4
 800af6e:	d9fa      	bls.n	800af66 <_free_r+0x42>
 800af70:	6811      	ldr	r1, [r2, #0]
 800af72:	1850      	adds	r0, r2, r1
 800af74:	42a0      	cmp	r0, r4
 800af76:	d10b      	bne.n	800af90 <_free_r+0x6c>
 800af78:	6820      	ldr	r0, [r4, #0]
 800af7a:	4401      	add	r1, r0
 800af7c:	1850      	adds	r0, r2, r1
 800af7e:	4283      	cmp	r3, r0
 800af80:	6011      	str	r1, [r2, #0]
 800af82:	d1e0      	bne.n	800af46 <_free_r+0x22>
 800af84:	6818      	ldr	r0, [r3, #0]
 800af86:	685b      	ldr	r3, [r3, #4]
 800af88:	6053      	str	r3, [r2, #4]
 800af8a:	4408      	add	r0, r1
 800af8c:	6010      	str	r0, [r2, #0]
 800af8e:	e7da      	b.n	800af46 <_free_r+0x22>
 800af90:	d902      	bls.n	800af98 <_free_r+0x74>
 800af92:	230c      	movs	r3, #12
 800af94:	602b      	str	r3, [r5, #0]
 800af96:	e7d6      	b.n	800af46 <_free_r+0x22>
 800af98:	6820      	ldr	r0, [r4, #0]
 800af9a:	1821      	adds	r1, r4, r0
 800af9c:	428b      	cmp	r3, r1
 800af9e:	bf04      	itt	eq
 800afa0:	6819      	ldreq	r1, [r3, #0]
 800afa2:	685b      	ldreq	r3, [r3, #4]
 800afa4:	6063      	str	r3, [r4, #4]
 800afa6:	bf04      	itt	eq
 800afa8:	1809      	addeq	r1, r1, r0
 800afaa:	6021      	streq	r1, [r4, #0]
 800afac:	6054      	str	r4, [r2, #4]
 800afae:	e7ca      	b.n	800af46 <_free_r+0x22>
 800afb0:	bd38      	pop	{r3, r4, r5, pc}
 800afb2:	bf00      	nop
 800afb4:	24000db4 	.word	0x24000db4

0800afb8 <sbrk_aligned>:
 800afb8:	b570      	push	{r4, r5, r6, lr}
 800afba:	4e0f      	ldr	r6, [pc, #60]	@ (800aff8 <sbrk_aligned+0x40>)
 800afbc:	460c      	mov	r4, r1
 800afbe:	6831      	ldr	r1, [r6, #0]
 800afc0:	4605      	mov	r5, r0
 800afc2:	b911      	cbnz	r1, 800afca <sbrk_aligned+0x12>
 800afc4:	f000 fba4 	bl	800b710 <_sbrk_r>
 800afc8:	6030      	str	r0, [r6, #0]
 800afca:	4621      	mov	r1, r4
 800afcc:	4628      	mov	r0, r5
 800afce:	f000 fb9f 	bl	800b710 <_sbrk_r>
 800afd2:	1c43      	adds	r3, r0, #1
 800afd4:	d103      	bne.n	800afde <sbrk_aligned+0x26>
 800afd6:	f04f 34ff 	mov.w	r4, #4294967295
 800afda:	4620      	mov	r0, r4
 800afdc:	bd70      	pop	{r4, r5, r6, pc}
 800afde:	1cc4      	adds	r4, r0, #3
 800afe0:	f024 0403 	bic.w	r4, r4, #3
 800afe4:	42a0      	cmp	r0, r4
 800afe6:	d0f8      	beq.n	800afda <sbrk_aligned+0x22>
 800afe8:	1a21      	subs	r1, r4, r0
 800afea:	4628      	mov	r0, r5
 800afec:	f000 fb90 	bl	800b710 <_sbrk_r>
 800aff0:	3001      	adds	r0, #1
 800aff2:	d1f2      	bne.n	800afda <sbrk_aligned+0x22>
 800aff4:	e7ef      	b.n	800afd6 <sbrk_aligned+0x1e>
 800aff6:	bf00      	nop
 800aff8:	24000db0 	.word	0x24000db0

0800affc <_malloc_r>:
 800affc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b000:	1ccd      	adds	r5, r1, #3
 800b002:	f025 0503 	bic.w	r5, r5, #3
 800b006:	3508      	adds	r5, #8
 800b008:	2d0c      	cmp	r5, #12
 800b00a:	bf38      	it	cc
 800b00c:	250c      	movcc	r5, #12
 800b00e:	2d00      	cmp	r5, #0
 800b010:	4606      	mov	r6, r0
 800b012:	db01      	blt.n	800b018 <_malloc_r+0x1c>
 800b014:	42a9      	cmp	r1, r5
 800b016:	d904      	bls.n	800b022 <_malloc_r+0x26>
 800b018:	230c      	movs	r3, #12
 800b01a:	6033      	str	r3, [r6, #0]
 800b01c:	2000      	movs	r0, #0
 800b01e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b022:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b0f8 <_malloc_r+0xfc>
 800b026:	f000 f869 	bl	800b0fc <__malloc_lock>
 800b02a:	f8d8 3000 	ldr.w	r3, [r8]
 800b02e:	461c      	mov	r4, r3
 800b030:	bb44      	cbnz	r4, 800b084 <_malloc_r+0x88>
 800b032:	4629      	mov	r1, r5
 800b034:	4630      	mov	r0, r6
 800b036:	f7ff ffbf 	bl	800afb8 <sbrk_aligned>
 800b03a:	1c43      	adds	r3, r0, #1
 800b03c:	4604      	mov	r4, r0
 800b03e:	d158      	bne.n	800b0f2 <_malloc_r+0xf6>
 800b040:	f8d8 4000 	ldr.w	r4, [r8]
 800b044:	4627      	mov	r7, r4
 800b046:	2f00      	cmp	r7, #0
 800b048:	d143      	bne.n	800b0d2 <_malloc_r+0xd6>
 800b04a:	2c00      	cmp	r4, #0
 800b04c:	d04b      	beq.n	800b0e6 <_malloc_r+0xea>
 800b04e:	6823      	ldr	r3, [r4, #0]
 800b050:	4639      	mov	r1, r7
 800b052:	4630      	mov	r0, r6
 800b054:	eb04 0903 	add.w	r9, r4, r3
 800b058:	f000 fb5a 	bl	800b710 <_sbrk_r>
 800b05c:	4581      	cmp	r9, r0
 800b05e:	d142      	bne.n	800b0e6 <_malloc_r+0xea>
 800b060:	6821      	ldr	r1, [r4, #0]
 800b062:	1a6d      	subs	r5, r5, r1
 800b064:	4629      	mov	r1, r5
 800b066:	4630      	mov	r0, r6
 800b068:	f7ff ffa6 	bl	800afb8 <sbrk_aligned>
 800b06c:	3001      	adds	r0, #1
 800b06e:	d03a      	beq.n	800b0e6 <_malloc_r+0xea>
 800b070:	6823      	ldr	r3, [r4, #0]
 800b072:	442b      	add	r3, r5
 800b074:	6023      	str	r3, [r4, #0]
 800b076:	f8d8 3000 	ldr.w	r3, [r8]
 800b07a:	685a      	ldr	r2, [r3, #4]
 800b07c:	bb62      	cbnz	r2, 800b0d8 <_malloc_r+0xdc>
 800b07e:	f8c8 7000 	str.w	r7, [r8]
 800b082:	e00f      	b.n	800b0a4 <_malloc_r+0xa8>
 800b084:	6822      	ldr	r2, [r4, #0]
 800b086:	1b52      	subs	r2, r2, r5
 800b088:	d420      	bmi.n	800b0cc <_malloc_r+0xd0>
 800b08a:	2a0b      	cmp	r2, #11
 800b08c:	d917      	bls.n	800b0be <_malloc_r+0xc2>
 800b08e:	1961      	adds	r1, r4, r5
 800b090:	42a3      	cmp	r3, r4
 800b092:	6025      	str	r5, [r4, #0]
 800b094:	bf18      	it	ne
 800b096:	6059      	strne	r1, [r3, #4]
 800b098:	6863      	ldr	r3, [r4, #4]
 800b09a:	bf08      	it	eq
 800b09c:	f8c8 1000 	streq.w	r1, [r8]
 800b0a0:	5162      	str	r2, [r4, r5]
 800b0a2:	604b      	str	r3, [r1, #4]
 800b0a4:	4630      	mov	r0, r6
 800b0a6:	f000 f82f 	bl	800b108 <__malloc_unlock>
 800b0aa:	f104 000b 	add.w	r0, r4, #11
 800b0ae:	1d23      	adds	r3, r4, #4
 800b0b0:	f020 0007 	bic.w	r0, r0, #7
 800b0b4:	1ac2      	subs	r2, r0, r3
 800b0b6:	bf1c      	itt	ne
 800b0b8:	1a1b      	subne	r3, r3, r0
 800b0ba:	50a3      	strne	r3, [r4, r2]
 800b0bc:	e7af      	b.n	800b01e <_malloc_r+0x22>
 800b0be:	6862      	ldr	r2, [r4, #4]
 800b0c0:	42a3      	cmp	r3, r4
 800b0c2:	bf0c      	ite	eq
 800b0c4:	f8c8 2000 	streq.w	r2, [r8]
 800b0c8:	605a      	strne	r2, [r3, #4]
 800b0ca:	e7eb      	b.n	800b0a4 <_malloc_r+0xa8>
 800b0cc:	4623      	mov	r3, r4
 800b0ce:	6864      	ldr	r4, [r4, #4]
 800b0d0:	e7ae      	b.n	800b030 <_malloc_r+0x34>
 800b0d2:	463c      	mov	r4, r7
 800b0d4:	687f      	ldr	r7, [r7, #4]
 800b0d6:	e7b6      	b.n	800b046 <_malloc_r+0x4a>
 800b0d8:	461a      	mov	r2, r3
 800b0da:	685b      	ldr	r3, [r3, #4]
 800b0dc:	42a3      	cmp	r3, r4
 800b0de:	d1fb      	bne.n	800b0d8 <_malloc_r+0xdc>
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	6053      	str	r3, [r2, #4]
 800b0e4:	e7de      	b.n	800b0a4 <_malloc_r+0xa8>
 800b0e6:	230c      	movs	r3, #12
 800b0e8:	6033      	str	r3, [r6, #0]
 800b0ea:	4630      	mov	r0, r6
 800b0ec:	f000 f80c 	bl	800b108 <__malloc_unlock>
 800b0f0:	e794      	b.n	800b01c <_malloc_r+0x20>
 800b0f2:	6005      	str	r5, [r0, #0]
 800b0f4:	e7d6      	b.n	800b0a4 <_malloc_r+0xa8>
 800b0f6:	bf00      	nop
 800b0f8:	24000db4 	.word	0x24000db4

0800b0fc <__malloc_lock>:
 800b0fc:	4801      	ldr	r0, [pc, #4]	@ (800b104 <__malloc_lock+0x8>)
 800b0fe:	f7ff bf01 	b.w	800af04 <__retarget_lock_acquire_recursive>
 800b102:	bf00      	nop
 800b104:	24000dac 	.word	0x24000dac

0800b108 <__malloc_unlock>:
 800b108:	4801      	ldr	r0, [pc, #4]	@ (800b110 <__malloc_unlock+0x8>)
 800b10a:	f7ff befc 	b.w	800af06 <__retarget_lock_release_recursive>
 800b10e:	bf00      	nop
 800b110:	24000dac 	.word	0x24000dac

0800b114 <__ssputs_r>:
 800b114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b118:	688e      	ldr	r6, [r1, #8]
 800b11a:	461f      	mov	r7, r3
 800b11c:	42be      	cmp	r6, r7
 800b11e:	680b      	ldr	r3, [r1, #0]
 800b120:	4682      	mov	sl, r0
 800b122:	460c      	mov	r4, r1
 800b124:	4690      	mov	r8, r2
 800b126:	d82d      	bhi.n	800b184 <__ssputs_r+0x70>
 800b128:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b12c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b130:	d026      	beq.n	800b180 <__ssputs_r+0x6c>
 800b132:	6965      	ldr	r5, [r4, #20]
 800b134:	6909      	ldr	r1, [r1, #16]
 800b136:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b13a:	eba3 0901 	sub.w	r9, r3, r1
 800b13e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b142:	1c7b      	adds	r3, r7, #1
 800b144:	444b      	add	r3, r9
 800b146:	106d      	asrs	r5, r5, #1
 800b148:	429d      	cmp	r5, r3
 800b14a:	bf38      	it	cc
 800b14c:	461d      	movcc	r5, r3
 800b14e:	0553      	lsls	r3, r2, #21
 800b150:	d527      	bpl.n	800b1a2 <__ssputs_r+0x8e>
 800b152:	4629      	mov	r1, r5
 800b154:	f7ff ff52 	bl	800affc <_malloc_r>
 800b158:	4606      	mov	r6, r0
 800b15a:	b360      	cbz	r0, 800b1b6 <__ssputs_r+0xa2>
 800b15c:	6921      	ldr	r1, [r4, #16]
 800b15e:	464a      	mov	r2, r9
 800b160:	f7ff fed2 	bl	800af08 <memcpy>
 800b164:	89a3      	ldrh	r3, [r4, #12]
 800b166:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b16a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b16e:	81a3      	strh	r3, [r4, #12]
 800b170:	6126      	str	r6, [r4, #16]
 800b172:	6165      	str	r5, [r4, #20]
 800b174:	444e      	add	r6, r9
 800b176:	eba5 0509 	sub.w	r5, r5, r9
 800b17a:	6026      	str	r6, [r4, #0]
 800b17c:	60a5      	str	r5, [r4, #8]
 800b17e:	463e      	mov	r6, r7
 800b180:	42be      	cmp	r6, r7
 800b182:	d900      	bls.n	800b186 <__ssputs_r+0x72>
 800b184:	463e      	mov	r6, r7
 800b186:	6820      	ldr	r0, [r4, #0]
 800b188:	4632      	mov	r2, r6
 800b18a:	4641      	mov	r1, r8
 800b18c:	f000 faa6 	bl	800b6dc <memmove>
 800b190:	68a3      	ldr	r3, [r4, #8]
 800b192:	1b9b      	subs	r3, r3, r6
 800b194:	60a3      	str	r3, [r4, #8]
 800b196:	6823      	ldr	r3, [r4, #0]
 800b198:	4433      	add	r3, r6
 800b19a:	6023      	str	r3, [r4, #0]
 800b19c:	2000      	movs	r0, #0
 800b19e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1a2:	462a      	mov	r2, r5
 800b1a4:	f000 fac4 	bl	800b730 <_realloc_r>
 800b1a8:	4606      	mov	r6, r0
 800b1aa:	2800      	cmp	r0, #0
 800b1ac:	d1e0      	bne.n	800b170 <__ssputs_r+0x5c>
 800b1ae:	6921      	ldr	r1, [r4, #16]
 800b1b0:	4650      	mov	r0, sl
 800b1b2:	f7ff feb7 	bl	800af24 <_free_r>
 800b1b6:	230c      	movs	r3, #12
 800b1b8:	f8ca 3000 	str.w	r3, [sl]
 800b1bc:	89a3      	ldrh	r3, [r4, #12]
 800b1be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1c2:	81a3      	strh	r3, [r4, #12]
 800b1c4:	f04f 30ff 	mov.w	r0, #4294967295
 800b1c8:	e7e9      	b.n	800b19e <__ssputs_r+0x8a>
	...

0800b1cc <_svfiprintf_r>:
 800b1cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1d0:	4698      	mov	r8, r3
 800b1d2:	898b      	ldrh	r3, [r1, #12]
 800b1d4:	061b      	lsls	r3, r3, #24
 800b1d6:	b09d      	sub	sp, #116	@ 0x74
 800b1d8:	4607      	mov	r7, r0
 800b1da:	460d      	mov	r5, r1
 800b1dc:	4614      	mov	r4, r2
 800b1de:	d510      	bpl.n	800b202 <_svfiprintf_r+0x36>
 800b1e0:	690b      	ldr	r3, [r1, #16]
 800b1e2:	b973      	cbnz	r3, 800b202 <_svfiprintf_r+0x36>
 800b1e4:	2140      	movs	r1, #64	@ 0x40
 800b1e6:	f7ff ff09 	bl	800affc <_malloc_r>
 800b1ea:	6028      	str	r0, [r5, #0]
 800b1ec:	6128      	str	r0, [r5, #16]
 800b1ee:	b930      	cbnz	r0, 800b1fe <_svfiprintf_r+0x32>
 800b1f0:	230c      	movs	r3, #12
 800b1f2:	603b      	str	r3, [r7, #0]
 800b1f4:	f04f 30ff 	mov.w	r0, #4294967295
 800b1f8:	b01d      	add	sp, #116	@ 0x74
 800b1fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1fe:	2340      	movs	r3, #64	@ 0x40
 800b200:	616b      	str	r3, [r5, #20]
 800b202:	2300      	movs	r3, #0
 800b204:	9309      	str	r3, [sp, #36]	@ 0x24
 800b206:	2320      	movs	r3, #32
 800b208:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b20c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b210:	2330      	movs	r3, #48	@ 0x30
 800b212:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b3b0 <_svfiprintf_r+0x1e4>
 800b216:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b21a:	f04f 0901 	mov.w	r9, #1
 800b21e:	4623      	mov	r3, r4
 800b220:	469a      	mov	sl, r3
 800b222:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b226:	b10a      	cbz	r2, 800b22c <_svfiprintf_r+0x60>
 800b228:	2a25      	cmp	r2, #37	@ 0x25
 800b22a:	d1f9      	bne.n	800b220 <_svfiprintf_r+0x54>
 800b22c:	ebba 0b04 	subs.w	fp, sl, r4
 800b230:	d00b      	beq.n	800b24a <_svfiprintf_r+0x7e>
 800b232:	465b      	mov	r3, fp
 800b234:	4622      	mov	r2, r4
 800b236:	4629      	mov	r1, r5
 800b238:	4638      	mov	r0, r7
 800b23a:	f7ff ff6b 	bl	800b114 <__ssputs_r>
 800b23e:	3001      	adds	r0, #1
 800b240:	f000 80a7 	beq.w	800b392 <_svfiprintf_r+0x1c6>
 800b244:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b246:	445a      	add	r2, fp
 800b248:	9209      	str	r2, [sp, #36]	@ 0x24
 800b24a:	f89a 3000 	ldrb.w	r3, [sl]
 800b24e:	2b00      	cmp	r3, #0
 800b250:	f000 809f 	beq.w	800b392 <_svfiprintf_r+0x1c6>
 800b254:	2300      	movs	r3, #0
 800b256:	f04f 32ff 	mov.w	r2, #4294967295
 800b25a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b25e:	f10a 0a01 	add.w	sl, sl, #1
 800b262:	9304      	str	r3, [sp, #16]
 800b264:	9307      	str	r3, [sp, #28]
 800b266:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b26a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b26c:	4654      	mov	r4, sl
 800b26e:	2205      	movs	r2, #5
 800b270:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b274:	484e      	ldr	r0, [pc, #312]	@ (800b3b0 <_svfiprintf_r+0x1e4>)
 800b276:	f7f5 f853 	bl	8000320 <memchr>
 800b27a:	9a04      	ldr	r2, [sp, #16]
 800b27c:	b9d8      	cbnz	r0, 800b2b6 <_svfiprintf_r+0xea>
 800b27e:	06d0      	lsls	r0, r2, #27
 800b280:	bf44      	itt	mi
 800b282:	2320      	movmi	r3, #32
 800b284:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b288:	0711      	lsls	r1, r2, #28
 800b28a:	bf44      	itt	mi
 800b28c:	232b      	movmi	r3, #43	@ 0x2b
 800b28e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b292:	f89a 3000 	ldrb.w	r3, [sl]
 800b296:	2b2a      	cmp	r3, #42	@ 0x2a
 800b298:	d015      	beq.n	800b2c6 <_svfiprintf_r+0xfa>
 800b29a:	9a07      	ldr	r2, [sp, #28]
 800b29c:	4654      	mov	r4, sl
 800b29e:	2000      	movs	r0, #0
 800b2a0:	f04f 0c0a 	mov.w	ip, #10
 800b2a4:	4621      	mov	r1, r4
 800b2a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2aa:	3b30      	subs	r3, #48	@ 0x30
 800b2ac:	2b09      	cmp	r3, #9
 800b2ae:	d94b      	bls.n	800b348 <_svfiprintf_r+0x17c>
 800b2b0:	b1b0      	cbz	r0, 800b2e0 <_svfiprintf_r+0x114>
 800b2b2:	9207      	str	r2, [sp, #28]
 800b2b4:	e014      	b.n	800b2e0 <_svfiprintf_r+0x114>
 800b2b6:	eba0 0308 	sub.w	r3, r0, r8
 800b2ba:	fa09 f303 	lsl.w	r3, r9, r3
 800b2be:	4313      	orrs	r3, r2
 800b2c0:	9304      	str	r3, [sp, #16]
 800b2c2:	46a2      	mov	sl, r4
 800b2c4:	e7d2      	b.n	800b26c <_svfiprintf_r+0xa0>
 800b2c6:	9b03      	ldr	r3, [sp, #12]
 800b2c8:	1d19      	adds	r1, r3, #4
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	9103      	str	r1, [sp, #12]
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	bfbb      	ittet	lt
 800b2d2:	425b      	neglt	r3, r3
 800b2d4:	f042 0202 	orrlt.w	r2, r2, #2
 800b2d8:	9307      	strge	r3, [sp, #28]
 800b2da:	9307      	strlt	r3, [sp, #28]
 800b2dc:	bfb8      	it	lt
 800b2de:	9204      	strlt	r2, [sp, #16]
 800b2e0:	7823      	ldrb	r3, [r4, #0]
 800b2e2:	2b2e      	cmp	r3, #46	@ 0x2e
 800b2e4:	d10a      	bne.n	800b2fc <_svfiprintf_r+0x130>
 800b2e6:	7863      	ldrb	r3, [r4, #1]
 800b2e8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2ea:	d132      	bne.n	800b352 <_svfiprintf_r+0x186>
 800b2ec:	9b03      	ldr	r3, [sp, #12]
 800b2ee:	1d1a      	adds	r2, r3, #4
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	9203      	str	r2, [sp, #12]
 800b2f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b2f8:	3402      	adds	r4, #2
 800b2fa:	9305      	str	r3, [sp, #20]
 800b2fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b3c0 <_svfiprintf_r+0x1f4>
 800b300:	7821      	ldrb	r1, [r4, #0]
 800b302:	2203      	movs	r2, #3
 800b304:	4650      	mov	r0, sl
 800b306:	f7f5 f80b 	bl	8000320 <memchr>
 800b30a:	b138      	cbz	r0, 800b31c <_svfiprintf_r+0x150>
 800b30c:	9b04      	ldr	r3, [sp, #16]
 800b30e:	eba0 000a 	sub.w	r0, r0, sl
 800b312:	2240      	movs	r2, #64	@ 0x40
 800b314:	4082      	lsls	r2, r0
 800b316:	4313      	orrs	r3, r2
 800b318:	3401      	adds	r4, #1
 800b31a:	9304      	str	r3, [sp, #16]
 800b31c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b320:	4824      	ldr	r0, [pc, #144]	@ (800b3b4 <_svfiprintf_r+0x1e8>)
 800b322:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b326:	2206      	movs	r2, #6
 800b328:	f7f4 fffa 	bl	8000320 <memchr>
 800b32c:	2800      	cmp	r0, #0
 800b32e:	d036      	beq.n	800b39e <_svfiprintf_r+0x1d2>
 800b330:	4b21      	ldr	r3, [pc, #132]	@ (800b3b8 <_svfiprintf_r+0x1ec>)
 800b332:	bb1b      	cbnz	r3, 800b37c <_svfiprintf_r+0x1b0>
 800b334:	9b03      	ldr	r3, [sp, #12]
 800b336:	3307      	adds	r3, #7
 800b338:	f023 0307 	bic.w	r3, r3, #7
 800b33c:	3308      	adds	r3, #8
 800b33e:	9303      	str	r3, [sp, #12]
 800b340:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b342:	4433      	add	r3, r6
 800b344:	9309      	str	r3, [sp, #36]	@ 0x24
 800b346:	e76a      	b.n	800b21e <_svfiprintf_r+0x52>
 800b348:	fb0c 3202 	mla	r2, ip, r2, r3
 800b34c:	460c      	mov	r4, r1
 800b34e:	2001      	movs	r0, #1
 800b350:	e7a8      	b.n	800b2a4 <_svfiprintf_r+0xd8>
 800b352:	2300      	movs	r3, #0
 800b354:	3401      	adds	r4, #1
 800b356:	9305      	str	r3, [sp, #20]
 800b358:	4619      	mov	r1, r3
 800b35a:	f04f 0c0a 	mov.w	ip, #10
 800b35e:	4620      	mov	r0, r4
 800b360:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b364:	3a30      	subs	r2, #48	@ 0x30
 800b366:	2a09      	cmp	r2, #9
 800b368:	d903      	bls.n	800b372 <_svfiprintf_r+0x1a6>
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d0c6      	beq.n	800b2fc <_svfiprintf_r+0x130>
 800b36e:	9105      	str	r1, [sp, #20]
 800b370:	e7c4      	b.n	800b2fc <_svfiprintf_r+0x130>
 800b372:	fb0c 2101 	mla	r1, ip, r1, r2
 800b376:	4604      	mov	r4, r0
 800b378:	2301      	movs	r3, #1
 800b37a:	e7f0      	b.n	800b35e <_svfiprintf_r+0x192>
 800b37c:	ab03      	add	r3, sp, #12
 800b37e:	9300      	str	r3, [sp, #0]
 800b380:	462a      	mov	r2, r5
 800b382:	4b0e      	ldr	r3, [pc, #56]	@ (800b3bc <_svfiprintf_r+0x1f0>)
 800b384:	a904      	add	r1, sp, #16
 800b386:	4638      	mov	r0, r7
 800b388:	f3af 8000 	nop.w
 800b38c:	1c42      	adds	r2, r0, #1
 800b38e:	4606      	mov	r6, r0
 800b390:	d1d6      	bne.n	800b340 <_svfiprintf_r+0x174>
 800b392:	89ab      	ldrh	r3, [r5, #12]
 800b394:	065b      	lsls	r3, r3, #25
 800b396:	f53f af2d 	bmi.w	800b1f4 <_svfiprintf_r+0x28>
 800b39a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b39c:	e72c      	b.n	800b1f8 <_svfiprintf_r+0x2c>
 800b39e:	ab03      	add	r3, sp, #12
 800b3a0:	9300      	str	r3, [sp, #0]
 800b3a2:	462a      	mov	r2, r5
 800b3a4:	4b05      	ldr	r3, [pc, #20]	@ (800b3bc <_svfiprintf_r+0x1f0>)
 800b3a6:	a904      	add	r1, sp, #16
 800b3a8:	4638      	mov	r0, r7
 800b3aa:	f000 f879 	bl	800b4a0 <_printf_i>
 800b3ae:	e7ed      	b.n	800b38c <_svfiprintf_r+0x1c0>
 800b3b0:	0800baec 	.word	0x0800baec
 800b3b4:	0800baf6 	.word	0x0800baf6
 800b3b8:	00000000 	.word	0x00000000
 800b3bc:	0800b115 	.word	0x0800b115
 800b3c0:	0800baf2 	.word	0x0800baf2

0800b3c4 <_printf_common>:
 800b3c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3c8:	4616      	mov	r6, r2
 800b3ca:	4698      	mov	r8, r3
 800b3cc:	688a      	ldr	r2, [r1, #8]
 800b3ce:	690b      	ldr	r3, [r1, #16]
 800b3d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b3d4:	4293      	cmp	r3, r2
 800b3d6:	bfb8      	it	lt
 800b3d8:	4613      	movlt	r3, r2
 800b3da:	6033      	str	r3, [r6, #0]
 800b3dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b3e0:	4607      	mov	r7, r0
 800b3e2:	460c      	mov	r4, r1
 800b3e4:	b10a      	cbz	r2, 800b3ea <_printf_common+0x26>
 800b3e6:	3301      	adds	r3, #1
 800b3e8:	6033      	str	r3, [r6, #0]
 800b3ea:	6823      	ldr	r3, [r4, #0]
 800b3ec:	0699      	lsls	r1, r3, #26
 800b3ee:	bf42      	ittt	mi
 800b3f0:	6833      	ldrmi	r3, [r6, #0]
 800b3f2:	3302      	addmi	r3, #2
 800b3f4:	6033      	strmi	r3, [r6, #0]
 800b3f6:	6825      	ldr	r5, [r4, #0]
 800b3f8:	f015 0506 	ands.w	r5, r5, #6
 800b3fc:	d106      	bne.n	800b40c <_printf_common+0x48>
 800b3fe:	f104 0a19 	add.w	sl, r4, #25
 800b402:	68e3      	ldr	r3, [r4, #12]
 800b404:	6832      	ldr	r2, [r6, #0]
 800b406:	1a9b      	subs	r3, r3, r2
 800b408:	42ab      	cmp	r3, r5
 800b40a:	dc26      	bgt.n	800b45a <_printf_common+0x96>
 800b40c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b410:	6822      	ldr	r2, [r4, #0]
 800b412:	3b00      	subs	r3, #0
 800b414:	bf18      	it	ne
 800b416:	2301      	movne	r3, #1
 800b418:	0692      	lsls	r2, r2, #26
 800b41a:	d42b      	bmi.n	800b474 <_printf_common+0xb0>
 800b41c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b420:	4641      	mov	r1, r8
 800b422:	4638      	mov	r0, r7
 800b424:	47c8      	blx	r9
 800b426:	3001      	adds	r0, #1
 800b428:	d01e      	beq.n	800b468 <_printf_common+0xa4>
 800b42a:	6823      	ldr	r3, [r4, #0]
 800b42c:	6922      	ldr	r2, [r4, #16]
 800b42e:	f003 0306 	and.w	r3, r3, #6
 800b432:	2b04      	cmp	r3, #4
 800b434:	bf02      	ittt	eq
 800b436:	68e5      	ldreq	r5, [r4, #12]
 800b438:	6833      	ldreq	r3, [r6, #0]
 800b43a:	1aed      	subeq	r5, r5, r3
 800b43c:	68a3      	ldr	r3, [r4, #8]
 800b43e:	bf0c      	ite	eq
 800b440:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b444:	2500      	movne	r5, #0
 800b446:	4293      	cmp	r3, r2
 800b448:	bfc4      	itt	gt
 800b44a:	1a9b      	subgt	r3, r3, r2
 800b44c:	18ed      	addgt	r5, r5, r3
 800b44e:	2600      	movs	r6, #0
 800b450:	341a      	adds	r4, #26
 800b452:	42b5      	cmp	r5, r6
 800b454:	d11a      	bne.n	800b48c <_printf_common+0xc8>
 800b456:	2000      	movs	r0, #0
 800b458:	e008      	b.n	800b46c <_printf_common+0xa8>
 800b45a:	2301      	movs	r3, #1
 800b45c:	4652      	mov	r2, sl
 800b45e:	4641      	mov	r1, r8
 800b460:	4638      	mov	r0, r7
 800b462:	47c8      	blx	r9
 800b464:	3001      	adds	r0, #1
 800b466:	d103      	bne.n	800b470 <_printf_common+0xac>
 800b468:	f04f 30ff 	mov.w	r0, #4294967295
 800b46c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b470:	3501      	adds	r5, #1
 800b472:	e7c6      	b.n	800b402 <_printf_common+0x3e>
 800b474:	18e1      	adds	r1, r4, r3
 800b476:	1c5a      	adds	r2, r3, #1
 800b478:	2030      	movs	r0, #48	@ 0x30
 800b47a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b47e:	4422      	add	r2, r4
 800b480:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b484:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b488:	3302      	adds	r3, #2
 800b48a:	e7c7      	b.n	800b41c <_printf_common+0x58>
 800b48c:	2301      	movs	r3, #1
 800b48e:	4622      	mov	r2, r4
 800b490:	4641      	mov	r1, r8
 800b492:	4638      	mov	r0, r7
 800b494:	47c8      	blx	r9
 800b496:	3001      	adds	r0, #1
 800b498:	d0e6      	beq.n	800b468 <_printf_common+0xa4>
 800b49a:	3601      	adds	r6, #1
 800b49c:	e7d9      	b.n	800b452 <_printf_common+0x8e>
	...

0800b4a0 <_printf_i>:
 800b4a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b4a4:	7e0f      	ldrb	r7, [r1, #24]
 800b4a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b4a8:	2f78      	cmp	r7, #120	@ 0x78
 800b4aa:	4691      	mov	r9, r2
 800b4ac:	4680      	mov	r8, r0
 800b4ae:	460c      	mov	r4, r1
 800b4b0:	469a      	mov	sl, r3
 800b4b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b4b6:	d807      	bhi.n	800b4c8 <_printf_i+0x28>
 800b4b8:	2f62      	cmp	r7, #98	@ 0x62
 800b4ba:	d80a      	bhi.n	800b4d2 <_printf_i+0x32>
 800b4bc:	2f00      	cmp	r7, #0
 800b4be:	f000 80d1 	beq.w	800b664 <_printf_i+0x1c4>
 800b4c2:	2f58      	cmp	r7, #88	@ 0x58
 800b4c4:	f000 80b8 	beq.w	800b638 <_printf_i+0x198>
 800b4c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b4cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b4d0:	e03a      	b.n	800b548 <_printf_i+0xa8>
 800b4d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b4d6:	2b15      	cmp	r3, #21
 800b4d8:	d8f6      	bhi.n	800b4c8 <_printf_i+0x28>
 800b4da:	a101      	add	r1, pc, #4	@ (adr r1, 800b4e0 <_printf_i+0x40>)
 800b4dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b4e0:	0800b539 	.word	0x0800b539
 800b4e4:	0800b54d 	.word	0x0800b54d
 800b4e8:	0800b4c9 	.word	0x0800b4c9
 800b4ec:	0800b4c9 	.word	0x0800b4c9
 800b4f0:	0800b4c9 	.word	0x0800b4c9
 800b4f4:	0800b4c9 	.word	0x0800b4c9
 800b4f8:	0800b54d 	.word	0x0800b54d
 800b4fc:	0800b4c9 	.word	0x0800b4c9
 800b500:	0800b4c9 	.word	0x0800b4c9
 800b504:	0800b4c9 	.word	0x0800b4c9
 800b508:	0800b4c9 	.word	0x0800b4c9
 800b50c:	0800b64b 	.word	0x0800b64b
 800b510:	0800b577 	.word	0x0800b577
 800b514:	0800b605 	.word	0x0800b605
 800b518:	0800b4c9 	.word	0x0800b4c9
 800b51c:	0800b4c9 	.word	0x0800b4c9
 800b520:	0800b66d 	.word	0x0800b66d
 800b524:	0800b4c9 	.word	0x0800b4c9
 800b528:	0800b577 	.word	0x0800b577
 800b52c:	0800b4c9 	.word	0x0800b4c9
 800b530:	0800b4c9 	.word	0x0800b4c9
 800b534:	0800b60d 	.word	0x0800b60d
 800b538:	6833      	ldr	r3, [r6, #0]
 800b53a:	1d1a      	adds	r2, r3, #4
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	6032      	str	r2, [r6, #0]
 800b540:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b544:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b548:	2301      	movs	r3, #1
 800b54a:	e09c      	b.n	800b686 <_printf_i+0x1e6>
 800b54c:	6833      	ldr	r3, [r6, #0]
 800b54e:	6820      	ldr	r0, [r4, #0]
 800b550:	1d19      	adds	r1, r3, #4
 800b552:	6031      	str	r1, [r6, #0]
 800b554:	0606      	lsls	r6, r0, #24
 800b556:	d501      	bpl.n	800b55c <_printf_i+0xbc>
 800b558:	681d      	ldr	r5, [r3, #0]
 800b55a:	e003      	b.n	800b564 <_printf_i+0xc4>
 800b55c:	0645      	lsls	r5, r0, #25
 800b55e:	d5fb      	bpl.n	800b558 <_printf_i+0xb8>
 800b560:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b564:	2d00      	cmp	r5, #0
 800b566:	da03      	bge.n	800b570 <_printf_i+0xd0>
 800b568:	232d      	movs	r3, #45	@ 0x2d
 800b56a:	426d      	negs	r5, r5
 800b56c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b570:	4858      	ldr	r0, [pc, #352]	@ (800b6d4 <_printf_i+0x234>)
 800b572:	230a      	movs	r3, #10
 800b574:	e011      	b.n	800b59a <_printf_i+0xfa>
 800b576:	6821      	ldr	r1, [r4, #0]
 800b578:	6833      	ldr	r3, [r6, #0]
 800b57a:	0608      	lsls	r0, r1, #24
 800b57c:	f853 5b04 	ldr.w	r5, [r3], #4
 800b580:	d402      	bmi.n	800b588 <_printf_i+0xe8>
 800b582:	0649      	lsls	r1, r1, #25
 800b584:	bf48      	it	mi
 800b586:	b2ad      	uxthmi	r5, r5
 800b588:	2f6f      	cmp	r7, #111	@ 0x6f
 800b58a:	4852      	ldr	r0, [pc, #328]	@ (800b6d4 <_printf_i+0x234>)
 800b58c:	6033      	str	r3, [r6, #0]
 800b58e:	bf14      	ite	ne
 800b590:	230a      	movne	r3, #10
 800b592:	2308      	moveq	r3, #8
 800b594:	2100      	movs	r1, #0
 800b596:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b59a:	6866      	ldr	r6, [r4, #4]
 800b59c:	60a6      	str	r6, [r4, #8]
 800b59e:	2e00      	cmp	r6, #0
 800b5a0:	db05      	blt.n	800b5ae <_printf_i+0x10e>
 800b5a2:	6821      	ldr	r1, [r4, #0]
 800b5a4:	432e      	orrs	r6, r5
 800b5a6:	f021 0104 	bic.w	r1, r1, #4
 800b5aa:	6021      	str	r1, [r4, #0]
 800b5ac:	d04b      	beq.n	800b646 <_printf_i+0x1a6>
 800b5ae:	4616      	mov	r6, r2
 800b5b0:	fbb5 f1f3 	udiv	r1, r5, r3
 800b5b4:	fb03 5711 	mls	r7, r3, r1, r5
 800b5b8:	5dc7      	ldrb	r7, [r0, r7]
 800b5ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b5be:	462f      	mov	r7, r5
 800b5c0:	42bb      	cmp	r3, r7
 800b5c2:	460d      	mov	r5, r1
 800b5c4:	d9f4      	bls.n	800b5b0 <_printf_i+0x110>
 800b5c6:	2b08      	cmp	r3, #8
 800b5c8:	d10b      	bne.n	800b5e2 <_printf_i+0x142>
 800b5ca:	6823      	ldr	r3, [r4, #0]
 800b5cc:	07df      	lsls	r7, r3, #31
 800b5ce:	d508      	bpl.n	800b5e2 <_printf_i+0x142>
 800b5d0:	6923      	ldr	r3, [r4, #16]
 800b5d2:	6861      	ldr	r1, [r4, #4]
 800b5d4:	4299      	cmp	r1, r3
 800b5d6:	bfde      	ittt	le
 800b5d8:	2330      	movle	r3, #48	@ 0x30
 800b5da:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b5de:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b5e2:	1b92      	subs	r2, r2, r6
 800b5e4:	6122      	str	r2, [r4, #16]
 800b5e6:	f8cd a000 	str.w	sl, [sp]
 800b5ea:	464b      	mov	r3, r9
 800b5ec:	aa03      	add	r2, sp, #12
 800b5ee:	4621      	mov	r1, r4
 800b5f0:	4640      	mov	r0, r8
 800b5f2:	f7ff fee7 	bl	800b3c4 <_printf_common>
 800b5f6:	3001      	adds	r0, #1
 800b5f8:	d14a      	bne.n	800b690 <_printf_i+0x1f0>
 800b5fa:	f04f 30ff 	mov.w	r0, #4294967295
 800b5fe:	b004      	add	sp, #16
 800b600:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b604:	6823      	ldr	r3, [r4, #0]
 800b606:	f043 0320 	orr.w	r3, r3, #32
 800b60a:	6023      	str	r3, [r4, #0]
 800b60c:	4832      	ldr	r0, [pc, #200]	@ (800b6d8 <_printf_i+0x238>)
 800b60e:	2778      	movs	r7, #120	@ 0x78
 800b610:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b614:	6823      	ldr	r3, [r4, #0]
 800b616:	6831      	ldr	r1, [r6, #0]
 800b618:	061f      	lsls	r7, r3, #24
 800b61a:	f851 5b04 	ldr.w	r5, [r1], #4
 800b61e:	d402      	bmi.n	800b626 <_printf_i+0x186>
 800b620:	065f      	lsls	r7, r3, #25
 800b622:	bf48      	it	mi
 800b624:	b2ad      	uxthmi	r5, r5
 800b626:	6031      	str	r1, [r6, #0]
 800b628:	07d9      	lsls	r1, r3, #31
 800b62a:	bf44      	itt	mi
 800b62c:	f043 0320 	orrmi.w	r3, r3, #32
 800b630:	6023      	strmi	r3, [r4, #0]
 800b632:	b11d      	cbz	r5, 800b63c <_printf_i+0x19c>
 800b634:	2310      	movs	r3, #16
 800b636:	e7ad      	b.n	800b594 <_printf_i+0xf4>
 800b638:	4826      	ldr	r0, [pc, #152]	@ (800b6d4 <_printf_i+0x234>)
 800b63a:	e7e9      	b.n	800b610 <_printf_i+0x170>
 800b63c:	6823      	ldr	r3, [r4, #0]
 800b63e:	f023 0320 	bic.w	r3, r3, #32
 800b642:	6023      	str	r3, [r4, #0]
 800b644:	e7f6      	b.n	800b634 <_printf_i+0x194>
 800b646:	4616      	mov	r6, r2
 800b648:	e7bd      	b.n	800b5c6 <_printf_i+0x126>
 800b64a:	6833      	ldr	r3, [r6, #0]
 800b64c:	6825      	ldr	r5, [r4, #0]
 800b64e:	6961      	ldr	r1, [r4, #20]
 800b650:	1d18      	adds	r0, r3, #4
 800b652:	6030      	str	r0, [r6, #0]
 800b654:	062e      	lsls	r6, r5, #24
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	d501      	bpl.n	800b65e <_printf_i+0x1be>
 800b65a:	6019      	str	r1, [r3, #0]
 800b65c:	e002      	b.n	800b664 <_printf_i+0x1c4>
 800b65e:	0668      	lsls	r0, r5, #25
 800b660:	d5fb      	bpl.n	800b65a <_printf_i+0x1ba>
 800b662:	8019      	strh	r1, [r3, #0]
 800b664:	2300      	movs	r3, #0
 800b666:	6123      	str	r3, [r4, #16]
 800b668:	4616      	mov	r6, r2
 800b66a:	e7bc      	b.n	800b5e6 <_printf_i+0x146>
 800b66c:	6833      	ldr	r3, [r6, #0]
 800b66e:	1d1a      	adds	r2, r3, #4
 800b670:	6032      	str	r2, [r6, #0]
 800b672:	681e      	ldr	r6, [r3, #0]
 800b674:	6862      	ldr	r2, [r4, #4]
 800b676:	2100      	movs	r1, #0
 800b678:	4630      	mov	r0, r6
 800b67a:	f7f4 fe51 	bl	8000320 <memchr>
 800b67e:	b108      	cbz	r0, 800b684 <_printf_i+0x1e4>
 800b680:	1b80      	subs	r0, r0, r6
 800b682:	6060      	str	r0, [r4, #4]
 800b684:	6863      	ldr	r3, [r4, #4]
 800b686:	6123      	str	r3, [r4, #16]
 800b688:	2300      	movs	r3, #0
 800b68a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b68e:	e7aa      	b.n	800b5e6 <_printf_i+0x146>
 800b690:	6923      	ldr	r3, [r4, #16]
 800b692:	4632      	mov	r2, r6
 800b694:	4649      	mov	r1, r9
 800b696:	4640      	mov	r0, r8
 800b698:	47d0      	blx	sl
 800b69a:	3001      	adds	r0, #1
 800b69c:	d0ad      	beq.n	800b5fa <_printf_i+0x15a>
 800b69e:	6823      	ldr	r3, [r4, #0]
 800b6a0:	079b      	lsls	r3, r3, #30
 800b6a2:	d413      	bmi.n	800b6cc <_printf_i+0x22c>
 800b6a4:	68e0      	ldr	r0, [r4, #12]
 800b6a6:	9b03      	ldr	r3, [sp, #12]
 800b6a8:	4298      	cmp	r0, r3
 800b6aa:	bfb8      	it	lt
 800b6ac:	4618      	movlt	r0, r3
 800b6ae:	e7a6      	b.n	800b5fe <_printf_i+0x15e>
 800b6b0:	2301      	movs	r3, #1
 800b6b2:	4632      	mov	r2, r6
 800b6b4:	4649      	mov	r1, r9
 800b6b6:	4640      	mov	r0, r8
 800b6b8:	47d0      	blx	sl
 800b6ba:	3001      	adds	r0, #1
 800b6bc:	d09d      	beq.n	800b5fa <_printf_i+0x15a>
 800b6be:	3501      	adds	r5, #1
 800b6c0:	68e3      	ldr	r3, [r4, #12]
 800b6c2:	9903      	ldr	r1, [sp, #12]
 800b6c4:	1a5b      	subs	r3, r3, r1
 800b6c6:	42ab      	cmp	r3, r5
 800b6c8:	dcf2      	bgt.n	800b6b0 <_printf_i+0x210>
 800b6ca:	e7eb      	b.n	800b6a4 <_printf_i+0x204>
 800b6cc:	2500      	movs	r5, #0
 800b6ce:	f104 0619 	add.w	r6, r4, #25
 800b6d2:	e7f5      	b.n	800b6c0 <_printf_i+0x220>
 800b6d4:	0800bafd 	.word	0x0800bafd
 800b6d8:	0800bb0e 	.word	0x0800bb0e

0800b6dc <memmove>:
 800b6dc:	4288      	cmp	r0, r1
 800b6de:	b510      	push	{r4, lr}
 800b6e0:	eb01 0402 	add.w	r4, r1, r2
 800b6e4:	d902      	bls.n	800b6ec <memmove+0x10>
 800b6e6:	4284      	cmp	r4, r0
 800b6e8:	4623      	mov	r3, r4
 800b6ea:	d807      	bhi.n	800b6fc <memmove+0x20>
 800b6ec:	1e43      	subs	r3, r0, #1
 800b6ee:	42a1      	cmp	r1, r4
 800b6f0:	d008      	beq.n	800b704 <memmove+0x28>
 800b6f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b6f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b6fa:	e7f8      	b.n	800b6ee <memmove+0x12>
 800b6fc:	4402      	add	r2, r0
 800b6fe:	4601      	mov	r1, r0
 800b700:	428a      	cmp	r2, r1
 800b702:	d100      	bne.n	800b706 <memmove+0x2a>
 800b704:	bd10      	pop	{r4, pc}
 800b706:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b70a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b70e:	e7f7      	b.n	800b700 <memmove+0x24>

0800b710 <_sbrk_r>:
 800b710:	b538      	push	{r3, r4, r5, lr}
 800b712:	4d06      	ldr	r5, [pc, #24]	@ (800b72c <_sbrk_r+0x1c>)
 800b714:	2300      	movs	r3, #0
 800b716:	4604      	mov	r4, r0
 800b718:	4608      	mov	r0, r1
 800b71a:	602b      	str	r3, [r5, #0]
 800b71c:	f7f6 ffb2 	bl	8002684 <_sbrk>
 800b720:	1c43      	adds	r3, r0, #1
 800b722:	d102      	bne.n	800b72a <_sbrk_r+0x1a>
 800b724:	682b      	ldr	r3, [r5, #0]
 800b726:	b103      	cbz	r3, 800b72a <_sbrk_r+0x1a>
 800b728:	6023      	str	r3, [r4, #0]
 800b72a:	bd38      	pop	{r3, r4, r5, pc}
 800b72c:	24000da8 	.word	0x24000da8

0800b730 <_realloc_r>:
 800b730:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b734:	4607      	mov	r7, r0
 800b736:	4614      	mov	r4, r2
 800b738:	460d      	mov	r5, r1
 800b73a:	b921      	cbnz	r1, 800b746 <_realloc_r+0x16>
 800b73c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b740:	4611      	mov	r1, r2
 800b742:	f7ff bc5b 	b.w	800affc <_malloc_r>
 800b746:	b92a      	cbnz	r2, 800b754 <_realloc_r+0x24>
 800b748:	f7ff fbec 	bl	800af24 <_free_r>
 800b74c:	4625      	mov	r5, r4
 800b74e:	4628      	mov	r0, r5
 800b750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b754:	f000 f81a 	bl	800b78c <_malloc_usable_size_r>
 800b758:	4284      	cmp	r4, r0
 800b75a:	4606      	mov	r6, r0
 800b75c:	d802      	bhi.n	800b764 <_realloc_r+0x34>
 800b75e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b762:	d8f4      	bhi.n	800b74e <_realloc_r+0x1e>
 800b764:	4621      	mov	r1, r4
 800b766:	4638      	mov	r0, r7
 800b768:	f7ff fc48 	bl	800affc <_malloc_r>
 800b76c:	4680      	mov	r8, r0
 800b76e:	b908      	cbnz	r0, 800b774 <_realloc_r+0x44>
 800b770:	4645      	mov	r5, r8
 800b772:	e7ec      	b.n	800b74e <_realloc_r+0x1e>
 800b774:	42b4      	cmp	r4, r6
 800b776:	4622      	mov	r2, r4
 800b778:	4629      	mov	r1, r5
 800b77a:	bf28      	it	cs
 800b77c:	4632      	movcs	r2, r6
 800b77e:	f7ff fbc3 	bl	800af08 <memcpy>
 800b782:	4629      	mov	r1, r5
 800b784:	4638      	mov	r0, r7
 800b786:	f7ff fbcd 	bl	800af24 <_free_r>
 800b78a:	e7f1      	b.n	800b770 <_realloc_r+0x40>

0800b78c <_malloc_usable_size_r>:
 800b78c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b790:	1f18      	subs	r0, r3, #4
 800b792:	2b00      	cmp	r3, #0
 800b794:	bfbc      	itt	lt
 800b796:	580b      	ldrlt	r3, [r1, r0]
 800b798:	18c0      	addlt	r0, r0, r3
 800b79a:	4770      	bx	lr

0800b79c <_init>:
 800b79c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b79e:	bf00      	nop
 800b7a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b7a2:	bc08      	pop	{r3}
 800b7a4:	469e      	mov	lr, r3
 800b7a6:	4770      	bx	lr

0800b7a8 <_fini>:
 800b7a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7aa:	bf00      	nop
 800b7ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b7ae:	bc08      	pop	{r3}
 800b7b0:	469e      	mov	lr, r3
 800b7b2:	4770      	bx	lr
