

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_18_1'
================================================================
* Date:           Mon Aug 12 18:57:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        vecTrans
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.815 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1040|     1040|  5.200 us|  5.200 us|  1040|  1040|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |     1038|     1038|        16|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.81>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:18]   --->   Operation 19 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv11_i5 = alloca i32 1"   --->   Operation 20 'alloca' 'conv11_i5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 44257, i16 %conv11_i5"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln18 = store i11 0, i11 %j" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:18]   --->   Operation 22 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_1 = load i11 %j"   --->   Operation 24 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.63ns)   --->   "%icmp_ln18 = icmp_eq  i11 %j_1, i11 1024" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:18]   --->   Operation 25 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.63ns)   --->   "%add_ln18 = add i11 %j_1, i11 1" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:18]   --->   Operation 26 'add' 'add_ln18' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc.split, void %for.inc.i.preheader.exitStub" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:18]   --->   Operation 27 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty = trunc i11 %j_1"   --->   Operation 28 'trunc' 'empty' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 29 [14/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 29 'urem' 'rem_urem' <Predicate = (!icmp_ln18)> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln18 = store i11 %add_ln18, i11 %j" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:18]   --->   Operation 30 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%conv11_i5_load = load i16 %conv11_i5" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:11->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:20]   --->   Operation 31 'load' 'conv11_i5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i11 %j_1" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:18]   --->   Operation 32 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [13/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 33 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%trunc_ln11 = trunc i16 %conv11_i5_load" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:11->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:20]   --->   Operation 34 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i5_load, i32 3" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:11->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:20]   --->   Operation 35 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i5_load, i32 2" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:11->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:20]   --->   Operation 36 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i5_load, i32 5" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:11->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:20]   --->   Operation 37 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln11_3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %conv11_i5_load, i32 1, i32 15" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:11->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:20]   --->   Operation 38 'partselect' 'lshr_ln11_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%xor_ln11_1 = xor i1 %tmp_1, i1 %tmp_2" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:11->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:20]   --->   Operation 39 'xor' 'xor_ln11_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%xor_ln11 = xor i1 %xor_ln11_1, i1 %tmp" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:11->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:20]   --->   Operation 40 'xor' 'xor_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln11_2 = xor i1 %xor_ln11, i1 %trunc_ln11" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:11->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:20]   --->   Operation 41 'xor' 'xor_ln11_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %xor_ln11_2, i15 %lshr_ln11_3" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:11->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:20]   --->   Operation 42 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %conv11_i5_load, i32 1, i32 10" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:20]   --->   Operation 43 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i10 %b, i64 0, i64 %zext_ln18" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:20]   --->   Operation 44 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln20 = store i10 %trunc_ln2, i10 %b_addr" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:20]   --->   Operation 45 'store' 'store_ln20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln11 = store i16 %or_ln, i16 %conv11_i5" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:11->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:20]   --->   Operation 46 'store' 'store_ln11' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.10>
ST_3 : Operation 47 [12/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 47 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.10>
ST_4 : Operation 48 [11/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 48 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.10>
ST_5 : Operation 49 [10/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 49 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.10>
ST_6 : Operation 50 [9/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 50 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.10>
ST_7 : Operation 51 [8/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 51 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.10>
ST_8 : Operation 52 [7/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 52 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.10>
ST_9 : Operation 53 [6/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 53 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.10>
ST_10 : Operation 54 [5/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 54 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.10>
ST_11 : Operation 55 [4/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 55 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.10>
ST_12 : Operation 56 [3/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 56 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.10>
ST_13 : Operation 57 [2/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 57 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.10>
ST_14 : Operation 58 [1/14] (3.10ns)   --->   "%rem_urem = urem i10 %empty, i10 50"   --->   Operation 58 'urem' 'rem_urem' <Predicate = true> <Delay = 3.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.82>
ST_15 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i6 %rem_urem" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:19]   --->   Operation 59 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 60 [1/1] (1.82ns)   --->   "%add_ln19 = add i6 %trunc_ln19, i6 39" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:19]   --->   Operation 60 'add' 'add_ln19' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:18]   --->   Operation 61 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:18]   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:18]   --->   Operation 63 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i6 %add_ln19" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:19]   --->   Operation 64 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 65 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln18" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:19]   --->   Operation 65 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %sext_ln19, i10 %A_addr" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:19]   --->   Operation 66 'store' 'store_ln19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc" [benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:18]   --->   Operation 67 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.815ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln18', benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:18) of constant 0 on local variable 'j', benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:18 [6]  (1.588 ns)
	'load' operation 11 bit ('j') on local variable 'j', benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:18 [9]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln18', benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:18) [10]  (1.639 ns)
	'store' operation 0 bit ('store_ln18', benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:18) of variable 'add_ln18', benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:18 on local variable 'j', benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:18 [39]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 16 bit ('conv11_i5_load', benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:11->benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:20) on local variable 'conv11_i5' [14]  (0.000 ns)
	'store' operation 0 bit ('store_ln20', benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:20) of variable 'trunc_ln2', benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:20 on array 'b' [37]  (3.254 ns)

 <State 3>: 3.100ns
The critical path consists of the following:
	'urem' operation 6 bit ('rem_urem') [20]  (3.100 ns)

 <State 4>: 3.100ns
The critical path consists of the following:
	'urem' operation 6 bit ('rem_urem') [20]  (3.100 ns)

 <State 5>: 3.100ns
The critical path consists of the following:
	'urem' operation 6 bit ('rem_urem') [20]  (3.100 ns)

 <State 6>: 3.100ns
The critical path consists of the following:
	'urem' operation 6 bit ('rem_urem') [20]  (3.100 ns)

 <State 7>: 3.100ns
The critical path consists of the following:
	'urem' operation 6 bit ('rem_urem') [20]  (3.100 ns)

 <State 8>: 3.100ns
The critical path consists of the following:
	'urem' operation 6 bit ('rem_urem') [20]  (3.100 ns)

 <State 9>: 3.100ns
The critical path consists of the following:
	'urem' operation 6 bit ('rem_urem') [20]  (3.100 ns)

 <State 10>: 3.100ns
The critical path consists of the following:
	'urem' operation 6 bit ('rem_urem') [20]  (3.100 ns)

 <State 11>: 3.100ns
The critical path consists of the following:
	'urem' operation 6 bit ('rem_urem') [20]  (3.100 ns)

 <State 12>: 3.100ns
The critical path consists of the following:
	'urem' operation 6 bit ('rem_urem') [20]  (3.100 ns)

 <State 13>: 3.100ns
The critical path consists of the following:
	'urem' operation 6 bit ('rem_urem') [20]  (3.100 ns)

 <State 14>: 3.100ns
The critical path consists of the following:
	'urem' operation 6 bit ('rem_urem') [20]  (3.100 ns)

 <State 15>: 1.825ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln19', benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:19) [22]  (1.825 ns)

 <State 16>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln19', benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:19) of variable 'sext_ln19', benchmarks/jianyicheng/vecTrans/src/vecTrans_tb.cpp:19 on array 'A' [25]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
