{
  "module_name": "intel-xway.c",
  "hash_id": "dd5b8abacd30e938685929ac0e684d48560058420fb4e0ecf1d1c18ad272cf95",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/phy/intel-xway.c",
  "human_readable_source": "\n \n\n#include <linux/mdio.h>\n#include <linux/module.h>\n#include <linux/phy.h>\n#include <linux/of.h>\n#include <linux/bitfield.h>\n\n#define XWAY_MDIO_MIICTRL\t\t0x17\t \n#define XWAY_MDIO_IMASK\t\t\t0x19\t \n#define XWAY_MDIO_ISTAT\t\t\t0x1A\t \n#define XWAY_MDIO_LED\t\t\t0x1B\t \n\n#define XWAY_MDIO_MIICTRL_RXSKEW_MASK\tGENMASK(14, 12)\n#define XWAY_MDIO_MIICTRL_TXSKEW_MASK\tGENMASK(10, 8)\n\n \n#define XWAY_MDIO_LED_LED3_EN\t\tBIT(11)\t \n#define XWAY_MDIO_LED_LED2_EN\t\tBIT(10)\t \n#define XWAY_MDIO_LED_LED1_EN\t\tBIT(9)\t \n#define XWAY_MDIO_LED_LED0_EN\t\tBIT(8)\t \n \n#define XWAY_MDIO_LED_LED3_DA\t\tBIT(3)\t \n#define XWAY_MDIO_LED_LED2_DA\t\tBIT(2)\t \n#define XWAY_MDIO_LED_LED1_DA\t\tBIT(1)\t \n#define XWAY_MDIO_LED_LED0_DA\t\tBIT(0)\t \n\n#define XWAY_MDIO_INIT_WOL\t\tBIT(15)\t \n#define XWAY_MDIO_INIT_MSRE\t\tBIT(14)\n#define XWAY_MDIO_INIT_NPRX\t\tBIT(13)\n#define XWAY_MDIO_INIT_NPTX\t\tBIT(12)\n#define XWAY_MDIO_INIT_ANE\t\tBIT(11)\t \n#define XWAY_MDIO_INIT_ANC\t\tBIT(10)\t \n#define XWAY_MDIO_INIT_ADSC\t\tBIT(5)\t \n#define XWAY_MDIO_INIT_MPIPC\t\tBIT(4)\n#define XWAY_MDIO_INIT_MDIXC\t\tBIT(3)\n#define XWAY_MDIO_INIT_DXMC\t\tBIT(2)\t \n#define XWAY_MDIO_INIT_LSPC\t\tBIT(1)\t \n#define XWAY_MDIO_INIT_LSTC\t\tBIT(0)\t \n#define XWAY_MDIO_INIT_MASK\t\t(XWAY_MDIO_INIT_LSTC | \\\n\t\t\t\t\t XWAY_MDIO_INIT_ADSC)\n\n#define ADVERTISED_MPD\t\t\tBIT(10)\t \n\n \n#define XWAY_MMD_LEDCH\t\t\t0x01E0\n \n#define  XWAY_MMD_LEDCH_NACS_NONE\t0x0000\n#define  XWAY_MMD_LEDCH_NACS_LINK\t0x0001\n#define  XWAY_MMD_LEDCH_NACS_PDOWN\t0x0002\n#define  XWAY_MMD_LEDCH_NACS_EEE\t0x0003\n#define  XWAY_MMD_LEDCH_NACS_ANEG\t0x0004\n#define  XWAY_MMD_LEDCH_NACS_ABIST\t0x0005\n#define  XWAY_MMD_LEDCH_NACS_CDIAG\t0x0006\n#define  XWAY_MMD_LEDCH_NACS_TEST\t0x0007\n \n#define  XWAY_MMD_LEDCH_SBF_F02HZ\t0x0000\n#define  XWAY_MMD_LEDCH_SBF_F04HZ\t0x0010\n#define  XWAY_MMD_LEDCH_SBF_F08HZ\t0x0020\n#define  XWAY_MMD_LEDCH_SBF_F16HZ\t0x0030\n \n#define  XWAY_MMD_LEDCH_FBF_F02HZ\t0x0000\n#define  XWAY_MMD_LEDCH_FBF_F04HZ\t0x0040\n#define  XWAY_MMD_LEDCH_FBF_F08HZ\t0x0080\n#define  XWAY_MMD_LEDCH_FBF_F16HZ\t0x00C0\n \n#define XWAY_MMD_LEDCL\t\t\t0x01E1\n \n#define  XWAY_MMD_LEDCH_CBLINK_NONE\t0x0000\n#define  XWAY_MMD_LEDCH_CBLINK_LINK\t0x0001\n#define  XWAY_MMD_LEDCH_CBLINK_PDOWN\t0x0002\n#define  XWAY_MMD_LEDCH_CBLINK_EEE\t0x0003\n#define  XWAY_MMD_LEDCH_CBLINK_ANEG\t0x0004\n#define  XWAY_MMD_LEDCH_CBLINK_ABIST\t0x0005\n#define  XWAY_MMD_LEDCH_CBLINK_CDIAG\t0x0006\n#define  XWAY_MMD_LEDCH_CBLINK_TEST\t0x0007\n \n#define  XWAY_MMD_LEDCH_SCAN_NONE\t0x0000\n#define  XWAY_MMD_LEDCH_SCAN_LINK\t0x0010\n#define  XWAY_MMD_LEDCH_SCAN_PDOWN\t0x0020\n#define  XWAY_MMD_LEDCH_SCAN_EEE\t0x0030\n#define  XWAY_MMD_LEDCH_SCAN_ANEG\t0x0040\n#define  XWAY_MMD_LEDCH_SCAN_ABIST\t0x0050\n#define  XWAY_MMD_LEDCH_SCAN_CDIAG\t0x0060\n#define  XWAY_MMD_LEDCH_SCAN_TEST\t0x0070\n \n#define XWAY_MMD_LED0H\t\t\t0x01E2\n \n#define  XWAY_MMD_LEDxH_BLINKF_MASK\t0x000F\n#define  XWAY_MMD_LEDxH_BLINKF_NONE\t0x0000\n#define  XWAY_MMD_LEDxH_BLINKF_LINK10\t0x0001\n#define  XWAY_MMD_LEDxH_BLINKF_LINK100\t0x0002\n#define  XWAY_MMD_LEDxH_BLINKF_LINK10X\t0x0003\n#define  XWAY_MMD_LEDxH_BLINKF_LINK1000\t0x0004\n#define  XWAY_MMD_LEDxH_BLINKF_LINK10_0\t0x0005\n#define  XWAY_MMD_LEDxH_BLINKF_LINK100X\t0x0006\n#define  XWAY_MMD_LEDxH_BLINKF_LINK10XX\t0x0007\n#define  XWAY_MMD_LEDxH_BLINKF_PDOWN\t0x0008\n#define  XWAY_MMD_LEDxH_BLINKF_EEE\t0x0009\n#define  XWAY_MMD_LEDxH_BLINKF_ANEG\t0x000A\n#define  XWAY_MMD_LEDxH_BLINKF_ABIST\t0x000B\n#define  XWAY_MMD_LEDxH_BLINKF_CDIAG\t0x000C\n \n#define  XWAY_MMD_LEDxH_CON_MASK\t0x00F0\n#define  XWAY_MMD_LEDxH_CON_NONE\t0x0000\n#define  XWAY_MMD_LEDxH_CON_LINK10\t0x0010\n#define  XWAY_MMD_LEDxH_CON_LINK100\t0x0020\n#define  XWAY_MMD_LEDxH_CON_LINK10X\t0x0030\n#define  XWAY_MMD_LEDxH_CON_LINK1000\t0x0040\n#define  XWAY_MMD_LEDxH_CON_LINK10_0\t0x0050\n#define  XWAY_MMD_LEDxH_CON_LINK100X\t0x0060\n#define  XWAY_MMD_LEDxH_CON_LINK10XX\t0x0070\n#define  XWAY_MMD_LEDxH_CON_PDOWN\t0x0080\n#define  XWAY_MMD_LEDxH_CON_EEE\t\t0x0090\n#define  XWAY_MMD_LEDxH_CON_ANEG\t0x00A0\n#define  XWAY_MMD_LEDxH_CON_ABIST\t0x00B0\n#define  XWAY_MMD_LEDxH_CON_CDIAG\t0x00C0\n#define  XWAY_MMD_LEDxH_CON_COPPER\t0x00D0\n#define  XWAY_MMD_LEDxH_CON_FIBER\t0x00E0\n \n#define XWAY_MMD_LED0L\t\t\t0x01E3\n \n#define  XWAY_MMD_LEDxL_PULSE_MASK\t0x000F\n#define  XWAY_MMD_LEDxL_PULSE_NONE\t0x0000\n#define  XWAY_MMD_LEDxL_PULSE_TXACT\t0x0001\n#define  XWAY_MMD_LEDxL_PULSE_RXACT\t0x0002\n#define  XWAY_MMD_LEDxL_PULSE_COL\t0x0004\n \n#define  XWAY_MMD_LEDxL_BLINKS_MASK\t0x00F0\n#define  XWAY_MMD_LEDxL_BLINKS_NONE\t0x0000\n#define  XWAY_MMD_LEDxL_BLINKS_LINK10\t0x0010\n#define  XWAY_MMD_LEDxL_BLINKS_LINK100\t0x0020\n#define  XWAY_MMD_LEDxL_BLINKS_LINK10X\t0x0030\n#define  XWAY_MMD_LEDxL_BLINKS_LINK1000\t0x0040\n#define  XWAY_MMD_LEDxL_BLINKS_LINK10_0\t0x0050\n#define  XWAY_MMD_LEDxL_BLINKS_LINK100X\t0x0060\n#define  XWAY_MMD_LEDxL_BLINKS_LINK10XX\t0x0070\n#define  XWAY_MMD_LEDxL_BLINKS_PDOWN\t0x0080\n#define  XWAY_MMD_LEDxL_BLINKS_EEE\t0x0090\n#define  XWAY_MMD_LEDxL_BLINKS_ANEG\t0x00A0\n#define  XWAY_MMD_LEDxL_BLINKS_ABIST\t0x00B0\n#define  XWAY_MMD_LEDxL_BLINKS_CDIAG\t0x00C0\n#define XWAY_MMD_LED1H\t\t\t0x01E4\n#define XWAY_MMD_LED1L\t\t\t0x01E5\n#define XWAY_MMD_LED2H\t\t\t0x01E6\n#define XWAY_MMD_LED2L\t\t\t0x01E7\n#define XWAY_MMD_LED3H\t\t\t0x01E8\n#define XWAY_MMD_LED3L\t\t\t0x01E9\n\n#define PHY_ID_PHY11G_1_3\t\t0x030260D1\n#define PHY_ID_PHY22F_1_3\t\t0x030260E1\n#define PHY_ID_PHY11G_1_4\t\t0xD565A400\n#define PHY_ID_PHY22F_1_4\t\t0xD565A410\n#define PHY_ID_PHY11G_1_5\t\t0xD565A401\n#define PHY_ID_PHY22F_1_5\t\t0xD565A411\n#define PHY_ID_PHY11G_VR9_1_1\t\t0xD565A408\n#define PHY_ID_PHY22F_VR9_1_1\t\t0xD565A418\n#define PHY_ID_PHY11G_VR9_1_2\t\t0xD565A409\n#define PHY_ID_PHY22F_VR9_1_2\t\t0xD565A419\n\nstatic const int xway_internal_delay[] = {0, 500, 1000, 1500, 2000, 2500,\n\t\t\t\t\t 3000, 3500};\n\nstatic int xway_gphy_rgmii_init(struct phy_device *phydev)\n{\n\tstruct device *dev = &phydev->mdio.dev;\n\tunsigned int delay_size = ARRAY_SIZE(xway_internal_delay);\n\ts32 int_delay;\n\tint val = 0;\n\n\tif (!phy_interface_is_rgmii(phydev))\n\t\treturn 0;\n\n\t \n\tif (phydev->interface == PHY_INTERFACE_MODE_RGMII) {\n\t\tu16 txskew, rxskew;\n\n\t\tval = phy_read(phydev, XWAY_MDIO_MIICTRL);\n\t\tif (val < 0)\n\t\t\treturn val;\n\n\t\ttxskew = FIELD_GET(XWAY_MDIO_MIICTRL_TXSKEW_MASK, val);\n\t\trxskew = FIELD_GET(XWAY_MDIO_MIICTRL_RXSKEW_MASK, val);\n\n\t\tif (txskew > 0 || rxskew > 0)\n\t\t\tphydev_warn(phydev,\n\t\t\t\t    \"PHY has delays (e.g. via pin strapping), but phy-mode = 'rgmii'\\n\"\n\t\t\t\t    \"Should be 'rgmii-id' to use internal delays txskew:%d ps rxskew:%d ps\\n\",\n\t\t\t\t    xway_internal_delay[txskew],\n\t\t\t\t    xway_internal_delay[rxskew]);\n\t\treturn 0;\n\t}\n\n\tif (phydev->interface == PHY_INTERFACE_MODE_RGMII_ID ||\n\t    phydev->interface == PHY_INTERFACE_MODE_RGMII_RXID) {\n\t\tint_delay = phy_get_internal_delay(phydev, dev,\n\t\t\t\t\t\t   xway_internal_delay,\n\t\t\t\t\t\t   delay_size, true);\n\n\t\t \n\t\tif (int_delay < 0)\n\t\t\tint_delay = 4;  \n\n\t\tval |= FIELD_PREP(XWAY_MDIO_MIICTRL_RXSKEW_MASK, int_delay);\n\t}\n\n\tif (phydev->interface == PHY_INTERFACE_MODE_RGMII_ID ||\n\t    phydev->interface == PHY_INTERFACE_MODE_RGMII_TXID) {\n\t\tint_delay = phy_get_internal_delay(phydev, dev,\n\t\t\t\t\t\t   xway_internal_delay,\n\t\t\t\t\t\t   delay_size, false);\n\n\t\t \n\t\tif (int_delay < 0)\n\t\t\tint_delay = 4;  \n\n\t\tval |= FIELD_PREP(XWAY_MDIO_MIICTRL_TXSKEW_MASK, int_delay);\n\t}\n\n\treturn phy_modify(phydev, XWAY_MDIO_MIICTRL,\n\t\t\t  XWAY_MDIO_MIICTRL_RXSKEW_MASK |\n\t\t\t  XWAY_MDIO_MIICTRL_TXSKEW_MASK, val);\n}\n\nstatic int xway_gphy_config_init(struct phy_device *phydev)\n{\n\tint err;\n\tu32 ledxh;\n\tu32 ledxl;\n\n\t \n\terr = phy_write(phydev, XWAY_MDIO_IMASK, 0);\n\tif (err)\n\t\treturn err;\n\n\t \n\tphy_read(phydev, XWAY_MDIO_ISTAT);\n\n\t \n\terr = phy_write(phydev, XWAY_MDIO_LED,\n\t\t\tXWAY_MDIO_LED_LED0_EN |\n\t\t\tXWAY_MDIO_LED_LED1_EN |\n\t\t\tXWAY_MDIO_LED_LED2_EN |\n\t\t\tXWAY_MDIO_LED_LED3_EN);\n\tif (err)\n\t\treturn err;\n\n\tphy_write_mmd(phydev, MDIO_MMD_VEND2, XWAY_MMD_LEDCH,\n\t\t      XWAY_MMD_LEDCH_NACS_NONE |\n\t\t      XWAY_MMD_LEDCH_SBF_F02HZ |\n\t\t      XWAY_MMD_LEDCH_FBF_F16HZ);\n\tphy_write_mmd(phydev, MDIO_MMD_VEND2, XWAY_MMD_LEDCL,\n\t\t      XWAY_MMD_LEDCH_CBLINK_NONE |\n\t\t      XWAY_MMD_LEDCH_SCAN_NONE);\n\n\t \n\tledxh = XWAY_MMD_LEDxH_BLINKF_NONE | XWAY_MMD_LEDxH_CON_LINK10XX;\n\tledxl = XWAY_MMD_LEDxL_PULSE_TXACT | XWAY_MMD_LEDxL_PULSE_RXACT |\n\t\tXWAY_MMD_LEDxL_BLINKS_NONE;\n\tphy_write_mmd(phydev, MDIO_MMD_VEND2, XWAY_MMD_LED0H, ledxh);\n\tphy_write_mmd(phydev, MDIO_MMD_VEND2, XWAY_MMD_LED0L, ledxl);\n\tphy_write_mmd(phydev, MDIO_MMD_VEND2, XWAY_MMD_LED1H, ledxh);\n\tphy_write_mmd(phydev, MDIO_MMD_VEND2, XWAY_MMD_LED1L, ledxl);\n\tphy_write_mmd(phydev, MDIO_MMD_VEND2, XWAY_MMD_LED2H, ledxh);\n\tphy_write_mmd(phydev, MDIO_MMD_VEND2, XWAY_MMD_LED2L, ledxl);\n\n\terr = xway_gphy_rgmii_init(phydev);\n\tif (err)\n\t\treturn err;\n\n\treturn 0;\n}\n\nstatic int xway_gphy14_config_aneg(struct phy_device *phydev)\n{\n\tint reg, err;\n\n\t \n\t \n\treg = phy_read(phydev, MII_CTRL1000);\n\treg |= ADVERTISED_MPD;\n\terr = phy_write(phydev, MII_CTRL1000, reg);\n\tif (err)\n\t\treturn err;\n\n\treturn genphy_config_aneg(phydev);\n}\n\nstatic int xway_gphy_ack_interrupt(struct phy_device *phydev)\n{\n\tint reg;\n\n\treg = phy_read(phydev, XWAY_MDIO_ISTAT);\n\treturn (reg < 0) ? reg : 0;\n}\n\nstatic int xway_gphy_config_intr(struct phy_device *phydev)\n{\n\tu16 mask = 0;\n\tint err;\n\n\tif (phydev->interrupts == PHY_INTERRUPT_ENABLED) {\n\t\terr = xway_gphy_ack_interrupt(phydev);\n\t\tif (err)\n\t\t\treturn err;\n\n\t\tmask = XWAY_MDIO_INIT_MASK;\n\t\terr = phy_write(phydev, XWAY_MDIO_IMASK, mask);\n\t} else {\n\t\terr = phy_write(phydev, XWAY_MDIO_IMASK, mask);\n\t\tif (err)\n\t\t\treturn err;\n\n\t\terr = xway_gphy_ack_interrupt(phydev);\n\t}\n\n\treturn err;\n}\n\nstatic irqreturn_t xway_gphy_handle_interrupt(struct phy_device *phydev)\n{\n\tint irq_status;\n\n\tirq_status = phy_read(phydev, XWAY_MDIO_ISTAT);\n\tif (irq_status < 0) {\n\t\tphy_error(phydev);\n\t\treturn IRQ_NONE;\n\t}\n\n\tif (!(irq_status & XWAY_MDIO_INIT_MASK))\n\t\treturn IRQ_NONE;\n\n\tphy_trigger_machine(phydev);\n\n\treturn IRQ_HANDLED;\n}\n\nstatic struct phy_driver xway_gphy[] = {\n\t{\n\t\t.phy_id\t\t= PHY_ID_PHY11G_1_3,\n\t\t.phy_id_mask\t= 0xffffffff,\n\t\t.name\t\t= \"Intel XWAY PHY11G (PEF 7071/PEF 7072) v1.3\",\n\t\t \n\t\t.config_init\t= xway_gphy_config_init,\n\t\t.config_aneg\t= xway_gphy14_config_aneg,\n\t\t.handle_interrupt = xway_gphy_handle_interrupt,\n\t\t.config_intr\t= xway_gphy_config_intr,\n\t\t.suspend\t= genphy_suspend,\n\t\t.resume\t\t= genphy_resume,\n\t}, {\n\t\t.phy_id\t\t= PHY_ID_PHY22F_1_3,\n\t\t.phy_id_mask\t= 0xffffffff,\n\t\t.name\t\t= \"Intel XWAY PHY22F (PEF 7061) v1.3\",\n\t\t \n\t\t.config_init\t= xway_gphy_config_init,\n\t\t.config_aneg\t= xway_gphy14_config_aneg,\n\t\t.handle_interrupt = xway_gphy_handle_interrupt,\n\t\t.config_intr\t= xway_gphy_config_intr,\n\t\t.suspend\t= genphy_suspend,\n\t\t.resume\t\t= genphy_resume,\n\t}, {\n\t\t.phy_id\t\t= PHY_ID_PHY11G_1_4,\n\t\t.phy_id_mask\t= 0xffffffff,\n\t\t.name\t\t= \"Intel XWAY PHY11G (PEF 7071/PEF 7072) v1.4\",\n\t\t \n\t\t.config_init\t= xway_gphy_config_init,\n\t\t.config_aneg\t= xway_gphy14_config_aneg,\n\t\t.handle_interrupt = xway_gphy_handle_interrupt,\n\t\t.config_intr\t= xway_gphy_config_intr,\n\t\t.suspend\t= genphy_suspend,\n\t\t.resume\t\t= genphy_resume,\n\t}, {\n\t\t.phy_id\t\t= PHY_ID_PHY22F_1_4,\n\t\t.phy_id_mask\t= 0xffffffff,\n\t\t.name\t\t= \"Intel XWAY PHY22F (PEF 7061) v1.4\",\n\t\t \n\t\t.config_init\t= xway_gphy_config_init,\n\t\t.config_aneg\t= xway_gphy14_config_aneg,\n\t\t.handle_interrupt = xway_gphy_handle_interrupt,\n\t\t.config_intr\t= xway_gphy_config_intr,\n\t\t.suspend\t= genphy_suspend,\n\t\t.resume\t\t= genphy_resume,\n\t}, {\n\t\t.phy_id\t\t= PHY_ID_PHY11G_1_5,\n\t\t.phy_id_mask\t= 0xffffffff,\n\t\t.name\t\t= \"Intel XWAY PHY11G (PEF 7071/PEF 7072) v1.5 / v1.6\",\n\t\t \n\t\t.config_init\t= xway_gphy_config_init,\n\t\t.handle_interrupt = xway_gphy_handle_interrupt,\n\t\t.config_intr\t= xway_gphy_config_intr,\n\t\t.suspend\t= genphy_suspend,\n\t\t.resume\t\t= genphy_resume,\n\t}, {\n\t\t.phy_id\t\t= PHY_ID_PHY22F_1_5,\n\t\t.phy_id_mask\t= 0xffffffff,\n\t\t.name\t\t= \"Intel XWAY PHY22F (PEF 7061) v1.5 / v1.6\",\n\t\t \n\t\t.config_init\t= xway_gphy_config_init,\n\t\t.handle_interrupt = xway_gphy_handle_interrupt,\n\t\t.config_intr\t= xway_gphy_config_intr,\n\t\t.suspend\t= genphy_suspend,\n\t\t.resume\t\t= genphy_resume,\n\t}, {\n\t\t.phy_id\t\t= PHY_ID_PHY11G_VR9_1_1,\n\t\t.phy_id_mask\t= 0xffffffff,\n\t\t.name\t\t= \"Intel XWAY PHY11G (xRX v1.1 integrated)\",\n\t\t \n\t\t.config_init\t= xway_gphy_config_init,\n\t\t.handle_interrupt = xway_gphy_handle_interrupt,\n\t\t.config_intr\t= xway_gphy_config_intr,\n\t\t.suspend\t= genphy_suspend,\n\t\t.resume\t\t= genphy_resume,\n\t}, {\n\t\t.phy_id\t\t= PHY_ID_PHY22F_VR9_1_1,\n\t\t.phy_id_mask\t= 0xffffffff,\n\t\t.name\t\t= \"Intel XWAY PHY22F (xRX v1.1 integrated)\",\n\t\t \n\t\t.config_init\t= xway_gphy_config_init,\n\t\t.handle_interrupt = xway_gphy_handle_interrupt,\n\t\t.config_intr\t= xway_gphy_config_intr,\n\t\t.suspend\t= genphy_suspend,\n\t\t.resume\t\t= genphy_resume,\n\t}, {\n\t\t.phy_id\t\t= PHY_ID_PHY11G_VR9_1_2,\n\t\t.phy_id_mask\t= 0xffffffff,\n\t\t.name\t\t= \"Intel XWAY PHY11G (xRX v1.2 integrated)\",\n\t\t \n\t\t.config_init\t= xway_gphy_config_init,\n\t\t.handle_interrupt = xway_gphy_handle_interrupt,\n\t\t.config_intr\t= xway_gphy_config_intr,\n\t\t.suspend\t= genphy_suspend,\n\t\t.resume\t\t= genphy_resume,\n\t}, {\n\t\t.phy_id\t\t= PHY_ID_PHY22F_VR9_1_2,\n\t\t.phy_id_mask\t= 0xffffffff,\n\t\t.name\t\t= \"Intel XWAY PHY22F (xRX v1.2 integrated)\",\n\t\t \n\t\t.config_init\t= xway_gphy_config_init,\n\t\t.handle_interrupt = xway_gphy_handle_interrupt,\n\t\t.config_intr\t= xway_gphy_config_intr,\n\t\t.suspend\t= genphy_suspend,\n\t\t.resume\t\t= genphy_resume,\n\t},\n};\nmodule_phy_driver(xway_gphy);\n\nstatic struct mdio_device_id __maybe_unused xway_gphy_tbl[] = {\n\t{ PHY_ID_PHY11G_1_3, 0xffffffff },\n\t{ PHY_ID_PHY22F_1_3, 0xffffffff },\n\t{ PHY_ID_PHY11G_1_4, 0xffffffff },\n\t{ PHY_ID_PHY22F_1_4, 0xffffffff },\n\t{ PHY_ID_PHY11G_1_5, 0xffffffff },\n\t{ PHY_ID_PHY22F_1_5, 0xffffffff },\n\t{ PHY_ID_PHY11G_VR9_1_1, 0xffffffff },\n\t{ PHY_ID_PHY22F_VR9_1_1, 0xffffffff },\n\t{ PHY_ID_PHY11G_VR9_1_2, 0xffffffff },\n\t{ PHY_ID_PHY22F_VR9_1_2, 0xffffffff },\n\t{ }\n};\nMODULE_DEVICE_TABLE(mdio, xway_gphy_tbl);\n\nMODULE_DESCRIPTION(\"Intel XWAY PHY driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}