|fft_t
MISO <= SPI_Slave:inst5.MISO
clk => SPI_Slave:inst5.clk
clk => PLL:inst2.inclk0
reset_n => SPI_Slave:inst5.rst_n
reset_n => clk_gen_sample_rate:inst11.rst_n
reset_n => fft_conv_pwm:inst3.rst_n
reset_n => fft_fifo_design:inst1.reset_n
SCK => SPI_Slave:inst5.SCK
MOSI => SPI_Slave:inst5.MOSI
NSS => SPI_Slave:inst5.NSS
channel_change => channel_MUX:inst14.channel_change
channel_change => fft_conv_pwm:inst3.fliter_sel
ledr17 <= fft_conv_pwm:inst3.ledr17
ledr16 <= fft_conv_pwm:inst3.ledr16
ledr15 <= fft_conv_pwm:inst3.ledr15
ledr14 <= fft_conv_pwm:inst3.ledr14
ledr13 <= fft_conv_pwm:inst3.ledr13
ledr12 <= fft_conv_pwm:inst3.ledr12
ledr11 <= fft_conv_pwm:inst3.ledr11
ledr10 <= fft_conv_pwm:inst3.ledr10
ledr9 <= fft_conv_pwm:inst3.ledr9
ledr8 <= fft_conv_pwm:inst3.ledr8
ledr7 <= fft_conv_pwm:inst3.ledr7
ledr6 <= fft_conv_pwm:inst3.ledr6
ledr5 <= fft_conv_pwm:inst3.ledr5
ledr4 <= fft_conv_pwm:inst3.ledr4
ledr3 <= fft_conv_pwm:inst3.ledr3
ledr2 <= fft_conv_pwm:inst3.ledr2
ledr1 <= fft_conv_pwm:inst3.ledr1
ledr0 <= fft_conv_pwm:inst3.ledr0


|fft_t|SPI_Slave:inst5
clk => byte_data_send[0].CLK
clk => byte_data_send[1].CLK
clk => byte_data_send[2].CLK
clk => byte_data_send[3].CLK
clk => byte_data_send[4].CLK
clk => byte_data_send[5].CLK
clk => byte_data_send[6].CLK
clk => byte_data_send[7].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => INT~reg0.CLK
clk => byte_received.CLK
clk => byte_data_received[0].CLK
clk => byte_data_received[1].CLK
clk => byte_data_received[2].CLK
clk => byte_data_received[3].CLK
clk => byte_data_received[4].CLK
clk => byte_data_received[5].CLK
clk => byte_data_received[6].CLK
clk => byte_data_received[7].CLK
clk => bitcnt[0].CLK
clk => bitcnt[1].CLK
clk => bitcnt[2].CLK
clk => MOSI_r[0].CLK
clk => MOSI_r[1].CLK
clk => NSS_r[0].CLK
clk => NSS_r[1].CLK
clk => NSS_r[2].CLK
clk => SCK_r[0].CLK
clk => SCK_r[1].CLK
clk => SCK_r[2].CLK
rst_n => byte_data_received[0].ACLR
rst_n => byte_data_received[1].ACLR
rst_n => byte_data_received[2].ACLR
rst_n => byte_data_received[3].ACLR
rst_n => byte_data_received[4].ACLR
rst_n => byte_data_received[5].ACLR
rst_n => byte_data_received[6].ACLR
rst_n => byte_data_received[7].ACLR
rst_n => bitcnt[0].ACLR
rst_n => bitcnt[1].ACLR
rst_n => bitcnt[2].ACLR
rst_n => byte_received.PRESET
rst_n => SCK_r[0].ACLR
rst_n => SCK_r[1].ACLR
rst_n => SCK_r[2].ACLR
rst_n => NSS_r[0].ACLR
rst_n => NSS_r[1].ACLR
rst_n => NSS_r[2].ACLR
rst_n => MOSI_r[0].ACLR
rst_n => MOSI_r[1].ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
SCK => SCK_r[0].DATAIN
MOSI => MOSI_r[0].DATAIN
MISO <= byte_data_send[7].DB_MAX_OUTPUT_PORT_TYPE
NSS => NSS_r[0].DATAIN
INT <= INT~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Ready <= byte_received.DB_MAX_OUTPUT_PORT_TYPE
Data_Received[0] <= byte_data_received[0].DB_MAX_OUTPUT_PORT_TYPE
Data_Received[1] <= byte_data_received[1].DB_MAX_OUTPUT_PORT_TYPE
Data_Received[2] <= byte_data_received[2].DB_MAX_OUTPUT_PORT_TYPE
Data_Received[3] <= byte_data_received[3].DB_MAX_OUTPUT_PORT_TYPE
Data_Received[4] <= byte_data_received[4].DB_MAX_OUTPUT_PORT_TYPE
Data_Received[5] <= byte_data_received[5].DB_MAX_OUTPUT_PORT_TYPE
Data_Received[6] <= byte_data_received[6].DB_MAX_OUTPUT_PORT_TYPE
Data_Received[7] <= byte_data_received[7].DB_MAX_OUTPUT_PORT_TYPE
Data_transmit[0] => ~NO_FANOUT~
Data_transmit[1] => ~NO_FANOUT~
Data_transmit[2] => ~NO_FANOUT~
Data_transmit[3] => ~NO_FANOUT~
Data_transmit[4] => ~NO_FANOUT~
Data_transmit[5] => ~NO_FANOUT~
Data_transmit[6] => ~NO_FANOUT~
Data_transmit[7] => ~NO_FANOUT~


|fft_t|channel_MUX:inst14
data_in_a[0] => data_out.DATAB
data_in_a[1] => data_out.DATAB
data_in_a[2] => data_out.DATAB
data_in_a[3] => data_out.DATAB
data_in_a[4] => data_out.DATAB
data_in_a[5] => data_out.DATAB
data_in_a[6] => data_out.DATAB
data_in_a[7] => data_out.DATAB
data_in_b[0] => data_out.DATAA
data_in_b[1] => data_out.DATAA
data_in_b[2] => data_out.DATAA
data_in_b[3] => data_out.DATAA
data_in_b[4] => data_out.DATAA
data_in_b[5] => data_out.DATAA
data_in_b[6] => data_out.DATAA
data_in_b[7] => data_out.DATAA
channel_change => data_out.OUTPUTSELECT
channel_change => data_out.OUTPUTSELECT
channel_change => data_out.OUTPUTSELECT
channel_change => data_out.OUTPUTSELECT
channel_change => data_out.OUTPUTSELECT
channel_change => data_out.OUTPUTSELECT
channel_change => data_out.OUTPUTSELECT
channel_change => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|FIFO:inst8
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdfull <= dcfifo:dcfifo_component.rdfull
wrempty <= dcfifo:dcfifo_component.wrempty
wrfull <= dcfifo:dcfifo_component.wrfull


|fft_t|FIFO:inst8|dcfifo:dcfifo_component
data[0] => dcfifo_isg1:auto_generated.data[0]
data[1] => dcfifo_isg1:auto_generated.data[1]
data[2] => dcfifo_isg1:auto_generated.data[2]
data[3] => dcfifo_isg1:auto_generated.data[3]
data[4] => dcfifo_isg1:auto_generated.data[4]
data[5] => dcfifo_isg1:auto_generated.data[5]
data[6] => dcfifo_isg1:auto_generated.data[6]
data[7] => dcfifo_isg1:auto_generated.data[7]
q[0] <= dcfifo_isg1:auto_generated.q[0]
q[1] <= dcfifo_isg1:auto_generated.q[1]
q[2] <= dcfifo_isg1:auto_generated.q[2]
q[3] <= dcfifo_isg1:auto_generated.q[3]
q[4] <= dcfifo_isg1:auto_generated.q[4]
q[5] <= dcfifo_isg1:auto_generated.q[5]
q[6] <= dcfifo_isg1:auto_generated.q[6]
q[7] <= dcfifo_isg1:auto_generated.q[7]
rdclk => dcfifo_isg1:auto_generated.rdclk
rdreq => dcfifo_isg1:auto_generated.rdreq
wrclk => dcfifo_isg1:auto_generated.wrclk
wrreq => dcfifo_isg1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_isg1:auto_generated.rdempty
rdfull <= dcfifo_isg1:auto_generated.rdfull
wrempty <= dcfifo_isg1:auto_generated.wrempty
wrfull <= dcfifo_isg1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>


|fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated
data[0] => altsyncram_vmu:fifo_ram.data_a[0]
data[1] => altsyncram_vmu:fifo_ram.data_a[1]
data[2] => altsyncram_vmu:fifo_ram.data_a[2]
data[3] => altsyncram_vmu:fifo_ram.data_a[3]
data[4] => altsyncram_vmu:fifo_ram.data_a[4]
data[5] => altsyncram_vmu:fifo_ram.data_a[5]
data[6] => altsyncram_vmu:fifo_ram.data_a[6]
data[7] => altsyncram_vmu:fifo_ram.data_a[7]
q[0] <= altsyncram_vmu:fifo_ram.q_b[0]
q[1] <= altsyncram_vmu:fifo_ram.q_b[1]
q[2] <= altsyncram_vmu:fifo_ram.q_b[2]
q[3] <= altsyncram_vmu:fifo_ram.q_b[3]
q[4] <= altsyncram_vmu:fifo_ram.q_b[4]
q[5] <= altsyncram_vmu:fifo_ram.q_b[5]
q[6] <= altsyncram_vmu:fifo_ram.q_b[6]
q[7] <= altsyncram_vmu:fifo_ram.q_b[7]
rdclk => a_graycounter_q96:rdptr_g1p.clock
rdclk => altsyncram_vmu:fifo_ram.clock1
rdclk => _.IN0
rdclk => alt_synch_pipe_0u7:rdfull_reg.clock
rdclk => alt_synch_pipe_kv7:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => previous_rdempty.CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= int_rdfull.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_f2c:wrptr_g1p.clock
wrclk => a_graycounter_g2c:wrptr_gp.clock
wrclk => altsyncram_vmu:fifo_ram.clock0
wrclk => alt_synch_pipe_397:wrempty_reg.clock
wrclk => alt_synch_pipe_lv7:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => previous_wrfull.CLK
wrempty <= int_wrempty.DB_MAX_OUTPUT_PORT_TYPE
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|a_graycounter_q96:rdptr_g1p
aclr => counter11a[11].IN0
aclr => counter11a[10].IN0
aclr => counter11a[9].IN0
aclr => counter11a[8].IN0
aclr => counter11a[7].IN0
aclr => counter11a[6].IN0
aclr => counter11a[5].IN0
aclr => counter11a[4].IN0
aclr => counter11a[3].IN0
aclr => counter11a[2].IN0
aclr => counter11a[1].IN0
aclr => counter11a[0].IN0
aclr => parity9.IN0
aclr => sub_parity10a1.IN0
aclr => sub_parity10a0.IN0
clock => counter11a[11].CLK
clock => counter11a[10].CLK
clock => counter11a[9].CLK
clock => counter11a[8].CLK
clock => counter11a[7].CLK
clock => counter11a[6].CLK
clock => counter11a[5].CLK
clock => counter11a[4].CLK
clock => counter11a[3].CLK
clock => counter11a[2].CLK
clock => counter11a[1].CLK
clock => counter11a[0].CLK
clock => parity9.CLK
clock => sub_parity10a0.CLK
clock => sub_parity10a1.CLK
clock => sub_parity10a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter11a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter11a[11].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|a_graycounter_f2c:wrptr_g1p
clock => counter12a0.CLK
clock => counter12a1.CLK
clock => counter12a2.CLK
clock => counter12a3.CLK
clock => counter12a4.CLK
clock => counter12a5.CLK
clock => counter12a6.CLK
clock => counter12a7.CLK
clock => counter12a8.CLK
clock => counter12a9.CLK
clock => counter12a10.CLK
clock => counter12a11.CLK
clock => parity13.CLK
clock => sub_parity14a[2].CLK
clock => sub_parity14a[1].CLK
clock => sub_parity14a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter12a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter12a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter12a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter12a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter12a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter12a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter12a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter12a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter12a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter12a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter12a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter12a11.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|a_graycounter_g2c:wrptr_gp
clock => counter17a[11].CLK
clock => counter17a[10].CLK
clock => counter17a[9].CLK
clock => counter17a[8].CLK
clock => counter17a[7].CLK
clock => counter17a[6].CLK
clock => counter17a[5].CLK
clock => counter17a[4].CLK
clock => counter17a[3].CLK
clock => counter17a[2].CLK
clock => counter17a[1].CLK
clock => counter17a[0].CLK
clock => parity15.CLK
clock => sub_parity16a0.CLK
clock => sub_parity16a1.CLK
clock => sub_parity16a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter17a[11].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram
address_a[0] => altsyncram_abc1:altsyncram18.address_b[0]
address_a[1] => altsyncram_abc1:altsyncram18.address_b[1]
address_a[2] => altsyncram_abc1:altsyncram18.address_b[2]
address_a[3] => altsyncram_abc1:altsyncram18.address_b[3]
address_a[4] => altsyncram_abc1:altsyncram18.address_b[4]
address_a[5] => altsyncram_abc1:altsyncram18.address_b[5]
address_a[6] => altsyncram_abc1:altsyncram18.address_b[6]
address_a[7] => altsyncram_abc1:altsyncram18.address_b[7]
address_a[8] => altsyncram_abc1:altsyncram18.address_b[8]
address_a[9] => altsyncram_abc1:altsyncram18.address_b[9]
address_a[10] => altsyncram_abc1:altsyncram18.address_b[10]
address_b[0] => altsyncram_abc1:altsyncram18.address_a[0]
address_b[1] => altsyncram_abc1:altsyncram18.address_a[1]
address_b[2] => altsyncram_abc1:altsyncram18.address_a[2]
address_b[3] => altsyncram_abc1:altsyncram18.address_a[3]
address_b[4] => altsyncram_abc1:altsyncram18.address_a[4]
address_b[5] => altsyncram_abc1:altsyncram18.address_a[5]
address_b[6] => altsyncram_abc1:altsyncram18.address_a[6]
address_b[7] => altsyncram_abc1:altsyncram18.address_a[7]
address_b[8] => altsyncram_abc1:altsyncram18.address_a[8]
address_b[9] => altsyncram_abc1:altsyncram18.address_a[9]
address_b[10] => altsyncram_abc1:altsyncram18.address_a[10]
addressstall_b => altsyncram_abc1:altsyncram18.addressstall_a
clock0 => altsyncram_abc1:altsyncram18.clock1
clock1 => altsyncram_abc1:altsyncram18.clock0
clocken1 => altsyncram_abc1:altsyncram18.clocken0
data_a[0] => altsyncram_abc1:altsyncram18.data_b[0]
data_a[1] => altsyncram_abc1:altsyncram18.data_b[1]
data_a[2] => altsyncram_abc1:altsyncram18.data_b[2]
data_a[3] => altsyncram_abc1:altsyncram18.data_b[3]
data_a[4] => altsyncram_abc1:altsyncram18.data_b[4]
data_a[5] => altsyncram_abc1:altsyncram18.data_b[5]
data_a[6] => altsyncram_abc1:altsyncram18.data_b[6]
data_a[7] => altsyncram_abc1:altsyncram18.data_b[7]
q_b[0] <= altsyncram_abc1:altsyncram18.q_a[0]
q_b[1] <= altsyncram_abc1:altsyncram18.q_a[1]
q_b[2] <= altsyncram_abc1:altsyncram18.q_a[2]
q_b[3] <= altsyncram_abc1:altsyncram18.q_a[3]
q_b[4] <= altsyncram_abc1:altsyncram18.q_a[4]
q_b[5] <= altsyncram_abc1:altsyncram18.q_a[5]
q_b[6] <= altsyncram_abc1:altsyncram18.q_a[6]
q_b[7] <= altsyncram_abc1:altsyncram18.q_a[7]
wren_a => altsyncram_abc1:altsyncram18.clocken1
wren_a => altsyncram_abc1:altsyncram18.wren_b


|fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|altsyncram_vmu:fifo_ram|altsyncram_abc1:altsyncram18
address_a[0] => ram_block19a0.PORTAADDR
address_a[0] => ram_block19a1.PORTAADDR
address_a[0] => ram_block19a2.PORTAADDR
address_a[0] => ram_block19a3.PORTAADDR
address_a[0] => ram_block19a4.PORTAADDR
address_a[0] => ram_block19a5.PORTAADDR
address_a[0] => ram_block19a6.PORTAADDR
address_a[0] => ram_block19a7.PORTAADDR
address_a[1] => ram_block19a0.PORTAADDR1
address_a[1] => ram_block19a1.PORTAADDR1
address_a[1] => ram_block19a2.PORTAADDR1
address_a[1] => ram_block19a3.PORTAADDR1
address_a[1] => ram_block19a4.PORTAADDR1
address_a[1] => ram_block19a5.PORTAADDR1
address_a[1] => ram_block19a6.PORTAADDR1
address_a[1] => ram_block19a7.PORTAADDR1
address_a[2] => ram_block19a0.PORTAADDR2
address_a[2] => ram_block19a1.PORTAADDR2
address_a[2] => ram_block19a2.PORTAADDR2
address_a[2] => ram_block19a3.PORTAADDR2
address_a[2] => ram_block19a4.PORTAADDR2
address_a[2] => ram_block19a5.PORTAADDR2
address_a[2] => ram_block19a6.PORTAADDR2
address_a[2] => ram_block19a7.PORTAADDR2
address_a[3] => ram_block19a0.PORTAADDR3
address_a[3] => ram_block19a1.PORTAADDR3
address_a[3] => ram_block19a2.PORTAADDR3
address_a[3] => ram_block19a3.PORTAADDR3
address_a[3] => ram_block19a4.PORTAADDR3
address_a[3] => ram_block19a5.PORTAADDR3
address_a[3] => ram_block19a6.PORTAADDR3
address_a[3] => ram_block19a7.PORTAADDR3
address_a[4] => ram_block19a0.PORTAADDR4
address_a[4] => ram_block19a1.PORTAADDR4
address_a[4] => ram_block19a2.PORTAADDR4
address_a[4] => ram_block19a3.PORTAADDR4
address_a[4] => ram_block19a4.PORTAADDR4
address_a[4] => ram_block19a5.PORTAADDR4
address_a[4] => ram_block19a6.PORTAADDR4
address_a[4] => ram_block19a7.PORTAADDR4
address_a[5] => ram_block19a0.PORTAADDR5
address_a[5] => ram_block19a1.PORTAADDR5
address_a[5] => ram_block19a2.PORTAADDR5
address_a[5] => ram_block19a3.PORTAADDR5
address_a[5] => ram_block19a4.PORTAADDR5
address_a[5] => ram_block19a5.PORTAADDR5
address_a[5] => ram_block19a6.PORTAADDR5
address_a[5] => ram_block19a7.PORTAADDR5
address_a[6] => ram_block19a0.PORTAADDR6
address_a[6] => ram_block19a1.PORTAADDR6
address_a[6] => ram_block19a2.PORTAADDR6
address_a[6] => ram_block19a3.PORTAADDR6
address_a[6] => ram_block19a4.PORTAADDR6
address_a[6] => ram_block19a5.PORTAADDR6
address_a[6] => ram_block19a6.PORTAADDR6
address_a[6] => ram_block19a7.PORTAADDR6
address_a[7] => ram_block19a0.PORTAADDR7
address_a[7] => ram_block19a1.PORTAADDR7
address_a[7] => ram_block19a2.PORTAADDR7
address_a[7] => ram_block19a3.PORTAADDR7
address_a[7] => ram_block19a4.PORTAADDR7
address_a[7] => ram_block19a5.PORTAADDR7
address_a[7] => ram_block19a6.PORTAADDR7
address_a[7] => ram_block19a7.PORTAADDR7
address_a[8] => ram_block19a0.PORTAADDR8
address_a[8] => ram_block19a1.PORTAADDR8
address_a[8] => ram_block19a2.PORTAADDR8
address_a[8] => ram_block19a3.PORTAADDR8
address_a[8] => ram_block19a4.PORTAADDR8
address_a[8] => ram_block19a5.PORTAADDR8
address_a[8] => ram_block19a6.PORTAADDR8
address_a[8] => ram_block19a7.PORTAADDR8
address_a[9] => ram_block19a0.PORTAADDR9
address_a[9] => ram_block19a1.PORTAADDR9
address_a[9] => ram_block19a2.PORTAADDR9
address_a[9] => ram_block19a3.PORTAADDR9
address_a[9] => ram_block19a4.PORTAADDR9
address_a[9] => ram_block19a5.PORTAADDR9
address_a[9] => ram_block19a6.PORTAADDR9
address_a[9] => ram_block19a7.PORTAADDR9
address_a[10] => ram_block19a0.PORTAADDR10
address_a[10] => ram_block19a1.PORTAADDR10
address_a[10] => ram_block19a2.PORTAADDR10
address_a[10] => ram_block19a3.PORTAADDR10
address_a[10] => ram_block19a4.PORTAADDR10
address_a[10] => ram_block19a5.PORTAADDR10
address_a[10] => ram_block19a6.PORTAADDR10
address_a[10] => ram_block19a7.PORTAADDR10
address_b[0] => ram_block19a0.PORTBADDR
address_b[0] => ram_block19a1.PORTBADDR
address_b[0] => ram_block19a2.PORTBADDR
address_b[0] => ram_block19a3.PORTBADDR
address_b[0] => ram_block19a4.PORTBADDR
address_b[0] => ram_block19a5.PORTBADDR
address_b[0] => ram_block19a6.PORTBADDR
address_b[0] => ram_block19a7.PORTBADDR
address_b[1] => ram_block19a0.PORTBADDR1
address_b[1] => ram_block19a1.PORTBADDR1
address_b[1] => ram_block19a2.PORTBADDR1
address_b[1] => ram_block19a3.PORTBADDR1
address_b[1] => ram_block19a4.PORTBADDR1
address_b[1] => ram_block19a5.PORTBADDR1
address_b[1] => ram_block19a6.PORTBADDR1
address_b[1] => ram_block19a7.PORTBADDR1
address_b[2] => ram_block19a0.PORTBADDR2
address_b[2] => ram_block19a1.PORTBADDR2
address_b[2] => ram_block19a2.PORTBADDR2
address_b[2] => ram_block19a3.PORTBADDR2
address_b[2] => ram_block19a4.PORTBADDR2
address_b[2] => ram_block19a5.PORTBADDR2
address_b[2] => ram_block19a6.PORTBADDR2
address_b[2] => ram_block19a7.PORTBADDR2
address_b[3] => ram_block19a0.PORTBADDR3
address_b[3] => ram_block19a1.PORTBADDR3
address_b[3] => ram_block19a2.PORTBADDR3
address_b[3] => ram_block19a3.PORTBADDR3
address_b[3] => ram_block19a4.PORTBADDR3
address_b[3] => ram_block19a5.PORTBADDR3
address_b[3] => ram_block19a6.PORTBADDR3
address_b[3] => ram_block19a7.PORTBADDR3
address_b[4] => ram_block19a0.PORTBADDR4
address_b[4] => ram_block19a1.PORTBADDR4
address_b[4] => ram_block19a2.PORTBADDR4
address_b[4] => ram_block19a3.PORTBADDR4
address_b[4] => ram_block19a4.PORTBADDR4
address_b[4] => ram_block19a5.PORTBADDR4
address_b[4] => ram_block19a6.PORTBADDR4
address_b[4] => ram_block19a7.PORTBADDR4
address_b[5] => ram_block19a0.PORTBADDR5
address_b[5] => ram_block19a1.PORTBADDR5
address_b[5] => ram_block19a2.PORTBADDR5
address_b[5] => ram_block19a3.PORTBADDR5
address_b[5] => ram_block19a4.PORTBADDR5
address_b[5] => ram_block19a5.PORTBADDR5
address_b[5] => ram_block19a6.PORTBADDR5
address_b[5] => ram_block19a7.PORTBADDR5
address_b[6] => ram_block19a0.PORTBADDR6
address_b[6] => ram_block19a1.PORTBADDR6
address_b[6] => ram_block19a2.PORTBADDR6
address_b[6] => ram_block19a3.PORTBADDR6
address_b[6] => ram_block19a4.PORTBADDR6
address_b[6] => ram_block19a5.PORTBADDR6
address_b[6] => ram_block19a6.PORTBADDR6
address_b[6] => ram_block19a7.PORTBADDR6
address_b[7] => ram_block19a0.PORTBADDR7
address_b[7] => ram_block19a1.PORTBADDR7
address_b[7] => ram_block19a2.PORTBADDR7
address_b[7] => ram_block19a3.PORTBADDR7
address_b[7] => ram_block19a4.PORTBADDR7
address_b[7] => ram_block19a5.PORTBADDR7
address_b[7] => ram_block19a6.PORTBADDR7
address_b[7] => ram_block19a7.PORTBADDR7
address_b[8] => ram_block19a0.PORTBADDR8
address_b[8] => ram_block19a1.PORTBADDR8
address_b[8] => ram_block19a2.PORTBADDR8
address_b[8] => ram_block19a3.PORTBADDR8
address_b[8] => ram_block19a4.PORTBADDR8
address_b[8] => ram_block19a5.PORTBADDR8
address_b[8] => ram_block19a6.PORTBADDR8
address_b[8] => ram_block19a7.PORTBADDR8
address_b[9] => ram_block19a0.PORTBADDR9
address_b[9] => ram_block19a1.PORTBADDR9
address_b[9] => ram_block19a2.PORTBADDR9
address_b[9] => ram_block19a3.PORTBADDR9
address_b[9] => ram_block19a4.PORTBADDR9
address_b[9] => ram_block19a5.PORTBADDR9
address_b[9] => ram_block19a6.PORTBADDR9
address_b[9] => ram_block19a7.PORTBADDR9
address_b[10] => ram_block19a0.PORTBADDR10
address_b[10] => ram_block19a1.PORTBADDR10
address_b[10] => ram_block19a2.PORTBADDR10
address_b[10] => ram_block19a3.PORTBADDR10
address_b[10] => ram_block19a4.PORTBADDR10
address_b[10] => ram_block19a5.PORTBADDR10
address_b[10] => ram_block19a6.PORTBADDR10
address_b[10] => ram_block19a7.PORTBADDR10
addressstall_a => ram_block19a0.PORTAADDRSTALL
addressstall_a => ram_block19a1.PORTAADDRSTALL
addressstall_a => ram_block19a2.PORTAADDRSTALL
addressstall_a => ram_block19a3.PORTAADDRSTALL
addressstall_a => ram_block19a4.PORTAADDRSTALL
addressstall_a => ram_block19a5.PORTAADDRSTALL
addressstall_a => ram_block19a6.PORTAADDRSTALL
addressstall_a => ram_block19a7.PORTAADDRSTALL
clock0 => ram_block19a0.CLK0
clock0 => ram_block19a1.CLK0
clock0 => ram_block19a2.CLK0
clock0 => ram_block19a3.CLK0
clock0 => ram_block19a4.CLK0
clock0 => ram_block19a5.CLK0
clock0 => ram_block19a6.CLK0
clock0 => ram_block19a7.CLK0
clock1 => ram_block19a0.CLK1
clock1 => ram_block19a1.CLK1
clock1 => ram_block19a2.CLK1
clock1 => ram_block19a3.CLK1
clock1 => ram_block19a4.CLK1
clock1 => ram_block19a5.CLK1
clock1 => ram_block19a6.CLK1
clock1 => ram_block19a7.CLK1
clocken0 => ram_block19a0.ENA0
clocken0 => ram_block19a1.ENA0
clocken0 => ram_block19a2.ENA0
clocken0 => ram_block19a3.ENA0
clocken0 => ram_block19a4.ENA0
clocken0 => ram_block19a5.ENA0
clocken0 => ram_block19a6.ENA0
clocken0 => ram_block19a7.ENA0
clocken1 => ram_block19a0.ENA1
clocken1 => ram_block19a1.ENA1
clocken1 => ram_block19a2.ENA1
clocken1 => ram_block19a3.ENA1
clocken1 => ram_block19a4.ENA1
clocken1 => ram_block19a5.ENA1
clocken1 => ram_block19a6.ENA1
clocken1 => ram_block19a7.ENA1
data_a[0] => ram_block19a0.PORTADATAIN
data_a[1] => ram_block19a1.PORTADATAIN
data_a[2] => ram_block19a2.PORTADATAIN
data_a[3] => ram_block19a3.PORTADATAIN
data_a[4] => ram_block19a4.PORTADATAIN
data_a[5] => ram_block19a5.PORTADATAIN
data_a[6] => ram_block19a6.PORTADATAIN
data_a[7] => ram_block19a7.PORTADATAIN
data_b[0] => ram_block19a0.PORTBDATAIN
data_b[1] => ram_block19a1.PORTBDATAIN
data_b[2] => ram_block19a2.PORTBDATAIN
data_b[3] => ram_block19a3.PORTBDATAIN
data_b[4] => ram_block19a4.PORTBDATAIN
data_b[5] => ram_block19a5.PORTBDATAIN
data_b[6] => ram_block19a6.PORTBDATAIN
data_b[7] => ram_block19a7.PORTBDATAIN
q_a[0] <= ram_block19a0.PORTADATAOUT
q_a[1] <= ram_block19a1.PORTADATAOUT
q_a[2] <= ram_block19a2.PORTADATAOUT
q_a[3] <= ram_block19a3.PORTADATAOUT
q_a[4] <= ram_block19a4.PORTADATAOUT
q_a[5] <= ram_block19a5.PORTADATAOUT
q_a[6] <= ram_block19a6.PORTADATAOUT
q_a[7] <= ram_block19a7.PORTADATAOUT
q_b[0] <= ram_block19a0.PORTBDATAOUT
q_b[1] <= ram_block19a1.PORTBDATAOUT
q_b[2] <= ram_block19a2.PORTBDATAOUT
q_b[3] <= ram_block19a3.PORTBDATAOUT
q_b[4] <= ram_block19a4.PORTBDATAOUT
q_b[5] <= ram_block19a5.PORTBDATAOUT
q_b[6] <= ram_block19a6.PORTBDATAOUT
q_b[7] <= ram_block19a7.PORTBDATAOUT
wren_a => ram_block19a0.PORTAWE
wren_a => ram_block19a1.PORTAWE
wren_a => ram_block19a2.PORTAWE
wren_a => ram_block19a3.PORTAWE
wren_a => ram_block19a4.PORTAWE
wren_a => ram_block19a5.PORTAWE
wren_a => ram_block19a6.PORTAWE
wren_a => ram_block19a7.PORTAWE
wren_b => ram_block19a0.PORTBRE
wren_b => ram_block19a1.PORTBRE
wren_b => ram_block19a2.PORTBRE
wren_b => ram_block19a3.PORTBRE
wren_b => ram_block19a4.PORTBRE
wren_b => ram_block19a5.PORTBRE
wren_b => ram_block19a6.PORTBRE
wren_b => ram_block19a7.PORTBRE


|fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|dffpipe_c2e:rdaclr
clock => dffe16a[0].CLK
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_0u7:rdfull_reg
clock => dffpipe_qu8:dffpipe20.clock
d[0] => dffpipe_qu8:dffpipe20.d[0]
q[0] <= dffpipe_qu8:dffpipe20.q[0]


|fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_0u7:rdfull_reg|dffpipe_qu8:dffpipe20
clock => dffe21a[0].CLK
d[0] => dffe21a[0].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_kv7:rs_dgwp
clock => dffpipe_e09:dffpipe22.clock
d[0] => dffpipe_e09:dffpipe22.d[0]
d[1] => dffpipe_e09:dffpipe22.d[1]
d[2] => dffpipe_e09:dffpipe22.d[2]
d[3] => dffpipe_e09:dffpipe22.d[3]
d[4] => dffpipe_e09:dffpipe22.d[4]
d[5] => dffpipe_e09:dffpipe22.d[5]
d[6] => dffpipe_e09:dffpipe22.d[6]
d[7] => dffpipe_e09:dffpipe22.d[7]
d[8] => dffpipe_e09:dffpipe22.d[8]
d[9] => dffpipe_e09:dffpipe22.d[9]
d[10] => dffpipe_e09:dffpipe22.d[10]
d[11] => dffpipe_e09:dffpipe22.d[11]
q[0] <= dffpipe_e09:dffpipe22.q[0]
q[1] <= dffpipe_e09:dffpipe22.q[1]
q[2] <= dffpipe_e09:dffpipe22.q[2]
q[3] <= dffpipe_e09:dffpipe22.q[3]
q[4] <= dffpipe_e09:dffpipe22.q[4]
q[5] <= dffpipe_e09:dffpipe22.q[5]
q[6] <= dffpipe_e09:dffpipe22.q[6]
q[7] <= dffpipe_e09:dffpipe22.q[7]
q[8] <= dffpipe_e09:dffpipe22.q[8]
q[9] <= dffpipe_e09:dffpipe22.q[9]
q[10] <= dffpipe_e09:dffpipe22.q[10]
q[11] <= dffpipe_e09:dffpipe22.q[11]


|fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe22
clock => dffe23a[11].CLK
clock => dffe23a[10].CLK
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0
d[10] => dffe23a[10].IN0
d[11] => dffe23a[11].IN0
q[0] <= dffe23a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe23a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe23a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe23a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe23a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe23a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe23a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe23a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe23a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe23a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe23a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe23a[11].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_397:wrempty_reg
clock => dffpipe_t98:dffpipe24.clock
d[0] => dffpipe_t98:dffpipe24.d[0]
q[0] <= dffpipe_t98:dffpipe24.q[0]


|fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_397:wrempty_reg|dffpipe_t98:dffpipe24
clock => dffe25a[0].CLK
d[0] => dffe25a[0].IN0
q[0] <= dffe25a[0].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_lv7:ws_dgrp
clock => dffpipe_f09:dffpipe26.clock
d[0] => dffpipe_f09:dffpipe26.d[0]
d[1] => dffpipe_f09:dffpipe26.d[1]
d[2] => dffpipe_f09:dffpipe26.d[2]
d[3] => dffpipe_f09:dffpipe26.d[3]
d[4] => dffpipe_f09:dffpipe26.d[4]
d[5] => dffpipe_f09:dffpipe26.d[5]
d[6] => dffpipe_f09:dffpipe26.d[6]
d[7] => dffpipe_f09:dffpipe26.d[7]
d[8] => dffpipe_f09:dffpipe26.d[8]
d[9] => dffpipe_f09:dffpipe26.d[9]
d[10] => dffpipe_f09:dffpipe26.d[10]
d[11] => dffpipe_f09:dffpipe26.d[11]
q[0] <= dffpipe_f09:dffpipe26.q[0]
q[1] <= dffpipe_f09:dffpipe26.q[1]
q[2] <= dffpipe_f09:dffpipe26.q[2]
q[3] <= dffpipe_f09:dffpipe26.q[3]
q[4] <= dffpipe_f09:dffpipe26.q[4]
q[5] <= dffpipe_f09:dffpipe26.q[5]
q[6] <= dffpipe_f09:dffpipe26.q[6]
q[7] <= dffpipe_f09:dffpipe26.q[7]
q[8] <= dffpipe_f09:dffpipe26.q[8]
q[9] <= dffpipe_f09:dffpipe26.q[9]
q[10] <= dffpipe_f09:dffpipe26.q[10]
q[11] <= dffpipe_f09:dffpipe26.q[11]


|fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe26
clock => dffe27a[11].CLK
clock => dffe27a[10].CLK
clock => dffe27a[9].CLK
clock => dffe27a[8].CLK
clock => dffe27a[7].CLK
clock => dffe27a[6].CLK
clock => dffe27a[5].CLK
clock => dffe27a[4].CLK
clock => dffe27a[3].CLK
clock => dffe27a[2].CLK
clock => dffe27a[1].CLK
clock => dffe27a[0].CLK
d[0] => dffe27a[0].IN0
d[1] => dffe27a[1].IN0
d[2] => dffe27a[2].IN0
d[3] => dffe27a[3].IN0
d[4] => dffe27a[4].IN0
d[5] => dffe27a[5].IN0
d[6] => dffe27a[6].IN0
d[7] => dffe27a[7].IN0
d[8] => dffe27a[8].IN0
d[9] => dffe27a[9].IN0
d[10] => dffe27a[10].IN0
d[11] => dffe27a[11].IN0
q[0] <= dffe27a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe27a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe27a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe27a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe27a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe27a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe27a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe27a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe27a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe27a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe27a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe27a[11].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|cmpr_736:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|fft_t|FIFO:inst8|dcfifo:dcfifo_component|dcfifo_isg1:auto_generated|cmpr_736:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|fft_t|clk_gen_sample_rate:inst11
clk => clk_samp_rat~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => clk_samp_rat~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
clk_samp_rat <= clk_samp_rat~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|PLL:inst2
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|fft_t|PLL:inst2|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|fft_t|wave_test_GN:inst12
Input[0] => alt_dspbuilder_port_GNQKRCEYRF:Input_0.input[0]
Input[1] => alt_dspbuilder_port_GNQKRCEYRF:Input_0.input[1]
Input[2] => alt_dspbuilder_port_GNQKRCEYRF:Input_0.input[2]
Input[3] => alt_dspbuilder_port_GNQKRCEYRF:Input_0.input[3]
Input[4] => alt_dspbuilder_port_GNQKRCEYRF:Input_0.input[4]
Input[5] => alt_dspbuilder_port_GNQKRCEYRF:Input_0.input[5]
Input[6] => alt_dspbuilder_port_GNQKRCEYRF:Input_0.input[6]
Input[7] => alt_dspbuilder_port_GNQKRCEYRF:Input_0.input[7]
Output[0] <= alt_dspbuilder_port_GNSF2ERWE6:Output_0.output[0]
Output[1] <= alt_dspbuilder_port_GNSF2ERWE6:Output_0.output[1]
Output[2] <= alt_dspbuilder_port_GNSF2ERWE6:Output_0.output[2]
Output[3] <= alt_dspbuilder_port_GNSF2ERWE6:Output_0.output[3]
Output[4] <= alt_dspbuilder_port_GNSF2ERWE6:Output_0.output[4]
Output[5] <= alt_dspbuilder_port_GNSF2ERWE6:Output_0.output[5]
Output[6] <= alt_dspbuilder_port_GNSF2ERWE6:Output_0.output[6]
Output[7] <= alt_dspbuilder_port_GNSF2ERWE6:Output_0.output[7]
Clock => alt_dspbuilder_clock_GNDZSP37O7:Clock_0.clock
aclr => alt_dspbuilder_clock_GNDZSP37O7:Clock_0.aclr_n


|fft_t|wave_test_GN:inst12|alt_dspbuilder_clock_GNDZSP37O7:Clock_0
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr_n.DB_MAX_OUTPUT_PORT_TYPE
clock => clock_out.DATAIN
aclr_n => aclr_out.DATAIN


|fft_t|wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2
i[0] => alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b0.data_in
i[1] => alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b1.data_in
i[2] => alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b2.data_in
i[3] => alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b3.data_in
i[4] => alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b4.data_in
i[5] => alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b5.data_in
i[6] => alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b6.data_in
i[7] => alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b7.data_in
o[0] <= alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b0.data_out
o[1] <= alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b1.data_out
o[2] <= alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b2.data_out
o[3] <= alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b3.data_out
o[4] <= alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b4.data_out
o[5] <= alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b5.data_out
o[6] <= alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b6.data_out
o[7] <= alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b7.data_out


|fft_t|wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b0
data_in => lcell_inst1.DATAIN
data_out <= lcell_inst.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b1
data_in => lcell_inst1.DATAIN
data_out <= lcell_inst.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b2
data_in => lcell_inst1.DATAIN
data_out <= lcell_inst.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b3
data_in => lcell_inst1.DATAIN
data_out <= lcell_inst.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b4
data_in => lcell_inst1.DATAIN
data_out <= lcell_inst.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b5
data_in => lcell_inst1.DATAIN
data_out <= lcell_inst.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b6
data_in => lcell_inst1.DATAIN
data_out <= lcell_inst.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|alt_dspbuilder_signaltapnode_GNHKA4BCYW:SignalTap_II_Node2|alt_dspbuilder_signaltapbit:dspbsignaltap_ni7zl_2_b7
data_in => lcell_inst1.DATAIN
data_out <= lcell_inst.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps
clock => alt_dspbuilder_SShiftTap:ShiftTapsi.clock
aclr => alt_dspbuilder_SShiftTap:ShiftTapsi.aclr
input[0] => alt_dspbuilder_SShiftTap:ShiftTapsi.data[0]
input[1] => alt_dspbuilder_SShiftTap:ShiftTapsi.data[1]
input[2] => alt_dspbuilder_SShiftTap:ShiftTapsi.data[2]
input[3] => alt_dspbuilder_SShiftTap:ShiftTapsi.data[3]
input[4] => alt_dspbuilder_SShiftTap:ShiftTapsi.data[4]
input[5] => alt_dspbuilder_SShiftTap:ShiftTapsi.data[5]
input[6] => alt_dspbuilder_SShiftTap:ShiftTapsi.data[6]
input[7] => alt_dspbuilder_SShiftTap:ShiftTapsi.data[7]
shiftout[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
shiftout[1] <= shiftout[1].DB_MAX_OUTPUT_PORT_TYPE
shiftout[2] <= shiftout[2].DB_MAX_OUTPUT_PORT_TYPE
shiftout[3] <= shiftout[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout[4] <= shiftout[4].DB_MAX_OUTPUT_PORT_TYPE
shiftout[5] <= shiftout[5].DB_MAX_OUTPUT_PORT_TYPE
shiftout[6] <= shiftout[6].DB_MAX_OUTPUT_PORT_TYPE
shiftout[7] <= shiftout[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => alt_dspbuilder_SShiftTap:ShiftTapsi.sclr
ena => alt_dspbuilder_SShiftTap:ShiftTapsi.ena
t0[0] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[0]
t0[1] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[1]
t0[2] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[2]
t0[3] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[3]
t0[4] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[4]
t0[5] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[5]
t0[6] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[6]
t0[7] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[7]
t1[0] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[8]
t1[1] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[9]
t1[2] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[10]
t1[3] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[11]
t1[4] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[12]
t1[5] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[13]
t1[6] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[14]
t1[7] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[15]
t2[0] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[16]
t2[1] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[17]
t2[2] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[18]
t2[3] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[19]
t2[4] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[20]
t2[5] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[21]
t2[6] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[22]
t2[7] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[23]
t3[0] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[24]
t3[1] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[25]
t3[2] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[26]
t3[3] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[27]
t3[4] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[28]
t3[5] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[29]
t3[6] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[30]
t3[7] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[31]
t4[0] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[32]
t4[1] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[33]
t4[2] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[34]
t4[3] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[35]
t4[4] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[36]
t4[5] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[37]
t4[6] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[38]
t4[7] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[39]
t5[0] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[40]
t5[1] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[41]
t5[2] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[42]
t5[3] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[43]
t5[4] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[44]
t5[5] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[45]
t5[6] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[46]
t5[7] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[47]
t6[0] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[48]
t6[1] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[49]
t6[2] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[50]
t6[3] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[51]
t6[4] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[52]
t6[5] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[53]
t6[6] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[54]
t6[7] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[55]
t7[0] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[56]
t7[1] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[57]
t7[2] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[58]
t7[3] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[59]
t7[4] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[60]
t7[5] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[61]
t7[6] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[62]
t7[7] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[63]
t8[0] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[64]
t8[1] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[65]
t8[2] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[66]
t8[3] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[67]
t8[4] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[68]
t8[5] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[69]
t8[6] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[70]
t8[7] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[71]
t9[0] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[72]
t9[1] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[73]
t9[2] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[74]
t9[3] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[75]
t9[4] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[76]
t9[5] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[77]
t9[6] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[78]
t9[7] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[79]
t10[0] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[80]
t10[1] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[81]
t10[2] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[82]
t10[3] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[83]
t10[4] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[84]
t10[5] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[85]
t10[6] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[86]
t10[7] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[87]
t11[0] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[88]
t11[1] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[89]
t11[2] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[90]
t11[3] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[91]
t11[4] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[92]
t11[5] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[93]
t11[6] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[94]
t11[7] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[95]
t12[0] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[96]
t12[1] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[97]
t12[2] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[98]
t12[3] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[99]
t12[4] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[100]
t12[5] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[101]
t12[6] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[102]
t12[7] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[103]
t13[0] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[104]
t13[1] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[105]
t13[2] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[106]
t13[3] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[107]
t13[4] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[108]
t13[5] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[109]
t13[6] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[110]
t13[7] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[111]
t14[0] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[112]
t14[1] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[113]
t14[2] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[114]
t14[3] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[115]
t14[4] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[116]
t14[5] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[117]
t14[6] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[118]
t14[7] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[119]
t15[0] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[120]
t15[1] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[121]
t15[2] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[122]
t15[3] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[123]
t15[4] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[124]
t15[5] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[125]
t15[6] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[126]
t15[7] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[127]
t16[0] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[128]
t16[1] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[129]
t16[2] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[130]
t16[3] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[131]
t16[4] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[132]
t16[5] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[133]
t16[6] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[134]
t16[7] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[135]
t17[0] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[136]
t17[1] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[137]
t17[2] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[138]
t17[3] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[139]
t17[4] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[140]
t17[5] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[141]
t17[6] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[142]
t17[7] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[143]
t18[0] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[144]
t18[1] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[145]
t18[2] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[146]
t18[3] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[147]
t18[4] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[148]
t18[5] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[149]
t18[6] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[150]
t18[7] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[151]
t19[0] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[152]
t19[1] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[153]
t19[2] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[154]
t19[3] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[155]
t19[4] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[156]
t19[5] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[157]
t19[6] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[158]
t19[7] <= alt_dspbuilder_SShiftTap:ShiftTapsi.taps[159]


|fft_t|wave_test_GN:inst12|alt_dspbuilder_shifttaps_GNLZ4R7UC4:Shift_Taps|alt_dspbuilder_SShiftTap:ShiftTapsi
data[0] => contents.DATAB
data[1] => contents.DATAB
data[2] => contents.DATAB
data[3] => contents.DATAB
data[4] => contents.DATAB
data[5] => contents.DATAB
data[6] => contents.DATAB
data[7] => contents.DATAB
clock => contents[0][0].CLK
clock => contents[0][1].CLK
clock => contents[0][2].CLK
clock => contents[0][3].CLK
clock => contents[0][4].CLK
clock => contents[0][5].CLK
clock => contents[0][6].CLK
clock => contents[0][7].CLK
clock => contents[1][0].CLK
clock => contents[1][1].CLK
clock => contents[1][2].CLK
clock => contents[1][3].CLK
clock => contents[1][4].CLK
clock => contents[1][5].CLK
clock => contents[1][6].CLK
clock => contents[1][7].CLK
clock => contents[2][0].CLK
clock => contents[2][1].CLK
clock => contents[2][2].CLK
clock => contents[2][3].CLK
clock => contents[2][4].CLK
clock => contents[2][5].CLK
clock => contents[2][6].CLK
clock => contents[2][7].CLK
clock => contents[3][0].CLK
clock => contents[3][1].CLK
clock => contents[3][2].CLK
clock => contents[3][3].CLK
clock => contents[3][4].CLK
clock => contents[3][5].CLK
clock => contents[3][6].CLK
clock => contents[3][7].CLK
clock => contents[4][0].CLK
clock => contents[4][1].CLK
clock => contents[4][2].CLK
clock => contents[4][3].CLK
clock => contents[4][4].CLK
clock => contents[4][5].CLK
clock => contents[4][6].CLK
clock => contents[4][7].CLK
clock => contents[5][0].CLK
clock => contents[5][1].CLK
clock => contents[5][2].CLK
clock => contents[5][3].CLK
clock => contents[5][4].CLK
clock => contents[5][5].CLK
clock => contents[5][6].CLK
clock => contents[5][7].CLK
clock => contents[6][0].CLK
clock => contents[6][1].CLK
clock => contents[6][2].CLK
clock => contents[6][3].CLK
clock => contents[6][4].CLK
clock => contents[6][5].CLK
clock => contents[6][6].CLK
clock => contents[6][7].CLK
clock => contents[7][0].CLK
clock => contents[7][1].CLK
clock => contents[7][2].CLK
clock => contents[7][3].CLK
clock => contents[7][4].CLK
clock => contents[7][5].CLK
clock => contents[7][6].CLK
clock => contents[7][7].CLK
clock => contents[8][0].CLK
clock => contents[8][1].CLK
clock => contents[8][2].CLK
clock => contents[8][3].CLK
clock => contents[8][4].CLK
clock => contents[8][5].CLK
clock => contents[8][6].CLK
clock => contents[8][7].CLK
clock => contents[9][0].CLK
clock => contents[9][1].CLK
clock => contents[9][2].CLK
clock => contents[9][3].CLK
clock => contents[9][4].CLK
clock => contents[9][5].CLK
clock => contents[9][6].CLK
clock => contents[9][7].CLK
clock => contents[10][0].CLK
clock => contents[10][1].CLK
clock => contents[10][2].CLK
clock => contents[10][3].CLK
clock => contents[10][4].CLK
clock => contents[10][5].CLK
clock => contents[10][6].CLK
clock => contents[10][7].CLK
clock => contents[11][0].CLK
clock => contents[11][1].CLK
clock => contents[11][2].CLK
clock => contents[11][3].CLK
clock => contents[11][4].CLK
clock => contents[11][5].CLK
clock => contents[11][6].CLK
clock => contents[11][7].CLK
clock => contents[12][0].CLK
clock => contents[12][1].CLK
clock => contents[12][2].CLK
clock => contents[12][3].CLK
clock => contents[12][4].CLK
clock => contents[12][5].CLK
clock => contents[12][6].CLK
clock => contents[12][7].CLK
clock => contents[13][0].CLK
clock => contents[13][1].CLK
clock => contents[13][2].CLK
clock => contents[13][3].CLK
clock => contents[13][4].CLK
clock => contents[13][5].CLK
clock => contents[13][6].CLK
clock => contents[13][7].CLK
clock => contents[14][0].CLK
clock => contents[14][1].CLK
clock => contents[14][2].CLK
clock => contents[14][3].CLK
clock => contents[14][4].CLK
clock => contents[14][5].CLK
clock => contents[14][6].CLK
clock => contents[14][7].CLK
clock => contents[15][0].CLK
clock => contents[15][1].CLK
clock => contents[15][2].CLK
clock => contents[15][3].CLK
clock => contents[15][4].CLK
clock => contents[15][5].CLK
clock => contents[15][6].CLK
clock => contents[15][7].CLK
clock => contents[16][0].CLK
clock => contents[16][1].CLK
clock => contents[16][2].CLK
clock => contents[16][3].CLK
clock => contents[16][4].CLK
clock => contents[16][5].CLK
clock => contents[16][6].CLK
clock => contents[16][7].CLK
clock => contents[17][0].CLK
clock => contents[17][1].CLK
clock => contents[17][2].CLK
clock => contents[17][3].CLK
clock => contents[17][4].CLK
clock => contents[17][5].CLK
clock => contents[17][6].CLK
clock => contents[17][7].CLK
clock => contents[18][0].CLK
clock => contents[18][1].CLK
clock => contents[18][2].CLK
clock => contents[18][3].CLK
clock => contents[18][4].CLK
clock => contents[18][5].CLK
clock => contents[18][6].CLK
clock => contents[18][7].CLK
clock => contents[19][0].CLK
clock => contents[19][1].CLK
clock => contents[19][2].CLK
clock => contents[19][3].CLK
clock => contents[19][4].CLK
clock => contents[19][5].CLK
clock => contents[19][6].CLK
clock => contents[19][7].CLK
aclr => aclr_i.IN0
user_aclr => aclr_i.IN1
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
sclr => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
ena => contents.OUTPUTSELECT
taps[0] <= contents[0][0].DB_MAX_OUTPUT_PORT_TYPE
taps[1] <= contents[0][1].DB_MAX_OUTPUT_PORT_TYPE
taps[2] <= contents[0][2].DB_MAX_OUTPUT_PORT_TYPE
taps[3] <= contents[0][3].DB_MAX_OUTPUT_PORT_TYPE
taps[4] <= contents[0][4].DB_MAX_OUTPUT_PORT_TYPE
taps[5] <= contents[0][5].DB_MAX_OUTPUT_PORT_TYPE
taps[6] <= contents[0][6].DB_MAX_OUTPUT_PORT_TYPE
taps[7] <= contents[0][7].DB_MAX_OUTPUT_PORT_TYPE
taps[8] <= contents[1][0].DB_MAX_OUTPUT_PORT_TYPE
taps[9] <= contents[1][1].DB_MAX_OUTPUT_PORT_TYPE
taps[10] <= contents[1][2].DB_MAX_OUTPUT_PORT_TYPE
taps[11] <= contents[1][3].DB_MAX_OUTPUT_PORT_TYPE
taps[12] <= contents[1][4].DB_MAX_OUTPUT_PORT_TYPE
taps[13] <= contents[1][5].DB_MAX_OUTPUT_PORT_TYPE
taps[14] <= contents[1][6].DB_MAX_OUTPUT_PORT_TYPE
taps[15] <= contents[1][7].DB_MAX_OUTPUT_PORT_TYPE
taps[16] <= contents[2][0].DB_MAX_OUTPUT_PORT_TYPE
taps[17] <= contents[2][1].DB_MAX_OUTPUT_PORT_TYPE
taps[18] <= contents[2][2].DB_MAX_OUTPUT_PORT_TYPE
taps[19] <= contents[2][3].DB_MAX_OUTPUT_PORT_TYPE
taps[20] <= contents[2][4].DB_MAX_OUTPUT_PORT_TYPE
taps[21] <= contents[2][5].DB_MAX_OUTPUT_PORT_TYPE
taps[22] <= contents[2][6].DB_MAX_OUTPUT_PORT_TYPE
taps[23] <= contents[2][7].DB_MAX_OUTPUT_PORT_TYPE
taps[24] <= contents[3][0].DB_MAX_OUTPUT_PORT_TYPE
taps[25] <= contents[3][1].DB_MAX_OUTPUT_PORT_TYPE
taps[26] <= contents[3][2].DB_MAX_OUTPUT_PORT_TYPE
taps[27] <= contents[3][3].DB_MAX_OUTPUT_PORT_TYPE
taps[28] <= contents[3][4].DB_MAX_OUTPUT_PORT_TYPE
taps[29] <= contents[3][5].DB_MAX_OUTPUT_PORT_TYPE
taps[30] <= contents[3][6].DB_MAX_OUTPUT_PORT_TYPE
taps[31] <= contents[3][7].DB_MAX_OUTPUT_PORT_TYPE
taps[32] <= contents[4][0].DB_MAX_OUTPUT_PORT_TYPE
taps[33] <= contents[4][1].DB_MAX_OUTPUT_PORT_TYPE
taps[34] <= contents[4][2].DB_MAX_OUTPUT_PORT_TYPE
taps[35] <= contents[4][3].DB_MAX_OUTPUT_PORT_TYPE
taps[36] <= contents[4][4].DB_MAX_OUTPUT_PORT_TYPE
taps[37] <= contents[4][5].DB_MAX_OUTPUT_PORT_TYPE
taps[38] <= contents[4][6].DB_MAX_OUTPUT_PORT_TYPE
taps[39] <= contents[4][7].DB_MAX_OUTPUT_PORT_TYPE
taps[40] <= contents[5][0].DB_MAX_OUTPUT_PORT_TYPE
taps[41] <= contents[5][1].DB_MAX_OUTPUT_PORT_TYPE
taps[42] <= contents[5][2].DB_MAX_OUTPUT_PORT_TYPE
taps[43] <= contents[5][3].DB_MAX_OUTPUT_PORT_TYPE
taps[44] <= contents[5][4].DB_MAX_OUTPUT_PORT_TYPE
taps[45] <= contents[5][5].DB_MAX_OUTPUT_PORT_TYPE
taps[46] <= contents[5][6].DB_MAX_OUTPUT_PORT_TYPE
taps[47] <= contents[5][7].DB_MAX_OUTPUT_PORT_TYPE
taps[48] <= contents[6][0].DB_MAX_OUTPUT_PORT_TYPE
taps[49] <= contents[6][1].DB_MAX_OUTPUT_PORT_TYPE
taps[50] <= contents[6][2].DB_MAX_OUTPUT_PORT_TYPE
taps[51] <= contents[6][3].DB_MAX_OUTPUT_PORT_TYPE
taps[52] <= contents[6][4].DB_MAX_OUTPUT_PORT_TYPE
taps[53] <= contents[6][5].DB_MAX_OUTPUT_PORT_TYPE
taps[54] <= contents[6][6].DB_MAX_OUTPUT_PORT_TYPE
taps[55] <= contents[6][7].DB_MAX_OUTPUT_PORT_TYPE
taps[56] <= contents[7][0].DB_MAX_OUTPUT_PORT_TYPE
taps[57] <= contents[7][1].DB_MAX_OUTPUT_PORT_TYPE
taps[58] <= contents[7][2].DB_MAX_OUTPUT_PORT_TYPE
taps[59] <= contents[7][3].DB_MAX_OUTPUT_PORT_TYPE
taps[60] <= contents[7][4].DB_MAX_OUTPUT_PORT_TYPE
taps[61] <= contents[7][5].DB_MAX_OUTPUT_PORT_TYPE
taps[62] <= contents[7][6].DB_MAX_OUTPUT_PORT_TYPE
taps[63] <= contents[7][7].DB_MAX_OUTPUT_PORT_TYPE
taps[64] <= contents[8][0].DB_MAX_OUTPUT_PORT_TYPE
taps[65] <= contents[8][1].DB_MAX_OUTPUT_PORT_TYPE
taps[66] <= contents[8][2].DB_MAX_OUTPUT_PORT_TYPE
taps[67] <= contents[8][3].DB_MAX_OUTPUT_PORT_TYPE
taps[68] <= contents[8][4].DB_MAX_OUTPUT_PORT_TYPE
taps[69] <= contents[8][5].DB_MAX_OUTPUT_PORT_TYPE
taps[70] <= contents[8][6].DB_MAX_OUTPUT_PORT_TYPE
taps[71] <= contents[8][7].DB_MAX_OUTPUT_PORT_TYPE
taps[72] <= contents[9][0].DB_MAX_OUTPUT_PORT_TYPE
taps[73] <= contents[9][1].DB_MAX_OUTPUT_PORT_TYPE
taps[74] <= contents[9][2].DB_MAX_OUTPUT_PORT_TYPE
taps[75] <= contents[9][3].DB_MAX_OUTPUT_PORT_TYPE
taps[76] <= contents[9][4].DB_MAX_OUTPUT_PORT_TYPE
taps[77] <= contents[9][5].DB_MAX_OUTPUT_PORT_TYPE
taps[78] <= contents[9][6].DB_MAX_OUTPUT_PORT_TYPE
taps[79] <= contents[9][7].DB_MAX_OUTPUT_PORT_TYPE
taps[80] <= contents[10][0].DB_MAX_OUTPUT_PORT_TYPE
taps[81] <= contents[10][1].DB_MAX_OUTPUT_PORT_TYPE
taps[82] <= contents[10][2].DB_MAX_OUTPUT_PORT_TYPE
taps[83] <= contents[10][3].DB_MAX_OUTPUT_PORT_TYPE
taps[84] <= contents[10][4].DB_MAX_OUTPUT_PORT_TYPE
taps[85] <= contents[10][5].DB_MAX_OUTPUT_PORT_TYPE
taps[86] <= contents[10][6].DB_MAX_OUTPUT_PORT_TYPE
taps[87] <= contents[10][7].DB_MAX_OUTPUT_PORT_TYPE
taps[88] <= contents[11][0].DB_MAX_OUTPUT_PORT_TYPE
taps[89] <= contents[11][1].DB_MAX_OUTPUT_PORT_TYPE
taps[90] <= contents[11][2].DB_MAX_OUTPUT_PORT_TYPE
taps[91] <= contents[11][3].DB_MAX_OUTPUT_PORT_TYPE
taps[92] <= contents[11][4].DB_MAX_OUTPUT_PORT_TYPE
taps[93] <= contents[11][5].DB_MAX_OUTPUT_PORT_TYPE
taps[94] <= contents[11][6].DB_MAX_OUTPUT_PORT_TYPE
taps[95] <= contents[11][7].DB_MAX_OUTPUT_PORT_TYPE
taps[96] <= contents[12][0].DB_MAX_OUTPUT_PORT_TYPE
taps[97] <= contents[12][1].DB_MAX_OUTPUT_PORT_TYPE
taps[98] <= contents[12][2].DB_MAX_OUTPUT_PORT_TYPE
taps[99] <= contents[12][3].DB_MAX_OUTPUT_PORT_TYPE
taps[100] <= contents[12][4].DB_MAX_OUTPUT_PORT_TYPE
taps[101] <= contents[12][5].DB_MAX_OUTPUT_PORT_TYPE
taps[102] <= contents[12][6].DB_MAX_OUTPUT_PORT_TYPE
taps[103] <= contents[12][7].DB_MAX_OUTPUT_PORT_TYPE
taps[104] <= contents[13][0].DB_MAX_OUTPUT_PORT_TYPE
taps[105] <= contents[13][1].DB_MAX_OUTPUT_PORT_TYPE
taps[106] <= contents[13][2].DB_MAX_OUTPUT_PORT_TYPE
taps[107] <= contents[13][3].DB_MAX_OUTPUT_PORT_TYPE
taps[108] <= contents[13][4].DB_MAX_OUTPUT_PORT_TYPE
taps[109] <= contents[13][5].DB_MAX_OUTPUT_PORT_TYPE
taps[110] <= contents[13][6].DB_MAX_OUTPUT_PORT_TYPE
taps[111] <= contents[13][7].DB_MAX_OUTPUT_PORT_TYPE
taps[112] <= contents[14][0].DB_MAX_OUTPUT_PORT_TYPE
taps[113] <= contents[14][1].DB_MAX_OUTPUT_PORT_TYPE
taps[114] <= contents[14][2].DB_MAX_OUTPUT_PORT_TYPE
taps[115] <= contents[14][3].DB_MAX_OUTPUT_PORT_TYPE
taps[116] <= contents[14][4].DB_MAX_OUTPUT_PORT_TYPE
taps[117] <= contents[14][5].DB_MAX_OUTPUT_PORT_TYPE
taps[118] <= contents[14][6].DB_MAX_OUTPUT_PORT_TYPE
taps[119] <= contents[14][7].DB_MAX_OUTPUT_PORT_TYPE
taps[120] <= contents[15][0].DB_MAX_OUTPUT_PORT_TYPE
taps[121] <= contents[15][1].DB_MAX_OUTPUT_PORT_TYPE
taps[122] <= contents[15][2].DB_MAX_OUTPUT_PORT_TYPE
taps[123] <= contents[15][3].DB_MAX_OUTPUT_PORT_TYPE
taps[124] <= contents[15][4].DB_MAX_OUTPUT_PORT_TYPE
taps[125] <= contents[15][5].DB_MAX_OUTPUT_PORT_TYPE
taps[126] <= contents[15][6].DB_MAX_OUTPUT_PORT_TYPE
taps[127] <= contents[15][7].DB_MAX_OUTPUT_PORT_TYPE
taps[128] <= contents[16][0].DB_MAX_OUTPUT_PORT_TYPE
taps[129] <= contents[16][1].DB_MAX_OUTPUT_PORT_TYPE
taps[130] <= contents[16][2].DB_MAX_OUTPUT_PORT_TYPE
taps[131] <= contents[16][3].DB_MAX_OUTPUT_PORT_TYPE
taps[132] <= contents[16][4].DB_MAX_OUTPUT_PORT_TYPE
taps[133] <= contents[16][5].DB_MAX_OUTPUT_PORT_TYPE
taps[134] <= contents[16][6].DB_MAX_OUTPUT_PORT_TYPE
taps[135] <= contents[16][7].DB_MAX_OUTPUT_PORT_TYPE
taps[136] <= contents[17][0].DB_MAX_OUTPUT_PORT_TYPE
taps[137] <= contents[17][1].DB_MAX_OUTPUT_PORT_TYPE
taps[138] <= contents[17][2].DB_MAX_OUTPUT_PORT_TYPE
taps[139] <= contents[17][3].DB_MAX_OUTPUT_PORT_TYPE
taps[140] <= contents[17][4].DB_MAX_OUTPUT_PORT_TYPE
taps[141] <= contents[17][5].DB_MAX_OUTPUT_PORT_TYPE
taps[142] <= contents[17][6].DB_MAX_OUTPUT_PORT_TYPE
taps[143] <= contents[17][7].DB_MAX_OUTPUT_PORT_TYPE
taps[144] <= contents[18][0].DB_MAX_OUTPUT_PORT_TYPE
taps[145] <= contents[18][1].DB_MAX_OUTPUT_PORT_TYPE
taps[146] <= contents[18][2].DB_MAX_OUTPUT_PORT_TYPE
taps[147] <= contents[18][3].DB_MAX_OUTPUT_PORT_TYPE
taps[148] <= contents[18][4].DB_MAX_OUTPUT_PORT_TYPE
taps[149] <= contents[18][5].DB_MAX_OUTPUT_PORT_TYPE
taps[150] <= contents[18][6].DB_MAX_OUTPUT_PORT_TYPE
taps[151] <= contents[18][7].DB_MAX_OUTPUT_PORT_TYPE
taps[152] <= contents[19][0].DB_MAX_OUTPUT_PORT_TYPE
taps[153] <= contents[19][1].DB_MAX_OUTPUT_PORT_TYPE
taps[154] <= contents[19][2].DB_MAX_OUTPUT_PORT_TYPE
taps[155] <= contents[19][3].DB_MAX_OUTPUT_PORT_TYPE
taps[156] <= contents[19][4].DB_MAX_OUTPUT_PORT_TYPE
taps[157] <= contents[19][5].DB_MAX_OUTPUT_PORT_TYPE
taps[158] <= contents[19][6].DB_MAX_OUTPUT_PORT_TYPE
taps[159] <= contents[19][7].DB_MAX_OUTPUT_PORT_TYPE
shiftout[0] <= contents[19][0].DB_MAX_OUTPUT_PORT_TYPE
shiftout[1] <= contents[19][1].DB_MAX_OUTPUT_PORT_TYPE
shiftout[2] <= contents[19][2].DB_MAX_OUTPUT_PORT_TYPE
shiftout[3] <= contents[19][3].DB_MAX_OUTPUT_PORT_TYPE
shiftout[4] <= contents[19][4].DB_MAX_OUTPUT_PORT_TYPE
shiftout[5] <= contents[19][5].DB_MAX_OUTPUT_PORT_TYPE
shiftout[6] <= contents[19][6].DB_MAX_OUTPUT_PORT_TYPE
shiftout[7] <= contents[19][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|alt_dspbuilder_port_GNQKRCEYRF:Input_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|alt_dspbuilder_cast_GNVRAAIRT2:Bus_Conversion
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
input[8] => alt_dspbuilder_SBF:Outputi.xin[8]
input[9] => alt_dspbuilder_SBF:Outputi.xin[9]
input[10] => alt_dspbuilder_SBF:Outputi.xin[10]
input[11] => alt_dspbuilder_SBF:Outputi.xin[11]
input[12] => alt_dspbuilder_SBF:Outputi.xin[12]
input[13] => alt_dspbuilder_SBF:Outputi.xin[13]
input[14] => alt_dspbuilder_SBF:Outputi.xin[14]
input[15] => alt_dspbuilder_SBF:Outputi.xin[15]
input[16] => alt_dspbuilder_SBF:Outputi.xin[16]
input[17] => alt_dspbuilder_SBF:Outputi.xin[17]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]


|fft_t|wave_test_GN:inst12|alt_dspbuilder_cast_GNVRAAIRT2:Bus_Conversion|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
xin[9] => alt_dspbuilder_sAltrPropagate:u0.d[9]
xin[10] => alt_dspbuilder_sAltrPropagate:u0.d[10]
xin[11] => alt_dspbuilder_sAltrPropagate:u0.d[11]
xin[12] => alt_dspbuilder_sAltrPropagate:u0.d[12]
xin[13] => alt_dspbuilder_sAltrPropagate:u0.d[13]
xin[14] => alt_dspbuilder_sAltrPropagate:u0.d[14]
xin[15] => alt_dspbuilder_sAltrPropagate:u0.d[15]
xin[16] => alt_dspbuilder_sAltrPropagate:u0.d[16]
xin[17] => alt_dspbuilder_sAltrPropagate:u0.d[17]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[10]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[11]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[12]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[13]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[14]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[15]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[16]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[17]


|fft_t|wave_test_GN:inst12|alt_dspbuilder_cast_GNVRAAIRT2:Bus_Conversion|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
d[9] => r[9].DATAIN
d[10] => r[10].DATAIN
d[11] => r[11].DATAIN
d[12] => r[12].DATAIN
d[13] => r[13].DATAIN
d[14] => r[14].DATAIN
d[15] => r[15].DATAIN
d[16] => r[16].DATAIN
d[17] => r[17].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
r[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
r[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
r[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
r[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
r[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
r[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
r[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
r[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
r[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0
In9[0] => alt_dspbuilder_port_GNKA4WYH6P:In9_0.input[0]
In9[1] => alt_dspbuilder_port_GNKA4WYH6P:In9_0.input[1]
In9[2] => alt_dspbuilder_port_GNKA4WYH6P:In9_0.input[2]
In9[3] => alt_dspbuilder_port_GNKA4WYH6P:In9_0.input[3]
In9[4] => alt_dspbuilder_port_GNKA4WYH6P:In9_0.input[4]
In9[5] => alt_dspbuilder_port_GNKA4WYH6P:In9_0.input[5]
In9[6] => alt_dspbuilder_port_GNKA4WYH6P:In9_0.input[6]
In9[7] => alt_dspbuilder_port_GNKA4WYH6P:In9_0.input[7]
In19[0] => alt_dspbuilder_port_GNKA4WYH6P:In19_0.input[0]
In19[1] => alt_dspbuilder_port_GNKA4WYH6P:In19_0.input[1]
In19[2] => alt_dspbuilder_port_GNKA4WYH6P:In19_0.input[2]
In19[3] => alt_dspbuilder_port_GNKA4WYH6P:In19_0.input[3]
In19[4] => alt_dspbuilder_port_GNKA4WYH6P:In19_0.input[4]
In19[5] => alt_dspbuilder_port_GNKA4WYH6P:In19_0.input[5]
In19[6] => alt_dspbuilder_port_GNKA4WYH6P:In19_0.input[6]
In19[7] => alt_dspbuilder_port_GNKA4WYH6P:In19_0.input[7]
In18[0] => alt_dspbuilder_port_GNKA4WYH6P:In18_0.input[0]
In18[1] => alt_dspbuilder_port_GNKA4WYH6P:In18_0.input[1]
In18[2] => alt_dspbuilder_port_GNKA4WYH6P:In18_0.input[2]
In18[3] => alt_dspbuilder_port_GNKA4WYH6P:In18_0.input[3]
In18[4] => alt_dspbuilder_port_GNKA4WYH6P:In18_0.input[4]
In18[5] => alt_dspbuilder_port_GNKA4WYH6P:In18_0.input[5]
In18[6] => alt_dspbuilder_port_GNKA4WYH6P:In18_0.input[6]
In18[7] => alt_dspbuilder_port_GNKA4WYH6P:In18_0.input[7]
In7[0] => alt_dspbuilder_port_GNKA4WYH6P:In7_0.input[0]
In7[1] => alt_dspbuilder_port_GNKA4WYH6P:In7_0.input[1]
In7[2] => alt_dspbuilder_port_GNKA4WYH6P:In7_0.input[2]
In7[3] => alt_dspbuilder_port_GNKA4WYH6P:In7_0.input[3]
In7[4] => alt_dspbuilder_port_GNKA4WYH6P:In7_0.input[4]
In7[5] => alt_dspbuilder_port_GNKA4WYH6P:In7_0.input[5]
In7[6] => alt_dspbuilder_port_GNKA4WYH6P:In7_0.input[6]
In7[7] => alt_dspbuilder_port_GNKA4WYH6P:In7_0.input[7]
In17[0] => alt_dspbuilder_port_GNKA4WYH6P:In17_0.input[0]
In17[1] => alt_dspbuilder_port_GNKA4WYH6P:In17_0.input[1]
In17[2] => alt_dspbuilder_port_GNKA4WYH6P:In17_0.input[2]
In17[3] => alt_dspbuilder_port_GNKA4WYH6P:In17_0.input[3]
In17[4] => alt_dspbuilder_port_GNKA4WYH6P:In17_0.input[4]
In17[5] => alt_dspbuilder_port_GNKA4WYH6P:In17_0.input[5]
In17[6] => alt_dspbuilder_port_GNKA4WYH6P:In17_0.input[6]
In17[7] => alt_dspbuilder_port_GNKA4WYH6P:In17_0.input[7]
In16[0] => alt_dspbuilder_port_GNKA4WYH6P:In16_0.input[0]
In16[1] => alt_dspbuilder_port_GNKA4WYH6P:In16_0.input[1]
In16[2] => alt_dspbuilder_port_GNKA4WYH6P:In16_0.input[2]
In16[3] => alt_dspbuilder_port_GNKA4WYH6P:In16_0.input[3]
In16[4] => alt_dspbuilder_port_GNKA4WYH6P:In16_0.input[4]
In16[5] => alt_dspbuilder_port_GNKA4WYH6P:In16_0.input[5]
In16[6] => alt_dspbuilder_port_GNKA4WYH6P:In16_0.input[6]
In16[7] => alt_dspbuilder_port_GNKA4WYH6P:In16_0.input[7]
In8[0] => alt_dspbuilder_port_GNKA4WYH6P:In8_0.input[0]
In8[1] => alt_dspbuilder_port_GNKA4WYH6P:In8_0.input[1]
In8[2] => alt_dspbuilder_port_GNKA4WYH6P:In8_0.input[2]
In8[3] => alt_dspbuilder_port_GNKA4WYH6P:In8_0.input[3]
In8[4] => alt_dspbuilder_port_GNKA4WYH6P:In8_0.input[4]
In8[5] => alt_dspbuilder_port_GNKA4WYH6P:In8_0.input[5]
In8[6] => alt_dspbuilder_port_GNKA4WYH6P:In8_0.input[6]
In8[7] => alt_dspbuilder_port_GNKA4WYH6P:In8_0.input[7]
In5[0] => alt_dspbuilder_port_GNKA4WYH6P:In5_0.input[0]
In5[1] => alt_dspbuilder_port_GNKA4WYH6P:In5_0.input[1]
In5[2] => alt_dspbuilder_port_GNKA4WYH6P:In5_0.input[2]
In5[3] => alt_dspbuilder_port_GNKA4WYH6P:In5_0.input[3]
In5[4] => alt_dspbuilder_port_GNKA4WYH6P:In5_0.input[4]
In5[5] => alt_dspbuilder_port_GNKA4WYH6P:In5_0.input[5]
In5[6] => alt_dspbuilder_port_GNKA4WYH6P:In5_0.input[6]
In5[7] => alt_dspbuilder_port_GNKA4WYH6P:In5_0.input[7]
In15[0] => alt_dspbuilder_port_GNKA4WYH6P:In15_0.input[0]
In15[1] => alt_dspbuilder_port_GNKA4WYH6P:In15_0.input[1]
In15[2] => alt_dspbuilder_port_GNKA4WYH6P:In15_0.input[2]
In15[3] => alt_dspbuilder_port_GNKA4WYH6P:In15_0.input[3]
In15[4] => alt_dspbuilder_port_GNKA4WYH6P:In15_0.input[4]
In15[5] => alt_dspbuilder_port_GNKA4WYH6P:In15_0.input[5]
In15[6] => alt_dspbuilder_port_GNKA4WYH6P:In15_0.input[6]
In15[7] => alt_dspbuilder_port_GNKA4WYH6P:In15_0.input[7]
In14[0] => alt_dspbuilder_port_GNKA4WYH6P:In14_0.input[0]
In14[1] => alt_dspbuilder_port_GNKA4WYH6P:In14_0.input[1]
In14[2] => alt_dspbuilder_port_GNKA4WYH6P:In14_0.input[2]
In14[3] => alt_dspbuilder_port_GNKA4WYH6P:In14_0.input[3]
In14[4] => alt_dspbuilder_port_GNKA4WYH6P:In14_0.input[4]
In14[5] => alt_dspbuilder_port_GNKA4WYH6P:In14_0.input[5]
In14[6] => alt_dspbuilder_port_GNKA4WYH6P:In14_0.input[6]
In14[7] => alt_dspbuilder_port_GNKA4WYH6P:In14_0.input[7]
In6[0] => alt_dspbuilder_port_GNKA4WYH6P:In6_0.input[0]
In6[1] => alt_dspbuilder_port_GNKA4WYH6P:In6_0.input[1]
In6[2] => alt_dspbuilder_port_GNKA4WYH6P:In6_0.input[2]
In6[3] => alt_dspbuilder_port_GNKA4WYH6P:In6_0.input[3]
In6[4] => alt_dspbuilder_port_GNKA4WYH6P:In6_0.input[4]
In6[5] => alt_dspbuilder_port_GNKA4WYH6P:In6_0.input[5]
In6[6] => alt_dspbuilder_port_GNKA4WYH6P:In6_0.input[6]
In6[7] => alt_dspbuilder_port_GNKA4WYH6P:In6_0.input[7]
In13[0] => alt_dspbuilder_port_GNKA4WYH6P:In13_0.input[0]
In13[1] => alt_dspbuilder_port_GNKA4WYH6P:In13_0.input[1]
In13[2] => alt_dspbuilder_port_GNKA4WYH6P:In13_0.input[2]
In13[3] => alt_dspbuilder_port_GNKA4WYH6P:In13_0.input[3]
In13[4] => alt_dspbuilder_port_GNKA4WYH6P:In13_0.input[4]
In13[5] => alt_dspbuilder_port_GNKA4WYH6P:In13_0.input[5]
In13[6] => alt_dspbuilder_port_GNKA4WYH6P:In13_0.input[6]
In13[7] => alt_dspbuilder_port_GNKA4WYH6P:In13_0.input[7]
In12[0] => alt_dspbuilder_port_GNKA4WYH6P:In12_0.input[0]
In12[1] => alt_dspbuilder_port_GNKA4WYH6P:In12_0.input[1]
In12[2] => alt_dspbuilder_port_GNKA4WYH6P:In12_0.input[2]
In12[3] => alt_dspbuilder_port_GNKA4WYH6P:In12_0.input[3]
In12[4] => alt_dspbuilder_port_GNKA4WYH6P:In12_0.input[4]
In12[5] => alt_dspbuilder_port_GNKA4WYH6P:In12_0.input[5]
In12[6] => alt_dspbuilder_port_GNKA4WYH6P:In12_0.input[6]
In12[7] => alt_dspbuilder_port_GNKA4WYH6P:In12_0.input[7]
In20[0] => alt_dspbuilder_port_GNKA4WYH6P:In20_0.input[0]
In20[1] => alt_dspbuilder_port_GNKA4WYH6P:In20_0.input[1]
In20[2] => alt_dspbuilder_port_GNKA4WYH6P:In20_0.input[2]
In20[3] => alt_dspbuilder_port_GNKA4WYH6P:In20_0.input[3]
In20[4] => alt_dspbuilder_port_GNKA4WYH6P:In20_0.input[4]
In20[5] => alt_dspbuilder_port_GNKA4WYH6P:In20_0.input[5]
In20[6] => alt_dspbuilder_port_GNKA4WYH6P:In20_0.input[6]
In20[7] => alt_dspbuilder_port_GNKA4WYH6P:In20_0.input[7]
In11[0] => alt_dspbuilder_port_GNKA4WYH6P:In11_0.input[0]
In11[1] => alt_dspbuilder_port_GNKA4WYH6P:In11_0.input[1]
In11[2] => alt_dspbuilder_port_GNKA4WYH6P:In11_0.input[2]
In11[3] => alt_dspbuilder_port_GNKA4WYH6P:In11_0.input[3]
In11[4] => alt_dspbuilder_port_GNKA4WYH6P:In11_0.input[4]
In11[5] => alt_dspbuilder_port_GNKA4WYH6P:In11_0.input[5]
In11[6] => alt_dspbuilder_port_GNKA4WYH6P:In11_0.input[6]
In11[7] => alt_dspbuilder_port_GNKA4WYH6P:In11_0.input[7]
Clock => alt_dspbuilder_clock_GNU4YM7HGX:Clock_0.clock
In10[0] => alt_dspbuilder_port_GNKA4WYH6P:In10_0.input[0]
In10[1] => alt_dspbuilder_port_GNKA4WYH6P:In10_0.input[1]
In10[2] => alt_dspbuilder_port_GNKA4WYH6P:In10_0.input[2]
In10[3] => alt_dspbuilder_port_GNKA4WYH6P:In10_0.input[3]
In10[4] => alt_dspbuilder_port_GNKA4WYH6P:In10_0.input[4]
In10[5] => alt_dspbuilder_port_GNKA4WYH6P:In10_0.input[5]
In10[6] => alt_dspbuilder_port_GNKA4WYH6P:In10_0.input[6]
In10[7] => alt_dspbuilder_port_GNKA4WYH6P:In10_0.input[7]
Out1[0] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[0]
Out1[1] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[1]
Out1[2] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[2]
Out1[3] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[3]
Out1[4] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[4]
Out1[5] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[5]
Out1[6] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[6]
Out1[7] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[7]
Out1[8] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[8]
Out1[9] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[9]
Out1[10] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[10]
Out1[11] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[11]
Out1[12] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[12]
Out1[13] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[13]
Out1[14] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[14]
Out1[15] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[15]
Out1[16] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[16]
Out1[17] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[17]
Out1[18] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[18]
Out1[19] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[19]
Out1[20] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[20]
Out1[21] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[21]
Out1[22] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[22]
Out1[23] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[23]
Out1[24] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[24]
Out1[25] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[25]
Out1[26] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[26]
Out1[27] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[27]
Out1[28] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[28]
Out1[29] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[29]
Out1[30] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[30]
Out1[31] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[31]
Out1[32] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[32]
Out1[33] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[33]
Out1[34] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[34]
Out1[35] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[35]
Out1[36] <= alt_dspbuilder_port_GNIBSH2SLZ:Out1_0.output[36]
In4[0] => alt_dspbuilder_port_GNKA4WYH6P:In4_0.input[0]
In4[1] => alt_dspbuilder_port_GNKA4WYH6P:In4_0.input[1]
In4[2] => alt_dspbuilder_port_GNKA4WYH6P:In4_0.input[2]
In4[3] => alt_dspbuilder_port_GNKA4WYH6P:In4_0.input[3]
In4[4] => alt_dspbuilder_port_GNKA4WYH6P:In4_0.input[4]
In4[5] => alt_dspbuilder_port_GNKA4WYH6P:In4_0.input[5]
In4[6] => alt_dspbuilder_port_GNKA4WYH6P:In4_0.input[6]
In4[7] => alt_dspbuilder_port_GNKA4WYH6P:In4_0.input[7]
In3[0] => alt_dspbuilder_port_GNKA4WYH6P:In3_0.input[0]
In3[1] => alt_dspbuilder_port_GNKA4WYH6P:In3_0.input[1]
In3[2] => alt_dspbuilder_port_GNKA4WYH6P:In3_0.input[2]
In3[3] => alt_dspbuilder_port_GNKA4WYH6P:In3_0.input[3]
In3[4] => alt_dspbuilder_port_GNKA4WYH6P:In3_0.input[4]
In3[5] => alt_dspbuilder_port_GNKA4WYH6P:In3_0.input[5]
In3[6] => alt_dspbuilder_port_GNKA4WYH6P:In3_0.input[6]
In3[7] => alt_dspbuilder_port_GNKA4WYH6P:In3_0.input[7]
In2[0] => alt_dspbuilder_port_GNKA4WYH6P:In2_0.input[0]
In2[1] => alt_dspbuilder_port_GNKA4WYH6P:In2_0.input[1]
In2[2] => alt_dspbuilder_port_GNKA4WYH6P:In2_0.input[2]
In2[3] => alt_dspbuilder_port_GNKA4WYH6P:In2_0.input[3]
In2[4] => alt_dspbuilder_port_GNKA4WYH6P:In2_0.input[4]
In2[5] => alt_dspbuilder_port_GNKA4WYH6P:In2_0.input[5]
In2[6] => alt_dspbuilder_port_GNKA4WYH6P:In2_0.input[6]
In2[7] => alt_dspbuilder_port_GNKA4WYH6P:In2_0.input[7]
In1[0] => alt_dspbuilder_port_GNKA4WYH6P:In1_0.input[0]
In1[1] => alt_dspbuilder_port_GNKA4WYH6P:In1_0.input[1]
In1[2] => alt_dspbuilder_port_GNKA4WYH6P:In1_0.input[2]
In1[3] => alt_dspbuilder_port_GNKA4WYH6P:In1_0.input[3]
In1[4] => alt_dspbuilder_port_GNKA4WYH6P:In1_0.input[4]
In1[5] => alt_dspbuilder_port_GNKA4WYH6P:In1_0.input[5]
In1[6] => alt_dspbuilder_port_GNKA4WYH6P:In1_0.input[6]
In1[7] => alt_dspbuilder_port_GNKA4WYH6P:In1_0.input[7]
aclr => alt_dspbuilder_clock_GNU4YM7HGX:Clock_0.aclr


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_clock_GNU4YM7HGX:Clock_0
clock_out <= clock.DB_MAX_OUTPUT_PORT_TYPE
aclr_out <= aclr.DB_MAX_OUTPUT_PORT_TYPE
clock => clock_out.DATAIN
aclr => aclr_out.DATAIN


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In9_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In7_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In8_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In5_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In6_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In20_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNIBSH2SLZ:Out1_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => output[14].DATAIN
input[15] => output[15].DATAIN
input[16] => output[16].DATAIN
input[17] => output[17].DATAIN
input[18] => output[18].DATAIN
input[19] => output[19].DATAIN
input[20] => output[20].DATAIN
input[21] => output[21].DATAIN
input[22] => output[22].DATAIN
input[23] => output[23].DATAIN
input[24] => output[24].DATAIN
input[25] => output[25].DATAIN
input[26] => output[26].DATAIN
input[27] => output[27].DATAIN
input[28] => output[28].DATAIN
input[29] => output[29].DATAIN
input[30] => output[30].DATAIN
input[31] => output[31].DATAIN
input[32] => output[32].DATAIN
input[33] => output[33].DATAIN
input[34] => output[34].DATAIN
input[35] => output[35].DATAIN
input[36] => output[36].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= input[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= input[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= input[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= input[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= input[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= input[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= input[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= input[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= input[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= input[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= input[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= input[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= input[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= input[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= input[31].DB_MAX_OUTPUT_PORT_TYPE
output[32] <= input[32].DB_MAX_OUTPUT_PORT_TYPE
output[33] <= input[33].DB_MAX_OUTPUT_PORT_TYPE
output[34] <= input[34].DB_MAX_OUTPUT_PORT_TYPE
output[35] <= input[35].DB_MAX_OUTPUT_PORT_TYPE
output[36] <= input[36].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In4_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In3_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In2_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In1_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2
clock => alt_dspbuilder_AltMultConst:MultiplyAddi.clock
aclr => alt_dspbuilder_AltMultConst:MultiplyAddi.aclr
data1a[0] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[0]
data1a[1] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[1]
data1a[2] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[2]
data1a[3] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[3]
data1a[4] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[4]
data1a[5] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[5]
data1a[6] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[6]
data1a[7] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[7]
data1a[8] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[8]
data1a[9] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[9]
data1a[10] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[10]
data1a[11] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[11]
data1a[12] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[12]
data1a[13] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[13]
data1a[14] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[14]
data1a[15] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[15]
data2a[0] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[0]
data2a[1] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[1]
data2a[2] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[2]
data2a[3] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[3]
data2a[4] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[4]
data2a[5] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[5]
data2a[6] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[6]
data2a[7] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[7]
data2a[8] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[8]
data2a[9] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[9]
data2a[10] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[10]
data2a[11] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[11]
data2a[12] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[12]
data2a[13] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[13]
data2a[14] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[14]
data2a[15] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[15]
data3a[0] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[0]
data3a[1] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[1]
data3a[2] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[2]
data3a[3] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[3]
data3a[4] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[4]
data3a[5] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[5]
data3a[6] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[6]
data3a[7] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[7]
data3a[8] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[8]
data3a[9] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[9]
data3a[10] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[10]
data3a[11] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[11]
data3a[12] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[12]
data3a[13] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[13]
data3a[14] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[14]
data3a[15] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[15]
data4a[0] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[0]
data4a[1] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[1]
data4a[2] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[2]
data4a[3] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[3]
data4a[4] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[4]
data4a[5] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[5]
data4a[6] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[6]
data4a[7] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[7]
data4a[8] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[8]
data4a[9] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[9]
data4a[10] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[10]
data4a[11] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[11]
data4a[12] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[12]
data4a[13] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[13]
data4a[14] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[14]
data4a[15] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[15]
result[0] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[0]
result[1] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[1]
result[2] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[2]
result[3] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[3]
result[4] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[4]
result[5] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[5]
result[6] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[6]
result[7] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[7]
result[8] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[8]
result[9] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[9]
result[10] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[10]
result[11] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[11]
result[12] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[12]
result[13] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[13]
result[14] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[14]
result[15] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[15]
result[16] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[16]
result[17] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[17]
result[18] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[18]
result[19] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[19]
result[20] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[20]
result[21] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[21]
result[22] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[22]
result[23] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[23]
result[24] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[24]
result[25] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[25]
result[26] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[26]
result[27] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[27]
result[28] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[28]
result[29] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[29]
result[30] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[30]
result[31] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[31]
result[32] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[32]
result[33] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[33]
user_aclr => alt_dspbuilder_AltMultConst:MultiplyAddi.user_aclr
ena => alt_dspbuilder_AltMultConst:MultiplyAddi.ena


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNEK5HTIJV:Multiply_Add2|alt_dspbuilder_AltMultConst:MultiplyAddi
datain[0] => dataint.DATAB
datain[1] => dataint.DATAB
datain[2] => dataint.DATAB
datain[3] => dataint.DATAB
datain[4] => dataint.DATAB
datain[5] => dataint.DATAB
datain[6] => dataint.DATAB
datain[7] => dataint.DATAB
datain[8] => dataint.DATAB
datain[9] => dataint.DATAB
datain[10] => dataint.DATAB
datain[11] => dataint.DATAB
datain[12] => dataint.DATAB
datain[13] => dataint.DATAB
datain[14] => dataint.DATAB
datain[15] => dataint.DATAB
datbin[0] => datbint.DATAB
datbin[1] => datbint.DATAB
datbin[2] => datbint.DATAB
datbin[3] => datbint.DATAB
datbin[4] => datbint.DATAB
datbin[5] => datbint.DATAB
datbin[6] => datbint.DATAB
datbin[7] => datbint.DATAB
datbin[8] => datbint.DATAB
datbin[9] => datbint.DATAB
datbin[10] => datbint.DATAB
datbin[11] => datbint.DATAB
datbin[12] => datbint.DATAB
datbin[13] => datbint.DATAB
datbin[14] => datbint.DATAB
datbin[15] => datbint.DATAB
datcin[0] => datcint.DATAB
datcin[1] => datcint.DATAB
datcin[2] => datcint.DATAB
datcin[3] => datcint.DATAB
datcin[4] => datcint.DATAB
datcin[5] => datcint.DATAB
datcin[6] => datcint.DATAB
datcin[7] => datcint.DATAB
datcin[8] => datcint.DATAB
datcin[9] => datcint.DATAB
datcin[10] => datcint.DATAB
datcin[11] => datcint.DATAB
datcin[12] => datcint.DATAB
datcin[13] => datcint.DATAB
datcin[14] => datcint.DATAB
datcin[15] => datcint.DATAB
datdin[0] => datdint.DATAB
datdin[1] => datdint.DATAB
datdin[2] => datdint.DATAB
datdin[3] => datdint.DATAB
datdin[4] => datdint.DATAB
datdin[5] => datdint.DATAB
datdin[6] => datdint.DATAB
datdin[7] => datdint.DATAB
datdin[8] => datdint.DATAB
datdin[9] => datdint.DATAB
datdin[10] => datdint.DATAB
datdin[11] => datdint.DATAB
datdin[12] => datdint.DATAB
datdin[13] => datdint.DATAB
datdin[14] => datdint.DATAB
datdin[15] => datdint.DATAB
dataout[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= result[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= result[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= result[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= result[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= result[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= result[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= result[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= result[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= result[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= result[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= result[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= result[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= result[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= result[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= result[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= result[31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= result[32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= result[33].DB_MAX_OUTPUT_PORT_TYPE
clock => result[0].CLK
clock => result[1].CLK
clock => result[2].CLK
clock => result[3].CLK
clock => result[4].CLK
clock => result[5].CLK
clock => result[6].CLK
clock => result[7].CLK
clock => result[8].CLK
clock => result[9].CLK
clock => result[10].CLK
clock => result[11].CLK
clock => result[12].CLK
clock => result[13].CLK
clock => result[14].CLK
clock => result[15].CLK
clock => result[16].CLK
clock => result[17].CLK
clock => result[18].CLK
clock => result[19].CLK
clock => result[20].CLK
clock => result[21].CLK
clock => result[22].CLK
clock => result[23].CLK
clock => result[24].CLK
clock => result[25].CLK
clock => result[26].CLK
clock => result[27].CLK
clock => result[28].CLK
clock => result[29].CLK
clock => result[30].CLK
clock => result[31].CLK
clock => result[32].CLK
clock => result[33].CLK
clock => DC3[0].CLK
clock => DC3[1].CLK
clock => DC3[2].CLK
clock => DC3[3].CLK
clock => DC3[4].CLK
clock => DC3[5].CLK
clock => DC3[6].CLK
clock => DC3[7].CLK
clock => DC3[8].CLK
clock => DC3[9].CLK
clock => DC3[10].CLK
clock => DC3[11].CLK
clock => DC3[12].CLK
clock => DC3[13].CLK
clock => DC3[14].CLK
clock => DC3[15].CLK
clock => DC3[16].CLK
clock => DC3[17].CLK
clock => DC3[18].CLK
clock => DC3[19].CLK
clock => DC3[20].CLK
clock => DC3[21].CLK
clock => DC3[22].CLK
clock => DC3[23].CLK
clock => DC3[24].CLK
clock => DC3[25].CLK
clock => DC3[26].CLK
clock => DC3[27].CLK
clock => DC3[28].CLK
clock => DC3[29].CLK
clock => DC3[30].CLK
clock => DC3[31].CLK
clock => CC2[0].CLK
clock => CC2[1].CLK
clock => CC2[2].CLK
clock => CC2[3].CLK
clock => CC2[4].CLK
clock => CC2[5].CLK
clock => CC2[6].CLK
clock => CC2[7].CLK
clock => CC2[8].CLK
clock => CC2[9].CLK
clock => CC2[10].CLK
clock => CC2[11].CLK
clock => CC2[12].CLK
clock => CC2[13].CLK
clock => CC2[14].CLK
clock => CC2[15].CLK
clock => CC2[16].CLK
clock => CC2[17].CLK
clock => CC2[18].CLK
clock => CC2[19].CLK
clock => CC2[20].CLK
clock => CC2[21].CLK
clock => CC2[22].CLK
clock => CC2[23].CLK
clock => CC2[24].CLK
clock => CC2[25].CLK
clock => CC2[26].CLK
clock => CC2[27].CLK
clock => CC2[28].CLK
clock => CC2[29].CLK
clock => CC2[30].CLK
clock => CC2[31].CLK
clock => BC1[0].CLK
clock => BC1[1].CLK
clock => BC1[2].CLK
clock => BC1[3].CLK
clock => BC1[4].CLK
clock => BC1[5].CLK
clock => BC1[6].CLK
clock => BC1[7].CLK
clock => BC1[8].CLK
clock => BC1[9].CLK
clock => BC1[10].CLK
clock => BC1[11].CLK
clock => BC1[12].CLK
clock => BC1[13].CLK
clock => BC1[14].CLK
clock => BC1[15].CLK
clock => BC1[16].CLK
clock => BC1[17].CLK
clock => BC1[18].CLK
clock => BC1[19].CLK
clock => BC1[20].CLK
clock => BC1[21].CLK
clock => BC1[22].CLK
clock => BC1[23].CLK
clock => BC1[24].CLK
clock => BC1[25].CLK
clock => BC1[26].CLK
clock => BC1[27].CLK
clock => BC1[28].CLK
clock => BC1[29].CLK
clock => BC1[30].CLK
clock => BC1[31].CLK
clock => AC0[0].CLK
clock => AC0[1].CLK
clock => AC0[2].CLK
clock => AC0[3].CLK
clock => AC0[4].CLK
clock => AC0[5].CLK
clock => AC0[6].CLK
clock => AC0[7].CLK
clock => AC0[8].CLK
clock => AC0[9].CLK
clock => AC0[10].CLK
clock => AC0[11].CLK
clock => AC0[12].CLK
clock => AC0[13].CLK
clock => AC0[14].CLK
clock => AC0[15].CLK
clock => AC0[16].CLK
clock => AC0[17].CLK
clock => AC0[18].CLK
clock => AC0[19].CLK
clock => AC0[20].CLK
clock => AC0[21].CLK
clock => AC0[22].CLK
clock => AC0[23].CLK
clock => AC0[24].CLK
clock => AC0[25].CLK
clock => AC0[26].CLK
clock => AC0[27].CLK
clock => AC0[28].CLK
clock => AC0[29].CLK
clock => AC0[30].CLK
clock => AC0[31].CLK
clock => datdint[0].CLK
clock => datdint[1].CLK
clock => datdint[2].CLK
clock => datdint[3].CLK
clock => datdint[4].CLK
clock => datdint[5].CLK
clock => datdint[6].CLK
clock => datdint[7].CLK
clock => datdint[8].CLK
clock => datdint[9].CLK
clock => datdint[10].CLK
clock => datdint[11].CLK
clock => datdint[12].CLK
clock => datdint[13].CLK
clock => datdint[14].CLK
clock => datdint[15].CLK
clock => datcint[0].CLK
clock => datcint[1].CLK
clock => datcint[2].CLK
clock => datcint[3].CLK
clock => datcint[4].CLK
clock => datcint[5].CLK
clock => datcint[6].CLK
clock => datcint[7].CLK
clock => datcint[8].CLK
clock => datcint[9].CLK
clock => datcint[10].CLK
clock => datcint[11].CLK
clock => datcint[12].CLK
clock => datcint[13].CLK
clock => datcint[14].CLK
clock => datcint[15].CLK
clock => datbint[0].CLK
clock => datbint[1].CLK
clock => datbint[2].CLK
clock => datbint[3].CLK
clock => datbint[4].CLK
clock => datbint[5].CLK
clock => datbint[6].CLK
clock => datbint[7].CLK
clock => datbint[8].CLK
clock => datbint[9].CLK
clock => datbint[10].CLK
clock => datbint[11].CLK
clock => datbint[12].CLK
clock => datbint[13].CLK
clock => datbint[14].CLK
clock => datbint[15].CLK
clock => dataint[0].CLK
clock => dataint[1].CLK
clock => dataint[2].CLK
clock => dataint[3].CLK
clock => dataint[4].CLK
clock => dataint[5].CLK
clock => dataint[6].CLK
clock => dataint[7].CLK
clock => dataint[8].CLK
clock => dataint[9].CLK
clock => dataint[10].CLK
clock => dataint[11].CLK
clock => dataint[12].CLK
clock => dataint[13].CLK
clock => dataint[14].CLK
clock => dataint[15].CLK
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
aclr => aclr_i.IN0
user_aclr => aclr_i.IN1


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3
clock => alt_dspbuilder_AltMultConst:MultiplyAddi.clock
aclr => alt_dspbuilder_AltMultConst:MultiplyAddi.aclr
data1a[0] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[0]
data1a[1] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[1]
data1a[2] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[2]
data1a[3] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[3]
data1a[4] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[4]
data1a[5] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[5]
data1a[6] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[6]
data1a[7] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[7]
data1a[8] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[8]
data1a[9] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[9]
data1a[10] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[10]
data1a[11] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[11]
data1a[12] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[12]
data1a[13] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[13]
data1a[14] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[14]
data1a[15] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[15]
data2a[0] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[0]
data2a[1] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[1]
data2a[2] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[2]
data2a[3] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[3]
data2a[4] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[4]
data2a[5] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[5]
data2a[6] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[6]
data2a[7] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[7]
data2a[8] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[8]
data2a[9] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[9]
data2a[10] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[10]
data2a[11] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[11]
data2a[12] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[12]
data2a[13] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[13]
data2a[14] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[14]
data2a[15] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[15]
data3a[0] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[0]
data3a[1] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[1]
data3a[2] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[2]
data3a[3] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[3]
data3a[4] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[4]
data3a[5] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[5]
data3a[6] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[6]
data3a[7] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[7]
data3a[8] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[8]
data3a[9] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[9]
data3a[10] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[10]
data3a[11] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[11]
data3a[12] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[12]
data3a[13] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[13]
data3a[14] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[14]
data3a[15] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[15]
data4a[0] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[0]
data4a[1] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[1]
data4a[2] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[2]
data4a[3] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[3]
data4a[4] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[4]
data4a[5] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[5]
data4a[6] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[6]
data4a[7] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[7]
data4a[8] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[8]
data4a[9] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[9]
data4a[10] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[10]
data4a[11] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[11]
data4a[12] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[12]
data4a[13] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[13]
data4a[14] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[14]
data4a[15] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[15]
result[0] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[0]
result[1] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[1]
result[2] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[2]
result[3] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[3]
result[4] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[4]
result[5] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[5]
result[6] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[6]
result[7] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[7]
result[8] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[8]
result[9] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[9]
result[10] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[10]
result[11] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[11]
result[12] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[12]
result[13] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[13]
result[14] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[14]
result[15] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[15]
result[16] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[16]
result[17] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[17]
result[18] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[18]
result[19] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[19]
result[20] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[20]
result[21] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[21]
result[22] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[22]
result[23] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[23]
result[24] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[24]
result[25] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[25]
result[26] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[26]
result[27] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[27]
result[28] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[28]
result[29] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[29]
result[30] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[30]
result[31] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[31]
result[32] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[32]
result[33] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[33]
user_aclr => alt_dspbuilder_AltMultConst:MultiplyAddi.user_aclr
ena => alt_dspbuilder_AltMultConst:MultiplyAddi.ena


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNCEWIYG43:Multiply_Add3|alt_dspbuilder_AltMultConst:MultiplyAddi
datain[0] => dataint.DATAB
datain[1] => dataint.DATAB
datain[2] => dataint.DATAB
datain[3] => dataint.DATAB
datain[4] => dataint.DATAB
datain[5] => dataint.DATAB
datain[6] => dataint.DATAB
datain[7] => dataint.DATAB
datain[8] => dataint.DATAB
datain[9] => dataint.DATAB
datain[10] => dataint.DATAB
datain[11] => dataint.DATAB
datain[12] => dataint.DATAB
datain[13] => dataint.DATAB
datain[14] => dataint.DATAB
datain[15] => dataint.DATAB
datbin[0] => datbint.DATAB
datbin[1] => datbint.DATAB
datbin[2] => datbint.DATAB
datbin[3] => datbint.DATAB
datbin[4] => datbint.DATAB
datbin[5] => datbint.DATAB
datbin[6] => datbint.DATAB
datbin[7] => datbint.DATAB
datbin[8] => datbint.DATAB
datbin[9] => datbint.DATAB
datbin[10] => datbint.DATAB
datbin[11] => datbint.DATAB
datbin[12] => datbint.DATAB
datbin[13] => datbint.DATAB
datbin[14] => datbint.DATAB
datbin[15] => datbint.DATAB
datcin[0] => datcint.DATAB
datcin[1] => datcint.DATAB
datcin[2] => datcint.DATAB
datcin[3] => datcint.DATAB
datcin[4] => datcint.DATAB
datcin[5] => datcint.DATAB
datcin[6] => datcint.DATAB
datcin[7] => datcint.DATAB
datcin[8] => datcint.DATAB
datcin[9] => datcint.DATAB
datcin[10] => datcint.DATAB
datcin[11] => datcint.DATAB
datcin[12] => datcint.DATAB
datcin[13] => datcint.DATAB
datcin[14] => datcint.DATAB
datcin[15] => datcint.DATAB
datdin[0] => datdint.DATAB
datdin[1] => datdint.DATAB
datdin[2] => datdint.DATAB
datdin[3] => datdint.DATAB
datdin[4] => datdint.DATAB
datdin[5] => datdint.DATAB
datdin[6] => datdint.DATAB
datdin[7] => datdint.DATAB
datdin[8] => datdint.DATAB
datdin[9] => datdint.DATAB
datdin[10] => datdint.DATAB
datdin[11] => datdint.DATAB
datdin[12] => datdint.DATAB
datdin[13] => datdint.DATAB
datdin[14] => datdint.DATAB
datdin[15] => datdint.DATAB
dataout[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= result[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= result[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= result[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= result[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= result[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= result[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= result[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= result[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= result[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= result[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= result[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= result[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= result[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= result[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= result[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= result[31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= result[32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= result[33].DB_MAX_OUTPUT_PORT_TYPE
clock => result[0].CLK
clock => result[1].CLK
clock => result[2].CLK
clock => result[3].CLK
clock => result[4].CLK
clock => result[5].CLK
clock => result[6].CLK
clock => result[7].CLK
clock => result[8].CLK
clock => result[9].CLK
clock => result[10].CLK
clock => result[11].CLK
clock => result[12].CLK
clock => result[13].CLK
clock => result[14].CLK
clock => result[15].CLK
clock => result[16].CLK
clock => result[17].CLK
clock => result[18].CLK
clock => result[19].CLK
clock => result[20].CLK
clock => result[21].CLK
clock => result[22].CLK
clock => result[23].CLK
clock => result[24].CLK
clock => result[25].CLK
clock => result[26].CLK
clock => result[27].CLK
clock => result[28].CLK
clock => result[29].CLK
clock => result[30].CLK
clock => result[31].CLK
clock => result[32].CLK
clock => result[33].CLK
clock => DC3[0].CLK
clock => DC3[1].CLK
clock => DC3[2].CLK
clock => DC3[3].CLK
clock => DC3[4].CLK
clock => DC3[5].CLK
clock => DC3[6].CLK
clock => DC3[7].CLK
clock => DC3[8].CLK
clock => DC3[9].CLK
clock => DC3[10].CLK
clock => DC3[11].CLK
clock => DC3[12].CLK
clock => DC3[13].CLK
clock => DC3[14].CLK
clock => DC3[15].CLK
clock => DC3[16].CLK
clock => DC3[17].CLK
clock => DC3[18].CLK
clock => DC3[19].CLK
clock => DC3[20].CLK
clock => DC3[21].CLK
clock => DC3[22].CLK
clock => DC3[23].CLK
clock => DC3[24].CLK
clock => DC3[25].CLK
clock => DC3[26].CLK
clock => DC3[27].CLK
clock => DC3[28].CLK
clock => DC3[29].CLK
clock => DC3[30].CLK
clock => DC3[31].CLK
clock => CC2[0].CLK
clock => CC2[1].CLK
clock => CC2[2].CLK
clock => CC2[3].CLK
clock => CC2[4].CLK
clock => CC2[5].CLK
clock => CC2[6].CLK
clock => CC2[7].CLK
clock => CC2[8].CLK
clock => CC2[9].CLK
clock => CC2[10].CLK
clock => CC2[11].CLK
clock => CC2[12].CLK
clock => CC2[13].CLK
clock => CC2[14].CLK
clock => CC2[15].CLK
clock => CC2[16].CLK
clock => CC2[17].CLK
clock => CC2[18].CLK
clock => CC2[19].CLK
clock => CC2[20].CLK
clock => CC2[21].CLK
clock => CC2[22].CLK
clock => CC2[23].CLK
clock => CC2[24].CLK
clock => CC2[25].CLK
clock => CC2[26].CLK
clock => CC2[27].CLK
clock => CC2[28].CLK
clock => CC2[29].CLK
clock => CC2[30].CLK
clock => CC2[31].CLK
clock => BC1[0].CLK
clock => BC1[1].CLK
clock => BC1[2].CLK
clock => BC1[3].CLK
clock => BC1[4].CLK
clock => BC1[5].CLK
clock => BC1[6].CLK
clock => BC1[7].CLK
clock => BC1[8].CLK
clock => BC1[9].CLK
clock => BC1[10].CLK
clock => BC1[11].CLK
clock => BC1[12].CLK
clock => BC1[13].CLK
clock => BC1[14].CLK
clock => BC1[15].CLK
clock => BC1[16].CLK
clock => BC1[17].CLK
clock => BC1[18].CLK
clock => BC1[19].CLK
clock => BC1[20].CLK
clock => BC1[21].CLK
clock => BC1[22].CLK
clock => BC1[23].CLK
clock => BC1[24].CLK
clock => BC1[25].CLK
clock => BC1[26].CLK
clock => BC1[27].CLK
clock => BC1[28].CLK
clock => BC1[29].CLK
clock => BC1[30].CLK
clock => BC1[31].CLK
clock => AC0[0].CLK
clock => AC0[1].CLK
clock => AC0[2].CLK
clock => AC0[3].CLK
clock => AC0[4].CLK
clock => AC0[5].CLK
clock => AC0[6].CLK
clock => AC0[7].CLK
clock => AC0[8].CLK
clock => AC0[9].CLK
clock => AC0[10].CLK
clock => AC0[11].CLK
clock => AC0[12].CLK
clock => AC0[13].CLK
clock => AC0[14].CLK
clock => AC0[15].CLK
clock => AC0[16].CLK
clock => AC0[17].CLK
clock => AC0[18].CLK
clock => AC0[19].CLK
clock => AC0[20].CLK
clock => AC0[21].CLK
clock => AC0[22].CLK
clock => AC0[23].CLK
clock => AC0[24].CLK
clock => AC0[25].CLK
clock => AC0[26].CLK
clock => AC0[27].CLK
clock => AC0[28].CLK
clock => AC0[29].CLK
clock => AC0[30].CLK
clock => AC0[31].CLK
clock => datdint[0].CLK
clock => datdint[1].CLK
clock => datdint[2].CLK
clock => datdint[3].CLK
clock => datdint[4].CLK
clock => datdint[5].CLK
clock => datdint[6].CLK
clock => datdint[7].CLK
clock => datdint[8].CLK
clock => datdint[9].CLK
clock => datdint[10].CLK
clock => datdint[11].CLK
clock => datdint[12].CLK
clock => datdint[13].CLK
clock => datdint[14].CLK
clock => datdint[15].CLK
clock => datcint[0].CLK
clock => datcint[1].CLK
clock => datcint[2].CLK
clock => datcint[3].CLK
clock => datcint[4].CLK
clock => datcint[5].CLK
clock => datcint[6].CLK
clock => datcint[7].CLK
clock => datcint[8].CLK
clock => datcint[9].CLK
clock => datcint[10].CLK
clock => datcint[11].CLK
clock => datcint[12].CLK
clock => datcint[13].CLK
clock => datcint[14].CLK
clock => datcint[15].CLK
clock => datbint[0].CLK
clock => datbint[1].CLK
clock => datbint[2].CLK
clock => datbint[3].CLK
clock => datbint[4].CLK
clock => datbint[5].CLK
clock => datbint[6].CLK
clock => datbint[7].CLK
clock => datbint[8].CLK
clock => datbint[9].CLK
clock => datbint[10].CLK
clock => datbint[11].CLK
clock => datbint[12].CLK
clock => datbint[13].CLK
clock => datbint[14].CLK
clock => datbint[15].CLK
clock => dataint[0].CLK
clock => dataint[1].CLK
clock => dataint[2].CLK
clock => dataint[3].CLK
clock => dataint[4].CLK
clock => dataint[5].CLK
clock => dataint[6].CLK
clock => dataint[7].CLK
clock => dataint[8].CLK
clock => dataint[9].CLK
clock => dataint[10].CLK
clock => dataint[11].CLK
clock => dataint[12].CLK
clock => dataint[13].CLK
clock => dataint[14].CLK
clock => dataint[15].CLK
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
aclr => aclr_i.IN0
user_aclr => aclr_i.IN1


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In19_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4
clock => alt_dspbuilder_AltMultConst:MultiplyAddi.clock
aclr => alt_dspbuilder_AltMultConst:MultiplyAddi.aclr
data1a[0] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[0]
data1a[1] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[1]
data1a[2] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[2]
data1a[3] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[3]
data1a[4] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[4]
data1a[5] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[5]
data1a[6] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[6]
data1a[7] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[7]
data1a[8] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[8]
data1a[9] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[9]
data1a[10] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[10]
data1a[11] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[11]
data1a[12] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[12]
data1a[13] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[13]
data1a[14] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[14]
data1a[15] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[15]
data2a[0] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[0]
data2a[1] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[1]
data2a[2] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[2]
data2a[3] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[3]
data2a[4] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[4]
data2a[5] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[5]
data2a[6] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[6]
data2a[7] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[7]
data2a[8] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[8]
data2a[9] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[9]
data2a[10] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[10]
data2a[11] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[11]
data2a[12] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[12]
data2a[13] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[13]
data2a[14] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[14]
data2a[15] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[15]
data3a[0] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[0]
data3a[1] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[1]
data3a[2] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[2]
data3a[3] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[3]
data3a[4] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[4]
data3a[5] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[5]
data3a[6] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[6]
data3a[7] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[7]
data3a[8] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[8]
data3a[9] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[9]
data3a[10] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[10]
data3a[11] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[11]
data3a[12] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[12]
data3a[13] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[13]
data3a[14] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[14]
data3a[15] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[15]
data4a[0] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[0]
data4a[1] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[1]
data4a[2] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[2]
data4a[3] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[3]
data4a[4] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[4]
data4a[5] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[5]
data4a[6] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[6]
data4a[7] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[7]
data4a[8] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[8]
data4a[9] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[9]
data4a[10] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[10]
data4a[11] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[11]
data4a[12] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[12]
data4a[13] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[13]
data4a[14] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[14]
data4a[15] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[15]
result[0] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[0]
result[1] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[1]
result[2] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[2]
result[3] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[3]
result[4] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[4]
result[5] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[5]
result[6] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[6]
result[7] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[7]
result[8] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[8]
result[9] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[9]
result[10] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[10]
result[11] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[11]
result[12] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[12]
result[13] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[13]
result[14] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[14]
result[15] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[15]
result[16] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[16]
result[17] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[17]
result[18] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[18]
result[19] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[19]
result[20] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[20]
result[21] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[21]
result[22] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[22]
result[23] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[23]
result[24] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[24]
result[25] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[25]
result[26] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[26]
result[27] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[27]
result[28] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[28]
result[29] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[29]
result[30] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[30]
result[31] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[31]
result[32] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[32]
result[33] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[33]
user_aclr => alt_dspbuilder_AltMultConst:MultiplyAddi.user_aclr
ena => alt_dspbuilder_AltMultConst:MultiplyAddi.ena


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQU5CJA2Z:Multiply_Add4|alt_dspbuilder_AltMultConst:MultiplyAddi
datain[0] => dataint.DATAB
datain[1] => dataint.DATAB
datain[2] => dataint.DATAB
datain[3] => dataint.DATAB
datain[4] => dataint.DATAB
datain[5] => dataint.DATAB
datain[6] => dataint.DATAB
datain[7] => dataint.DATAB
datain[8] => dataint.DATAB
datain[9] => dataint.DATAB
datain[10] => dataint.DATAB
datain[11] => dataint.DATAB
datain[12] => dataint.DATAB
datain[13] => dataint.DATAB
datain[14] => dataint.DATAB
datain[15] => dataint.DATAB
datbin[0] => datbint.DATAB
datbin[1] => datbint.DATAB
datbin[2] => datbint.DATAB
datbin[3] => datbint.DATAB
datbin[4] => datbint.DATAB
datbin[5] => datbint.DATAB
datbin[6] => datbint.DATAB
datbin[7] => datbint.DATAB
datbin[8] => datbint.DATAB
datbin[9] => datbint.DATAB
datbin[10] => datbint.DATAB
datbin[11] => datbint.DATAB
datbin[12] => datbint.DATAB
datbin[13] => datbint.DATAB
datbin[14] => datbint.DATAB
datbin[15] => datbint.DATAB
datcin[0] => datcint.DATAB
datcin[1] => datcint.DATAB
datcin[2] => datcint.DATAB
datcin[3] => datcint.DATAB
datcin[4] => datcint.DATAB
datcin[5] => datcint.DATAB
datcin[6] => datcint.DATAB
datcin[7] => datcint.DATAB
datcin[8] => datcint.DATAB
datcin[9] => datcint.DATAB
datcin[10] => datcint.DATAB
datcin[11] => datcint.DATAB
datcin[12] => datcint.DATAB
datcin[13] => datcint.DATAB
datcin[14] => datcint.DATAB
datcin[15] => datcint.DATAB
datdin[0] => datdint.DATAB
datdin[1] => datdint.DATAB
datdin[2] => datdint.DATAB
datdin[3] => datdint.DATAB
datdin[4] => datdint.DATAB
datdin[5] => datdint.DATAB
datdin[6] => datdint.DATAB
datdin[7] => datdint.DATAB
datdin[8] => datdint.DATAB
datdin[9] => datdint.DATAB
datdin[10] => datdint.DATAB
datdin[11] => datdint.DATAB
datdin[12] => datdint.DATAB
datdin[13] => datdint.DATAB
datdin[14] => datdint.DATAB
datdin[15] => datdint.DATAB
dataout[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= result[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= result[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= result[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= result[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= result[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= result[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= result[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= result[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= result[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= result[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= result[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= result[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= result[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= result[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= result[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= result[31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= result[32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= result[33].DB_MAX_OUTPUT_PORT_TYPE
clock => result[0].CLK
clock => result[1].CLK
clock => result[2].CLK
clock => result[3].CLK
clock => result[4].CLK
clock => result[5].CLK
clock => result[6].CLK
clock => result[7].CLK
clock => result[8].CLK
clock => result[9].CLK
clock => result[10].CLK
clock => result[11].CLK
clock => result[12].CLK
clock => result[13].CLK
clock => result[14].CLK
clock => result[15].CLK
clock => result[16].CLK
clock => result[17].CLK
clock => result[18].CLK
clock => result[19].CLK
clock => result[20].CLK
clock => result[21].CLK
clock => result[22].CLK
clock => result[23].CLK
clock => result[24].CLK
clock => result[25].CLK
clock => result[26].CLK
clock => result[27].CLK
clock => result[28].CLK
clock => result[29].CLK
clock => result[30].CLK
clock => result[31].CLK
clock => result[32].CLK
clock => result[33].CLK
clock => DC3[0].CLK
clock => DC3[1].CLK
clock => DC3[2].CLK
clock => DC3[3].CLK
clock => DC3[4].CLK
clock => DC3[5].CLK
clock => DC3[6].CLK
clock => DC3[7].CLK
clock => DC3[8].CLK
clock => DC3[9].CLK
clock => DC3[10].CLK
clock => DC3[11].CLK
clock => DC3[12].CLK
clock => DC3[13].CLK
clock => DC3[14].CLK
clock => DC3[15].CLK
clock => DC3[16].CLK
clock => DC3[17].CLK
clock => DC3[18].CLK
clock => DC3[19].CLK
clock => DC3[20].CLK
clock => DC3[21].CLK
clock => DC3[22].CLK
clock => DC3[23].CLK
clock => DC3[24].CLK
clock => DC3[25].CLK
clock => DC3[26].CLK
clock => DC3[27].CLK
clock => DC3[28].CLK
clock => DC3[29].CLK
clock => DC3[30].CLK
clock => DC3[31].CLK
clock => CC2[0].CLK
clock => CC2[1].CLK
clock => CC2[2].CLK
clock => CC2[3].CLK
clock => CC2[4].CLK
clock => CC2[5].CLK
clock => CC2[6].CLK
clock => CC2[7].CLK
clock => CC2[8].CLK
clock => CC2[9].CLK
clock => CC2[10].CLK
clock => CC2[11].CLK
clock => CC2[12].CLK
clock => CC2[13].CLK
clock => CC2[14].CLK
clock => CC2[15].CLK
clock => CC2[16].CLK
clock => CC2[17].CLK
clock => CC2[18].CLK
clock => CC2[19].CLK
clock => CC2[20].CLK
clock => CC2[21].CLK
clock => CC2[22].CLK
clock => CC2[23].CLK
clock => CC2[24].CLK
clock => CC2[25].CLK
clock => CC2[26].CLK
clock => CC2[27].CLK
clock => CC2[28].CLK
clock => CC2[29].CLK
clock => CC2[30].CLK
clock => CC2[31].CLK
clock => BC1[0].CLK
clock => BC1[1].CLK
clock => BC1[2].CLK
clock => BC1[3].CLK
clock => BC1[4].CLK
clock => BC1[5].CLK
clock => BC1[6].CLK
clock => BC1[7].CLK
clock => BC1[8].CLK
clock => BC1[9].CLK
clock => BC1[10].CLK
clock => BC1[11].CLK
clock => BC1[12].CLK
clock => BC1[13].CLK
clock => BC1[14].CLK
clock => BC1[15].CLK
clock => BC1[16].CLK
clock => BC1[17].CLK
clock => BC1[18].CLK
clock => BC1[19].CLK
clock => BC1[20].CLK
clock => BC1[21].CLK
clock => BC1[22].CLK
clock => BC1[23].CLK
clock => BC1[24].CLK
clock => BC1[25].CLK
clock => BC1[26].CLK
clock => BC1[27].CLK
clock => BC1[28].CLK
clock => BC1[29].CLK
clock => BC1[30].CLK
clock => BC1[31].CLK
clock => AC0[0].CLK
clock => AC0[1].CLK
clock => AC0[2].CLK
clock => AC0[3].CLK
clock => AC0[4].CLK
clock => AC0[5].CLK
clock => AC0[6].CLK
clock => AC0[7].CLK
clock => AC0[8].CLK
clock => AC0[9].CLK
clock => AC0[10].CLK
clock => AC0[11].CLK
clock => AC0[12].CLK
clock => AC0[13].CLK
clock => AC0[14].CLK
clock => AC0[15].CLK
clock => AC0[16].CLK
clock => AC0[17].CLK
clock => AC0[18].CLK
clock => AC0[19].CLK
clock => AC0[20].CLK
clock => AC0[21].CLK
clock => AC0[22].CLK
clock => AC0[23].CLK
clock => AC0[24].CLK
clock => AC0[25].CLK
clock => AC0[26].CLK
clock => AC0[27].CLK
clock => AC0[28].CLK
clock => AC0[29].CLK
clock => AC0[30].CLK
clock => AC0[31].CLK
clock => datdint[0].CLK
clock => datdint[1].CLK
clock => datdint[2].CLK
clock => datdint[3].CLK
clock => datdint[4].CLK
clock => datdint[5].CLK
clock => datdint[6].CLK
clock => datdint[7].CLK
clock => datdint[8].CLK
clock => datdint[9].CLK
clock => datdint[10].CLK
clock => datdint[11].CLK
clock => datdint[12].CLK
clock => datdint[13].CLK
clock => datdint[14].CLK
clock => datdint[15].CLK
clock => datcint[0].CLK
clock => datcint[1].CLK
clock => datcint[2].CLK
clock => datcint[3].CLK
clock => datcint[4].CLK
clock => datcint[5].CLK
clock => datcint[6].CLK
clock => datcint[7].CLK
clock => datcint[8].CLK
clock => datcint[9].CLK
clock => datcint[10].CLK
clock => datcint[11].CLK
clock => datcint[12].CLK
clock => datcint[13].CLK
clock => datcint[14].CLK
clock => datcint[15].CLK
clock => datbint[0].CLK
clock => datbint[1].CLK
clock => datbint[2].CLK
clock => datbint[3].CLK
clock => datbint[4].CLK
clock => datbint[5].CLK
clock => datbint[6].CLK
clock => datbint[7].CLK
clock => datbint[8].CLK
clock => datbint[9].CLK
clock => datbint[10].CLK
clock => datbint[11].CLK
clock => datbint[12].CLK
clock => datbint[13].CLK
clock => datbint[14].CLK
clock => datbint[15].CLK
clock => dataint[0].CLK
clock => dataint[1].CLK
clock => dataint[2].CLK
clock => dataint[3].CLK
clock => dataint[4].CLK
clock => dataint[5].CLK
clock => dataint[6].CLK
clock => dataint[7].CLK
clock => dataint[8].CLK
clock => dataint[9].CLK
clock => dataint[10].CLK
clock => dataint[11].CLK
clock => dataint[12].CLK
clock => dataint[13].CLK
clock => dataint[14].CLK
clock => dataint[15].CLK
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
aclr => aclr_i.IN0
user_aclr => aclr_i.IN1


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In18_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In17_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In16_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In15_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In14_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add
clock => alt_dspbuilder_AltMultConst:MultiplyAddi.clock
aclr => alt_dspbuilder_AltMultConst:MultiplyAddi.aclr
data1a[0] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[0]
data1a[1] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[1]
data1a[2] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[2]
data1a[3] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[3]
data1a[4] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[4]
data1a[5] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[5]
data1a[6] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[6]
data1a[7] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[7]
data1a[8] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[8]
data1a[9] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[9]
data1a[10] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[10]
data1a[11] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[11]
data1a[12] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[12]
data1a[13] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[13]
data1a[14] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[14]
data1a[15] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[15]
data2a[0] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[0]
data2a[1] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[1]
data2a[2] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[2]
data2a[3] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[3]
data2a[4] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[4]
data2a[5] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[5]
data2a[6] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[6]
data2a[7] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[7]
data2a[8] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[8]
data2a[9] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[9]
data2a[10] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[10]
data2a[11] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[11]
data2a[12] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[12]
data2a[13] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[13]
data2a[14] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[14]
data2a[15] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[15]
data3a[0] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[0]
data3a[1] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[1]
data3a[2] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[2]
data3a[3] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[3]
data3a[4] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[4]
data3a[5] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[5]
data3a[6] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[6]
data3a[7] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[7]
data3a[8] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[8]
data3a[9] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[9]
data3a[10] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[10]
data3a[11] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[11]
data3a[12] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[12]
data3a[13] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[13]
data3a[14] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[14]
data3a[15] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[15]
data4a[0] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[0]
data4a[1] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[1]
data4a[2] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[2]
data4a[3] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[3]
data4a[4] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[4]
data4a[5] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[5]
data4a[6] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[6]
data4a[7] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[7]
data4a[8] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[8]
data4a[9] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[9]
data4a[10] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[10]
data4a[11] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[11]
data4a[12] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[12]
data4a[13] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[13]
data4a[14] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[14]
data4a[15] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[15]
result[0] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[0]
result[1] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[1]
result[2] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[2]
result[3] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[3]
result[4] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[4]
result[5] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[5]
result[6] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[6]
result[7] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[7]
result[8] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[8]
result[9] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[9]
result[10] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[10]
result[11] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[11]
result[12] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[12]
result[13] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[13]
result[14] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[14]
result[15] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[15]
result[16] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[16]
result[17] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[17]
result[18] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[18]
result[19] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[19]
result[20] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[20]
result[21] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[21]
result[22] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[22]
result[23] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[23]
result[24] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[24]
result[25] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[25]
result[26] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[26]
result[27] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[27]
result[28] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[28]
result[29] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[29]
result[30] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[30]
result[31] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[31]
result[32] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[32]
result[33] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[33]
user_aclr => alt_dspbuilder_AltMultConst:MultiplyAddi.user_aclr
ena => alt_dspbuilder_AltMultConst:MultiplyAddi.ena


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNQLBNWQEF:Multiply_Add|alt_dspbuilder_AltMultConst:MultiplyAddi
datain[0] => dataint.DATAB
datain[1] => dataint.DATAB
datain[2] => dataint.DATAB
datain[3] => dataint.DATAB
datain[4] => dataint.DATAB
datain[5] => dataint.DATAB
datain[6] => dataint.DATAB
datain[7] => dataint.DATAB
datain[8] => dataint.DATAB
datain[9] => dataint.DATAB
datain[10] => dataint.DATAB
datain[11] => dataint.DATAB
datain[12] => dataint.DATAB
datain[13] => dataint.DATAB
datain[14] => dataint.DATAB
datain[15] => dataint.DATAB
datbin[0] => datbint.DATAB
datbin[1] => datbint.DATAB
datbin[2] => datbint.DATAB
datbin[3] => datbint.DATAB
datbin[4] => datbint.DATAB
datbin[5] => datbint.DATAB
datbin[6] => datbint.DATAB
datbin[7] => datbint.DATAB
datbin[8] => datbint.DATAB
datbin[9] => datbint.DATAB
datbin[10] => datbint.DATAB
datbin[11] => datbint.DATAB
datbin[12] => datbint.DATAB
datbin[13] => datbint.DATAB
datbin[14] => datbint.DATAB
datbin[15] => datbint.DATAB
datcin[0] => datcint.DATAB
datcin[1] => datcint.DATAB
datcin[2] => datcint.DATAB
datcin[3] => datcint.DATAB
datcin[4] => datcint.DATAB
datcin[5] => datcint.DATAB
datcin[6] => datcint.DATAB
datcin[7] => datcint.DATAB
datcin[8] => datcint.DATAB
datcin[9] => datcint.DATAB
datcin[10] => datcint.DATAB
datcin[11] => datcint.DATAB
datcin[12] => datcint.DATAB
datcin[13] => datcint.DATAB
datcin[14] => datcint.DATAB
datcin[15] => datcint.DATAB
datdin[0] => datdint.DATAB
datdin[1] => datdint.DATAB
datdin[2] => datdint.DATAB
datdin[3] => datdint.DATAB
datdin[4] => datdint.DATAB
datdin[5] => datdint.DATAB
datdin[6] => datdint.DATAB
datdin[7] => datdint.DATAB
datdin[8] => datdint.DATAB
datdin[9] => datdint.DATAB
datdin[10] => datdint.DATAB
datdin[11] => datdint.DATAB
datdin[12] => datdint.DATAB
datdin[13] => datdint.DATAB
datdin[14] => datdint.DATAB
datdin[15] => datdint.DATAB
dataout[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= result[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= result[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= result[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= result[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= result[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= result[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= result[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= result[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= result[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= result[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= result[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= result[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= result[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= result[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= result[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= result[31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= result[32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= result[33].DB_MAX_OUTPUT_PORT_TYPE
clock => result[0].CLK
clock => result[1].CLK
clock => result[2].CLK
clock => result[3].CLK
clock => result[4].CLK
clock => result[5].CLK
clock => result[6].CLK
clock => result[7].CLK
clock => result[8].CLK
clock => result[9].CLK
clock => result[10].CLK
clock => result[11].CLK
clock => result[12].CLK
clock => result[13].CLK
clock => result[14].CLK
clock => result[15].CLK
clock => result[16].CLK
clock => result[17].CLK
clock => result[18].CLK
clock => result[19].CLK
clock => result[20].CLK
clock => result[21].CLK
clock => result[22].CLK
clock => result[23].CLK
clock => result[24].CLK
clock => result[25].CLK
clock => result[26].CLK
clock => result[27].CLK
clock => result[28].CLK
clock => result[29].CLK
clock => result[30].CLK
clock => result[31].CLK
clock => result[32].CLK
clock => result[33].CLK
clock => DC3[0].CLK
clock => DC3[1].CLK
clock => DC3[2].CLK
clock => DC3[3].CLK
clock => DC3[4].CLK
clock => DC3[5].CLK
clock => DC3[6].CLK
clock => DC3[7].CLK
clock => DC3[8].CLK
clock => DC3[9].CLK
clock => DC3[10].CLK
clock => DC3[11].CLK
clock => DC3[12].CLK
clock => DC3[13].CLK
clock => DC3[14].CLK
clock => DC3[15].CLK
clock => DC3[16].CLK
clock => DC3[17].CLK
clock => DC3[18].CLK
clock => DC3[19].CLK
clock => DC3[20].CLK
clock => DC3[21].CLK
clock => DC3[22].CLK
clock => DC3[23].CLK
clock => DC3[24].CLK
clock => DC3[25].CLK
clock => DC3[26].CLK
clock => DC3[27].CLK
clock => DC3[28].CLK
clock => DC3[29].CLK
clock => DC3[30].CLK
clock => DC3[31].CLK
clock => CC2[0].CLK
clock => CC2[1].CLK
clock => CC2[2].CLK
clock => CC2[3].CLK
clock => CC2[4].CLK
clock => CC2[5].CLK
clock => CC2[6].CLK
clock => CC2[7].CLK
clock => CC2[8].CLK
clock => CC2[9].CLK
clock => CC2[10].CLK
clock => CC2[11].CLK
clock => CC2[12].CLK
clock => CC2[13].CLK
clock => CC2[14].CLK
clock => CC2[15].CLK
clock => CC2[16].CLK
clock => CC2[17].CLK
clock => CC2[18].CLK
clock => CC2[19].CLK
clock => CC2[20].CLK
clock => CC2[21].CLK
clock => CC2[22].CLK
clock => CC2[23].CLK
clock => CC2[24].CLK
clock => CC2[25].CLK
clock => CC2[26].CLK
clock => CC2[27].CLK
clock => CC2[28].CLK
clock => CC2[29].CLK
clock => CC2[30].CLK
clock => CC2[31].CLK
clock => BC1[0].CLK
clock => BC1[1].CLK
clock => BC1[2].CLK
clock => BC1[3].CLK
clock => BC1[4].CLK
clock => BC1[5].CLK
clock => BC1[6].CLK
clock => BC1[7].CLK
clock => BC1[8].CLK
clock => BC1[9].CLK
clock => BC1[10].CLK
clock => BC1[11].CLK
clock => BC1[12].CLK
clock => BC1[13].CLK
clock => BC1[14].CLK
clock => BC1[15].CLK
clock => BC1[16].CLK
clock => BC1[17].CLK
clock => BC1[18].CLK
clock => BC1[19].CLK
clock => BC1[20].CLK
clock => BC1[21].CLK
clock => BC1[22].CLK
clock => BC1[23].CLK
clock => BC1[24].CLK
clock => BC1[25].CLK
clock => BC1[26].CLK
clock => BC1[27].CLK
clock => BC1[28].CLK
clock => BC1[29].CLK
clock => BC1[30].CLK
clock => BC1[31].CLK
clock => AC0[0].CLK
clock => AC0[1].CLK
clock => AC0[2].CLK
clock => AC0[3].CLK
clock => AC0[4].CLK
clock => AC0[5].CLK
clock => AC0[6].CLK
clock => AC0[7].CLK
clock => AC0[8].CLK
clock => AC0[9].CLK
clock => AC0[10].CLK
clock => AC0[11].CLK
clock => AC0[12].CLK
clock => AC0[13].CLK
clock => AC0[14].CLK
clock => AC0[15].CLK
clock => AC0[16].CLK
clock => AC0[17].CLK
clock => AC0[18].CLK
clock => AC0[19].CLK
clock => AC0[20].CLK
clock => AC0[21].CLK
clock => AC0[22].CLK
clock => AC0[23].CLK
clock => AC0[24].CLK
clock => AC0[25].CLK
clock => AC0[26].CLK
clock => AC0[27].CLK
clock => AC0[28].CLK
clock => AC0[29].CLK
clock => AC0[30].CLK
clock => AC0[31].CLK
clock => datdint[0].CLK
clock => datdint[1].CLK
clock => datdint[2].CLK
clock => datdint[3].CLK
clock => datdint[4].CLK
clock => datdint[5].CLK
clock => datdint[6].CLK
clock => datdint[7].CLK
clock => datdint[8].CLK
clock => datdint[9].CLK
clock => datdint[10].CLK
clock => datdint[11].CLK
clock => datdint[12].CLK
clock => datdint[13].CLK
clock => datdint[14].CLK
clock => datdint[15].CLK
clock => datcint[0].CLK
clock => datcint[1].CLK
clock => datcint[2].CLK
clock => datcint[3].CLK
clock => datcint[4].CLK
clock => datcint[5].CLK
clock => datcint[6].CLK
clock => datcint[7].CLK
clock => datcint[8].CLK
clock => datcint[9].CLK
clock => datcint[10].CLK
clock => datcint[11].CLK
clock => datcint[12].CLK
clock => datcint[13].CLK
clock => datcint[14].CLK
clock => datcint[15].CLK
clock => datbint[0].CLK
clock => datbint[1].CLK
clock => datbint[2].CLK
clock => datbint[3].CLK
clock => datbint[4].CLK
clock => datbint[5].CLK
clock => datbint[6].CLK
clock => datbint[7].CLK
clock => datbint[8].CLK
clock => datbint[9].CLK
clock => datbint[10].CLK
clock => datbint[11].CLK
clock => datbint[12].CLK
clock => datbint[13].CLK
clock => datbint[14].CLK
clock => datbint[15].CLK
clock => dataint[0].CLK
clock => dataint[1].CLK
clock => dataint[2].CLK
clock => dataint[3].CLK
clock => dataint[4].CLK
clock => dataint[5].CLK
clock => dataint[6].CLK
clock => dataint[7].CLK
clock => dataint[8].CLK
clock => dataint[9].CLK
clock => dataint[10].CLK
clock => dataint[11].CLK
clock => dataint[12].CLK
clock => dataint[13].CLK
clock => dataint[14].CLK
clock => dataint[15].CLK
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
aclr => aclr_i.IN0
user_aclr => aclr_i.IN1


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1
clock => alt_dspbuilder_AltMultConst:MultiplyAddi.clock
aclr => alt_dspbuilder_AltMultConst:MultiplyAddi.aclr
data1a[0] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[0]
data1a[1] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[1]
data1a[2] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[2]
data1a[3] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[3]
data1a[4] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[4]
data1a[5] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[5]
data1a[6] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[6]
data1a[7] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[7]
data1a[8] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[8]
data1a[9] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[9]
data1a[10] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[10]
data1a[11] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[11]
data1a[12] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[12]
data1a[13] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[13]
data1a[14] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[14]
data1a[15] => alt_dspbuilder_AltMultConst:MultiplyAddi.datain[15]
data2a[0] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[0]
data2a[1] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[1]
data2a[2] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[2]
data2a[3] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[3]
data2a[4] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[4]
data2a[5] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[5]
data2a[6] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[6]
data2a[7] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[7]
data2a[8] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[8]
data2a[9] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[9]
data2a[10] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[10]
data2a[11] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[11]
data2a[12] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[12]
data2a[13] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[13]
data2a[14] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[14]
data2a[15] => alt_dspbuilder_AltMultConst:MultiplyAddi.datbin[15]
data3a[0] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[0]
data3a[1] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[1]
data3a[2] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[2]
data3a[3] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[3]
data3a[4] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[4]
data3a[5] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[5]
data3a[6] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[6]
data3a[7] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[7]
data3a[8] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[8]
data3a[9] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[9]
data3a[10] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[10]
data3a[11] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[11]
data3a[12] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[12]
data3a[13] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[13]
data3a[14] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[14]
data3a[15] => alt_dspbuilder_AltMultConst:MultiplyAddi.datcin[15]
data4a[0] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[0]
data4a[1] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[1]
data4a[2] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[2]
data4a[3] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[3]
data4a[4] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[4]
data4a[5] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[5]
data4a[6] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[6]
data4a[7] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[7]
data4a[8] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[8]
data4a[9] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[9]
data4a[10] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[10]
data4a[11] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[11]
data4a[12] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[12]
data4a[13] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[13]
data4a[14] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[14]
data4a[15] => alt_dspbuilder_AltMultConst:MultiplyAddi.datdin[15]
result[0] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[0]
result[1] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[1]
result[2] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[2]
result[3] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[3]
result[4] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[4]
result[5] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[5]
result[6] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[6]
result[7] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[7]
result[8] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[8]
result[9] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[9]
result[10] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[10]
result[11] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[11]
result[12] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[12]
result[13] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[13]
result[14] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[14]
result[15] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[15]
result[16] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[16]
result[17] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[17]
result[18] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[18]
result[19] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[19]
result[20] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[20]
result[21] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[21]
result[22] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[22]
result[23] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[23]
result[24] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[24]
result[25] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[25]
result[26] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[26]
result[27] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[27]
result[28] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[28]
result[29] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[29]
result[30] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[30]
result[31] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[31]
result[32] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[32]
result[33] <= alt_dspbuilder_AltMultConst:MultiplyAddi.dataout[33]
user_aclr => alt_dspbuilder_AltMultConst:MultiplyAddi.user_aclr
ena => alt_dspbuilder_AltMultConst:MultiplyAddi.ena


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_multiply_add_GNKCGS47P2:Multiply_Add1|alt_dspbuilder_AltMultConst:MultiplyAddi
datain[0] => dataint.DATAB
datain[1] => dataint.DATAB
datain[2] => dataint.DATAB
datain[3] => dataint.DATAB
datain[4] => dataint.DATAB
datain[5] => dataint.DATAB
datain[6] => dataint.DATAB
datain[7] => dataint.DATAB
datain[8] => dataint.DATAB
datain[9] => dataint.DATAB
datain[10] => dataint.DATAB
datain[11] => dataint.DATAB
datain[12] => dataint.DATAB
datain[13] => dataint.DATAB
datain[14] => dataint.DATAB
datain[15] => dataint.DATAB
datbin[0] => datbint.DATAB
datbin[1] => datbint.DATAB
datbin[2] => datbint.DATAB
datbin[3] => datbint.DATAB
datbin[4] => datbint.DATAB
datbin[5] => datbint.DATAB
datbin[6] => datbint.DATAB
datbin[7] => datbint.DATAB
datbin[8] => datbint.DATAB
datbin[9] => datbint.DATAB
datbin[10] => datbint.DATAB
datbin[11] => datbint.DATAB
datbin[12] => datbint.DATAB
datbin[13] => datbint.DATAB
datbin[14] => datbint.DATAB
datbin[15] => datbint.DATAB
datcin[0] => datcint.DATAB
datcin[1] => datcint.DATAB
datcin[2] => datcint.DATAB
datcin[3] => datcint.DATAB
datcin[4] => datcint.DATAB
datcin[5] => datcint.DATAB
datcin[6] => datcint.DATAB
datcin[7] => datcint.DATAB
datcin[8] => datcint.DATAB
datcin[9] => datcint.DATAB
datcin[10] => datcint.DATAB
datcin[11] => datcint.DATAB
datcin[12] => datcint.DATAB
datcin[13] => datcint.DATAB
datcin[14] => datcint.DATAB
datcin[15] => datcint.DATAB
datdin[0] => datdint.DATAB
datdin[1] => datdint.DATAB
datdin[2] => datdint.DATAB
datdin[3] => datdint.DATAB
datdin[4] => datdint.DATAB
datdin[5] => datdint.DATAB
datdin[6] => datdint.DATAB
datdin[7] => datdint.DATAB
datdin[8] => datdint.DATAB
datdin[9] => datdint.DATAB
datdin[10] => datdint.DATAB
datdin[11] => datdint.DATAB
datdin[12] => datdint.DATAB
datdin[13] => datdint.DATAB
datdin[14] => datdint.DATAB
datdin[15] => datdint.DATAB
dataout[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= result[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= result[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= result[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= result[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= result[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= result[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= result[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= result[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= result[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= result[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= result[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= result[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= result[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= result[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= result[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= result[31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= result[32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= result[33].DB_MAX_OUTPUT_PORT_TYPE
clock => result[0].CLK
clock => result[1].CLK
clock => result[2].CLK
clock => result[3].CLK
clock => result[4].CLK
clock => result[5].CLK
clock => result[6].CLK
clock => result[7].CLK
clock => result[8].CLK
clock => result[9].CLK
clock => result[10].CLK
clock => result[11].CLK
clock => result[12].CLK
clock => result[13].CLK
clock => result[14].CLK
clock => result[15].CLK
clock => result[16].CLK
clock => result[17].CLK
clock => result[18].CLK
clock => result[19].CLK
clock => result[20].CLK
clock => result[21].CLK
clock => result[22].CLK
clock => result[23].CLK
clock => result[24].CLK
clock => result[25].CLK
clock => result[26].CLK
clock => result[27].CLK
clock => result[28].CLK
clock => result[29].CLK
clock => result[30].CLK
clock => result[31].CLK
clock => result[32].CLK
clock => result[33].CLK
clock => DC3[0].CLK
clock => DC3[1].CLK
clock => DC3[2].CLK
clock => DC3[3].CLK
clock => DC3[4].CLK
clock => DC3[5].CLK
clock => DC3[6].CLK
clock => DC3[7].CLK
clock => DC3[8].CLK
clock => DC3[9].CLK
clock => DC3[10].CLK
clock => DC3[11].CLK
clock => DC3[12].CLK
clock => DC3[13].CLK
clock => DC3[14].CLK
clock => DC3[15].CLK
clock => DC3[16].CLK
clock => DC3[17].CLK
clock => DC3[18].CLK
clock => DC3[19].CLK
clock => DC3[20].CLK
clock => DC3[21].CLK
clock => DC3[22].CLK
clock => DC3[23].CLK
clock => DC3[24].CLK
clock => DC3[25].CLK
clock => DC3[26].CLK
clock => DC3[27].CLK
clock => DC3[28].CLK
clock => DC3[29].CLK
clock => DC3[30].CLK
clock => DC3[31].CLK
clock => CC2[0].CLK
clock => CC2[1].CLK
clock => CC2[2].CLK
clock => CC2[3].CLK
clock => CC2[4].CLK
clock => CC2[5].CLK
clock => CC2[6].CLK
clock => CC2[7].CLK
clock => CC2[8].CLK
clock => CC2[9].CLK
clock => CC2[10].CLK
clock => CC2[11].CLK
clock => CC2[12].CLK
clock => CC2[13].CLK
clock => CC2[14].CLK
clock => CC2[15].CLK
clock => CC2[16].CLK
clock => CC2[17].CLK
clock => CC2[18].CLK
clock => CC2[19].CLK
clock => CC2[20].CLK
clock => CC2[21].CLK
clock => CC2[22].CLK
clock => CC2[23].CLK
clock => CC2[24].CLK
clock => CC2[25].CLK
clock => CC2[26].CLK
clock => CC2[27].CLK
clock => CC2[28].CLK
clock => CC2[29].CLK
clock => CC2[30].CLK
clock => CC2[31].CLK
clock => BC1[0].CLK
clock => BC1[1].CLK
clock => BC1[2].CLK
clock => BC1[3].CLK
clock => BC1[4].CLK
clock => BC1[5].CLK
clock => BC1[6].CLK
clock => BC1[7].CLK
clock => BC1[8].CLK
clock => BC1[9].CLK
clock => BC1[10].CLK
clock => BC1[11].CLK
clock => BC1[12].CLK
clock => BC1[13].CLK
clock => BC1[14].CLK
clock => BC1[15].CLK
clock => BC1[16].CLK
clock => BC1[17].CLK
clock => BC1[18].CLK
clock => BC1[19].CLK
clock => BC1[20].CLK
clock => BC1[21].CLK
clock => BC1[22].CLK
clock => BC1[23].CLK
clock => BC1[24].CLK
clock => BC1[25].CLK
clock => BC1[26].CLK
clock => BC1[27].CLK
clock => BC1[28].CLK
clock => BC1[29].CLK
clock => BC1[30].CLK
clock => BC1[31].CLK
clock => AC0[0].CLK
clock => AC0[1].CLK
clock => AC0[2].CLK
clock => AC0[3].CLK
clock => AC0[4].CLK
clock => AC0[5].CLK
clock => AC0[6].CLK
clock => AC0[7].CLK
clock => AC0[8].CLK
clock => AC0[9].CLK
clock => AC0[10].CLK
clock => AC0[11].CLK
clock => AC0[12].CLK
clock => AC0[13].CLK
clock => AC0[14].CLK
clock => AC0[15].CLK
clock => AC0[16].CLK
clock => AC0[17].CLK
clock => AC0[18].CLK
clock => AC0[19].CLK
clock => AC0[20].CLK
clock => AC0[21].CLK
clock => AC0[22].CLK
clock => AC0[23].CLK
clock => AC0[24].CLK
clock => AC0[25].CLK
clock => AC0[26].CLK
clock => AC0[27].CLK
clock => AC0[28].CLK
clock => AC0[29].CLK
clock => AC0[30].CLK
clock => AC0[31].CLK
clock => datdint[0].CLK
clock => datdint[1].CLK
clock => datdint[2].CLK
clock => datdint[3].CLK
clock => datdint[4].CLK
clock => datdint[5].CLK
clock => datdint[6].CLK
clock => datdint[7].CLK
clock => datdint[8].CLK
clock => datdint[9].CLK
clock => datdint[10].CLK
clock => datdint[11].CLK
clock => datdint[12].CLK
clock => datdint[13].CLK
clock => datdint[14].CLK
clock => datdint[15].CLK
clock => datcint[0].CLK
clock => datcint[1].CLK
clock => datcint[2].CLK
clock => datcint[3].CLK
clock => datcint[4].CLK
clock => datcint[5].CLK
clock => datcint[6].CLK
clock => datcint[7].CLK
clock => datcint[8].CLK
clock => datcint[9].CLK
clock => datcint[10].CLK
clock => datcint[11].CLK
clock => datcint[12].CLK
clock => datcint[13].CLK
clock => datcint[14].CLK
clock => datcint[15].CLK
clock => datbint[0].CLK
clock => datbint[1].CLK
clock => datbint[2].CLK
clock => datbint[3].CLK
clock => datbint[4].CLK
clock => datbint[5].CLK
clock => datbint[6].CLK
clock => datbint[7].CLK
clock => datbint[8].CLK
clock => datbint[9].CLK
clock => datbint[10].CLK
clock => datbint[11].CLK
clock => datbint[12].CLK
clock => datbint[13].CLK
clock => datbint[14].CLK
clock => datbint[15].CLK
clock => dataint[0].CLK
clock => dataint[1].CLK
clock => dataint[2].CLK
clock => dataint[3].CLK
clock => dataint[4].CLK
clock => dataint[5].CLK
clock => dataint[6].CLK
clock => dataint[7].CLK
clock => dataint[8].CLK
clock => dataint[9].CLK
clock => dataint[10].CLK
clock => dataint[11].CLK
clock => dataint[12].CLK
clock => dataint[13].CLK
clock => dataint[14].CLK
clock => dataint[15].CLK
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => dataint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datbint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datcint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => datdint.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => AC0.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => BC1.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => CC2.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => DC3.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
ena => result.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => dataint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datbint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datcint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => datdint.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => AC0.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => BC1.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => CC2.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => DC3.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
sclr => result.OUTPUTSELECT
aclr => aclr_i.IN0
user_aclr => aclr_i.IN1


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In13_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In12_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In11_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_port_GNKA4WYH6P:In10_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor
clock => alt_dspbuilder_SAdderSub:adder_1_1.clock
clock => alt_dspbuilder_SAdderSub:adder_1_2.clock
clock => alt_dspbuilder_SAdderSub:adder_1_3.clock
clock => alt_dspbuilder_SAdderSub:adder_2_1.clock
clock => alt_dspbuilder_SAdderSub:adder_2_2.clock
clock => alt_dspbuilder_SAdderSub:adder_3_1.clock
aclr => alt_dspbuilder_SAdderSub:adder_1_1.aclr
aclr => alt_dspbuilder_SAdderSub:adder_1_2.aclr
aclr => alt_dspbuilder_SAdderSub:adder_1_3.aclr
aclr => alt_dspbuilder_SAdderSub:adder_2_1.aclr
aclr => alt_dspbuilder_SAdderSub:adder_2_2.aclr
aclr => alt_dspbuilder_SAdderSub:adder_3_1.aclr
result[0] <= alt_dspbuilder_SAdderSub:adder_3_1.result[0]
result[1] <= alt_dspbuilder_SAdderSub:adder_3_1.result[1]
result[2] <= alt_dspbuilder_SAdderSub:adder_3_1.result[2]
result[3] <= alt_dspbuilder_SAdderSub:adder_3_1.result[3]
result[4] <= alt_dspbuilder_SAdderSub:adder_3_1.result[4]
result[5] <= alt_dspbuilder_SAdderSub:adder_3_1.result[5]
result[6] <= alt_dspbuilder_SAdderSub:adder_3_1.result[6]
result[7] <= alt_dspbuilder_SAdderSub:adder_3_1.result[7]
result[8] <= alt_dspbuilder_SAdderSub:adder_3_1.result[8]
result[9] <= alt_dspbuilder_SAdderSub:adder_3_1.result[9]
result[10] <= alt_dspbuilder_SAdderSub:adder_3_1.result[10]
result[11] <= alt_dspbuilder_SAdderSub:adder_3_1.result[11]
result[12] <= alt_dspbuilder_SAdderSub:adder_3_1.result[12]
result[13] <= alt_dspbuilder_SAdderSub:adder_3_1.result[13]
result[14] <= alt_dspbuilder_SAdderSub:adder_3_1.result[14]
result[15] <= alt_dspbuilder_SAdderSub:adder_3_1.result[15]
result[16] <= alt_dspbuilder_SAdderSub:adder_3_1.result[16]
result[17] <= alt_dspbuilder_SAdderSub:adder_3_1.result[17]
result[18] <= alt_dspbuilder_SAdderSub:adder_3_1.result[18]
result[19] <= alt_dspbuilder_SAdderSub:adder_3_1.result[19]
result[20] <= alt_dspbuilder_SAdderSub:adder_3_1.result[20]
result[21] <= alt_dspbuilder_SAdderSub:adder_3_1.result[21]
result[22] <= alt_dspbuilder_SAdderSub:adder_3_1.result[22]
result[23] <= alt_dspbuilder_SAdderSub:adder_3_1.result[23]
result[24] <= alt_dspbuilder_SAdderSub:adder_3_1.result[24]
result[25] <= alt_dspbuilder_SAdderSub:adder_3_1.result[25]
result[26] <= alt_dspbuilder_SAdderSub:adder_3_1.result[26]
result[27] <= alt_dspbuilder_SAdderSub:adder_3_1.result[27]
result[28] <= alt_dspbuilder_SAdderSub:adder_3_1.result[28]
result[29] <= alt_dspbuilder_SAdderSub:adder_3_1.result[29]
result[30] <= alt_dspbuilder_SAdderSub:adder_3_1.result[30]
result[31] <= alt_dspbuilder_SAdderSub:adder_3_1.result[31]
result[32] <= alt_dspbuilder_SAdderSub:adder_3_1.result[32]
result[33] <= alt_dspbuilder_SAdderSub:adder_3_1.result[33]
result[34] <= alt_dspbuilder_SAdderSub:adder_3_1.result[34]
result[35] <= alt_dspbuilder_SAdderSub:adder_3_1.result[35]
result[36] <= alt_dspbuilder_SAdderSub:adder_3_1.result[36]
user_aclr => alt_dspbuilder_SAdderSub:adder_1_1.user_aclr
user_aclr => alt_dspbuilder_SAdderSub:adder_1_2.user_aclr
user_aclr => alt_dspbuilder_SAdderSub:adder_1_3.user_aclr
user_aclr => alt_dspbuilder_SAdderSub:adder_2_1.user_aclr
user_aclr => alt_dspbuilder_SAdderSub:adder_2_2.user_aclr
user_aclr => alt_dspbuilder_SAdderSub:adder_3_1.user_aclr
ena => alt_dspbuilder_SAdderSub:adder_1_1.ena
ena => alt_dspbuilder_SAdderSub:adder_1_2.ena
ena => alt_dspbuilder_SAdderSub:adder_1_3.ena
ena => alt_dspbuilder_SAdderSub:adder_2_1.ena
ena => alt_dspbuilder_SAdderSub:adder_2_2.ena
ena => alt_dspbuilder_SAdderSub:adder_3_1.ena
data0[0] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[0]
data0[1] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[1]
data0[2] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[2]
data0[3] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[3]
data0[4] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[4]
data0[5] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[5]
data0[6] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[6]
data0[7] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[7]
data0[8] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[8]
data0[9] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[9]
data0[10] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[10]
data0[11] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[11]
data0[12] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[12]
data0[13] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[13]
data0[14] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[14]
data0[15] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[15]
data0[16] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[16]
data0[17] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[17]
data0[18] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[18]
data0[19] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[19]
data0[20] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[20]
data0[21] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[21]
data0[22] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[22]
data0[23] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[23]
data0[24] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[24]
data0[25] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[25]
data0[26] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[26]
data0[27] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[27]
data0[28] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[28]
data0[29] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[29]
data0[30] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[30]
data0[31] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[31]
data0[32] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[32]
data0[33] => alt_dspbuilder_SAdderSub:adder_1_1.dataa[33]
data1[0] => alt_dspbuilder_SAdderSub:adder_1_1.datab[0]
data1[1] => alt_dspbuilder_SAdderSub:adder_1_1.datab[1]
data1[2] => alt_dspbuilder_SAdderSub:adder_1_1.datab[2]
data1[3] => alt_dspbuilder_SAdderSub:adder_1_1.datab[3]
data1[4] => alt_dspbuilder_SAdderSub:adder_1_1.datab[4]
data1[5] => alt_dspbuilder_SAdderSub:adder_1_1.datab[5]
data1[6] => alt_dspbuilder_SAdderSub:adder_1_1.datab[6]
data1[7] => alt_dspbuilder_SAdderSub:adder_1_1.datab[7]
data1[8] => alt_dspbuilder_SAdderSub:adder_1_1.datab[8]
data1[9] => alt_dspbuilder_SAdderSub:adder_1_1.datab[9]
data1[10] => alt_dspbuilder_SAdderSub:adder_1_1.datab[10]
data1[11] => alt_dspbuilder_SAdderSub:adder_1_1.datab[11]
data1[12] => alt_dspbuilder_SAdderSub:adder_1_1.datab[12]
data1[13] => alt_dspbuilder_SAdderSub:adder_1_1.datab[13]
data1[14] => alt_dspbuilder_SAdderSub:adder_1_1.datab[14]
data1[15] => alt_dspbuilder_SAdderSub:adder_1_1.datab[15]
data1[16] => alt_dspbuilder_SAdderSub:adder_1_1.datab[16]
data1[17] => alt_dspbuilder_SAdderSub:adder_1_1.datab[17]
data1[18] => alt_dspbuilder_SAdderSub:adder_1_1.datab[18]
data1[19] => alt_dspbuilder_SAdderSub:adder_1_1.datab[19]
data1[20] => alt_dspbuilder_SAdderSub:adder_1_1.datab[20]
data1[21] => alt_dspbuilder_SAdderSub:adder_1_1.datab[21]
data1[22] => alt_dspbuilder_SAdderSub:adder_1_1.datab[22]
data1[23] => alt_dspbuilder_SAdderSub:adder_1_1.datab[23]
data1[24] => alt_dspbuilder_SAdderSub:adder_1_1.datab[24]
data1[25] => alt_dspbuilder_SAdderSub:adder_1_1.datab[25]
data1[26] => alt_dspbuilder_SAdderSub:adder_1_1.datab[26]
data1[27] => alt_dspbuilder_SAdderSub:adder_1_1.datab[27]
data1[28] => alt_dspbuilder_SAdderSub:adder_1_1.datab[28]
data1[29] => alt_dspbuilder_SAdderSub:adder_1_1.datab[29]
data1[30] => alt_dspbuilder_SAdderSub:adder_1_1.datab[30]
data1[31] => alt_dspbuilder_SAdderSub:adder_1_1.datab[31]
data1[32] => alt_dspbuilder_SAdderSub:adder_1_1.datab[32]
data1[33] => alt_dspbuilder_SAdderSub:adder_1_1.datab[33]
data2[0] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[0]
data2[1] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[1]
data2[2] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[2]
data2[3] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[3]
data2[4] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[4]
data2[5] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[5]
data2[6] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[6]
data2[7] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[7]
data2[8] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[8]
data2[9] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[9]
data2[10] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[10]
data2[11] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[11]
data2[12] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[12]
data2[13] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[13]
data2[14] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[14]
data2[15] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[15]
data2[16] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[16]
data2[17] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[17]
data2[18] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[18]
data2[19] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[19]
data2[20] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[20]
data2[21] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[21]
data2[22] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[22]
data2[23] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[23]
data2[24] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[24]
data2[25] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[25]
data2[26] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[26]
data2[27] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[27]
data2[28] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[28]
data2[29] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[29]
data2[30] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[30]
data2[31] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[31]
data2[32] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[32]
data2[33] => alt_dspbuilder_SAdderSub:adder_1_2.dataa[33]
data3[0] => alt_dspbuilder_SAdderSub:adder_1_2.datab[0]
data3[1] => alt_dspbuilder_SAdderSub:adder_1_2.datab[1]
data3[2] => alt_dspbuilder_SAdderSub:adder_1_2.datab[2]
data3[3] => alt_dspbuilder_SAdderSub:adder_1_2.datab[3]
data3[4] => alt_dspbuilder_SAdderSub:adder_1_2.datab[4]
data3[5] => alt_dspbuilder_SAdderSub:adder_1_2.datab[5]
data3[6] => alt_dspbuilder_SAdderSub:adder_1_2.datab[6]
data3[7] => alt_dspbuilder_SAdderSub:adder_1_2.datab[7]
data3[8] => alt_dspbuilder_SAdderSub:adder_1_2.datab[8]
data3[9] => alt_dspbuilder_SAdderSub:adder_1_2.datab[9]
data3[10] => alt_dspbuilder_SAdderSub:adder_1_2.datab[10]
data3[11] => alt_dspbuilder_SAdderSub:adder_1_2.datab[11]
data3[12] => alt_dspbuilder_SAdderSub:adder_1_2.datab[12]
data3[13] => alt_dspbuilder_SAdderSub:adder_1_2.datab[13]
data3[14] => alt_dspbuilder_SAdderSub:adder_1_2.datab[14]
data3[15] => alt_dspbuilder_SAdderSub:adder_1_2.datab[15]
data3[16] => alt_dspbuilder_SAdderSub:adder_1_2.datab[16]
data3[17] => alt_dspbuilder_SAdderSub:adder_1_2.datab[17]
data3[18] => alt_dspbuilder_SAdderSub:adder_1_2.datab[18]
data3[19] => alt_dspbuilder_SAdderSub:adder_1_2.datab[19]
data3[20] => alt_dspbuilder_SAdderSub:adder_1_2.datab[20]
data3[21] => alt_dspbuilder_SAdderSub:adder_1_2.datab[21]
data3[22] => alt_dspbuilder_SAdderSub:adder_1_2.datab[22]
data3[23] => alt_dspbuilder_SAdderSub:adder_1_2.datab[23]
data3[24] => alt_dspbuilder_SAdderSub:adder_1_2.datab[24]
data3[25] => alt_dspbuilder_SAdderSub:adder_1_2.datab[25]
data3[26] => alt_dspbuilder_SAdderSub:adder_1_2.datab[26]
data3[27] => alt_dspbuilder_SAdderSub:adder_1_2.datab[27]
data3[28] => alt_dspbuilder_SAdderSub:adder_1_2.datab[28]
data3[29] => alt_dspbuilder_SAdderSub:adder_1_2.datab[29]
data3[30] => alt_dspbuilder_SAdderSub:adder_1_2.datab[30]
data3[31] => alt_dspbuilder_SAdderSub:adder_1_2.datab[31]
data3[32] => alt_dspbuilder_SAdderSub:adder_1_2.datab[32]
data3[33] => alt_dspbuilder_SAdderSub:adder_1_2.datab[33]
data4[0] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[0]
data4[1] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[1]
data4[2] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[2]
data4[3] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[3]
data4[4] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[4]
data4[5] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[5]
data4[6] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[6]
data4[7] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[7]
data4[8] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[8]
data4[9] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[9]
data4[10] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[10]
data4[11] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[11]
data4[12] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[12]
data4[13] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[13]
data4[14] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[14]
data4[15] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[15]
data4[16] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[16]
data4[17] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[17]
data4[18] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[18]
data4[19] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[19]
data4[20] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[20]
data4[21] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[21]
data4[22] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[22]
data4[23] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[23]
data4[24] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[24]
data4[25] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[25]
data4[26] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[26]
data4[27] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[27]
data4[28] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[28]
data4[29] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[29]
data4[30] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[30]
data4[31] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[31]
data4[32] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[32]
data4[33] => alt_dspbuilder_SAdderSub:adder_1_3.dataa[33]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1
dataa[0] => LPM_ADD_SUB:pip:genaa:U0.DATAA[0]
dataa[1] => LPM_ADD_SUB:pip:genaa:U0.DATAA[1]
dataa[2] => LPM_ADD_SUB:pip:genaa:U0.DATAA[2]
dataa[3] => LPM_ADD_SUB:pip:genaa:U0.DATAA[3]
dataa[4] => LPM_ADD_SUB:pip:genaa:U0.DATAA[4]
dataa[5] => LPM_ADD_SUB:pip:genaa:U0.DATAA[5]
dataa[6] => LPM_ADD_SUB:pip:genaa:U0.DATAA[6]
dataa[7] => LPM_ADD_SUB:pip:genaa:U0.DATAA[7]
dataa[8] => LPM_ADD_SUB:pip:genaa:U0.DATAA[8]
dataa[9] => LPM_ADD_SUB:pip:genaa:U0.DATAA[9]
dataa[10] => LPM_ADD_SUB:pip:genaa:U0.DATAA[10]
dataa[11] => LPM_ADD_SUB:pip:genaa:U0.DATAA[11]
dataa[12] => LPM_ADD_SUB:pip:genaa:U0.DATAA[12]
dataa[13] => LPM_ADD_SUB:pip:genaa:U0.DATAA[13]
dataa[14] => LPM_ADD_SUB:pip:genaa:U0.DATAA[14]
dataa[15] => LPM_ADD_SUB:pip:genaa:U0.DATAA[15]
dataa[16] => LPM_ADD_SUB:pip:genaa:U0.DATAA[16]
dataa[17] => LPM_ADD_SUB:pip:genaa:U0.DATAA[17]
dataa[18] => LPM_ADD_SUB:pip:genaa:U0.DATAA[18]
dataa[19] => LPM_ADD_SUB:pip:genaa:U0.DATAA[19]
dataa[20] => LPM_ADD_SUB:pip:genaa:U0.DATAA[20]
dataa[21] => LPM_ADD_SUB:pip:genaa:U0.DATAA[21]
dataa[22] => LPM_ADD_SUB:pip:genaa:U0.DATAA[22]
dataa[23] => LPM_ADD_SUB:pip:genaa:U0.DATAA[23]
dataa[24] => LPM_ADD_SUB:pip:genaa:U0.DATAA[24]
dataa[25] => LPM_ADD_SUB:pip:genaa:U0.DATAA[25]
dataa[26] => LPM_ADD_SUB:pip:genaa:U0.DATAA[26]
dataa[27] => LPM_ADD_SUB:pip:genaa:U0.DATAA[27]
dataa[28] => LPM_ADD_SUB:pip:genaa:U0.DATAA[28]
dataa[29] => LPM_ADD_SUB:pip:genaa:U0.DATAA[29]
dataa[30] => LPM_ADD_SUB:pip:genaa:U0.DATAA[30]
dataa[31] => LPM_ADD_SUB:pip:genaa:U0.DATAA[31]
dataa[32] => LPM_ADD_SUB:pip:genaa:U0.DATAA[32]
dataa[33] => LPM_ADD_SUB:pip:genaa:U0.DATAA[34]
dataa[33] => LPM_ADD_SUB:pip:genaa:U0.DATAA[33]
datab[0] => LPM_ADD_SUB:pip:genaa:U0.DATAB[0]
datab[1] => LPM_ADD_SUB:pip:genaa:U0.DATAB[1]
datab[2] => LPM_ADD_SUB:pip:genaa:U0.DATAB[2]
datab[3] => LPM_ADD_SUB:pip:genaa:U0.DATAB[3]
datab[4] => LPM_ADD_SUB:pip:genaa:U0.DATAB[4]
datab[5] => LPM_ADD_SUB:pip:genaa:U0.DATAB[5]
datab[6] => LPM_ADD_SUB:pip:genaa:U0.DATAB[6]
datab[7] => LPM_ADD_SUB:pip:genaa:U0.DATAB[7]
datab[8] => LPM_ADD_SUB:pip:genaa:U0.DATAB[8]
datab[9] => LPM_ADD_SUB:pip:genaa:U0.DATAB[9]
datab[10] => LPM_ADD_SUB:pip:genaa:U0.DATAB[10]
datab[11] => LPM_ADD_SUB:pip:genaa:U0.DATAB[11]
datab[12] => LPM_ADD_SUB:pip:genaa:U0.DATAB[12]
datab[13] => LPM_ADD_SUB:pip:genaa:U0.DATAB[13]
datab[14] => LPM_ADD_SUB:pip:genaa:U0.DATAB[14]
datab[15] => LPM_ADD_SUB:pip:genaa:U0.DATAB[15]
datab[16] => LPM_ADD_SUB:pip:genaa:U0.DATAB[16]
datab[17] => LPM_ADD_SUB:pip:genaa:U0.DATAB[17]
datab[18] => LPM_ADD_SUB:pip:genaa:U0.DATAB[18]
datab[19] => LPM_ADD_SUB:pip:genaa:U0.DATAB[19]
datab[20] => LPM_ADD_SUB:pip:genaa:U0.DATAB[20]
datab[21] => LPM_ADD_SUB:pip:genaa:U0.DATAB[21]
datab[22] => LPM_ADD_SUB:pip:genaa:U0.DATAB[22]
datab[23] => LPM_ADD_SUB:pip:genaa:U0.DATAB[23]
datab[24] => LPM_ADD_SUB:pip:genaa:U0.DATAB[24]
datab[25] => LPM_ADD_SUB:pip:genaa:U0.DATAB[25]
datab[26] => LPM_ADD_SUB:pip:genaa:U0.DATAB[26]
datab[27] => LPM_ADD_SUB:pip:genaa:U0.DATAB[27]
datab[28] => LPM_ADD_SUB:pip:genaa:U0.DATAB[28]
datab[29] => LPM_ADD_SUB:pip:genaa:U0.DATAB[29]
datab[30] => LPM_ADD_SUB:pip:genaa:U0.DATAB[30]
datab[31] => LPM_ADD_SUB:pip:genaa:U0.DATAB[31]
datab[32] => LPM_ADD_SUB:pip:genaa:U0.DATAB[32]
datab[33] => LPM_ADD_SUB:pip:genaa:U0.DATAB[34]
datab[33] => LPM_ADD_SUB:pip:genaa:U0.DATAB[33]
clock => LPM_ADD_SUB:pip:genaa:U0.CLOCK
ena => LPM_ADD_SUB:pip:genaa:U0.CLKEN
aclr => aclr_i.IN0
user_aclr => aclr_i.IN1
seq_sclr => ~NO_FANOUT~
result[0] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[0]
result[1] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[1]
result[2] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[2]
result[3] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[3]
result[4] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[4]
result[5] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[5]
result[6] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[6]
result[7] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[7]
result[8] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[8]
result[9] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[9]
result[10] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[10]
result[11] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[11]
result[12] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[12]
result[13] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[13]
result[14] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[14]
result[15] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[15]
result[16] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[16]
result[17] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[17]
result[18] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[18]
result[19] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[19]
result[20] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[20]
result[21] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[21]
result[22] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[22]
result[23] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[23]
result[24] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[24]
result[25] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[25]
result[26] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[26]
result[27] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[27]
result[28] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[28]
result[29] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[29]
result[30] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[30]
result[31] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[31]
result[32] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[32]
result[33] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[33]
result[34] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[34]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1|LPM_ADD_SUB:\pip:genaa:U0
dataa[0] => add_sub_gph:auto_generated.dataa[0]
dataa[1] => add_sub_gph:auto_generated.dataa[1]
dataa[2] => add_sub_gph:auto_generated.dataa[2]
dataa[3] => add_sub_gph:auto_generated.dataa[3]
dataa[4] => add_sub_gph:auto_generated.dataa[4]
dataa[5] => add_sub_gph:auto_generated.dataa[5]
dataa[6] => add_sub_gph:auto_generated.dataa[6]
dataa[7] => add_sub_gph:auto_generated.dataa[7]
dataa[8] => add_sub_gph:auto_generated.dataa[8]
dataa[9] => add_sub_gph:auto_generated.dataa[9]
dataa[10] => add_sub_gph:auto_generated.dataa[10]
dataa[11] => add_sub_gph:auto_generated.dataa[11]
dataa[12] => add_sub_gph:auto_generated.dataa[12]
dataa[13] => add_sub_gph:auto_generated.dataa[13]
dataa[14] => add_sub_gph:auto_generated.dataa[14]
dataa[15] => add_sub_gph:auto_generated.dataa[15]
dataa[16] => add_sub_gph:auto_generated.dataa[16]
dataa[17] => add_sub_gph:auto_generated.dataa[17]
dataa[18] => add_sub_gph:auto_generated.dataa[18]
dataa[19] => add_sub_gph:auto_generated.dataa[19]
dataa[20] => add_sub_gph:auto_generated.dataa[20]
dataa[21] => add_sub_gph:auto_generated.dataa[21]
dataa[22] => add_sub_gph:auto_generated.dataa[22]
dataa[23] => add_sub_gph:auto_generated.dataa[23]
dataa[24] => add_sub_gph:auto_generated.dataa[24]
dataa[25] => add_sub_gph:auto_generated.dataa[25]
dataa[26] => add_sub_gph:auto_generated.dataa[26]
dataa[27] => add_sub_gph:auto_generated.dataa[27]
dataa[28] => add_sub_gph:auto_generated.dataa[28]
dataa[29] => add_sub_gph:auto_generated.dataa[29]
dataa[30] => add_sub_gph:auto_generated.dataa[30]
dataa[31] => add_sub_gph:auto_generated.dataa[31]
dataa[32] => add_sub_gph:auto_generated.dataa[32]
dataa[33] => add_sub_gph:auto_generated.dataa[33]
dataa[34] => add_sub_gph:auto_generated.dataa[34]
datab[0] => add_sub_gph:auto_generated.datab[0]
datab[1] => add_sub_gph:auto_generated.datab[1]
datab[2] => add_sub_gph:auto_generated.datab[2]
datab[3] => add_sub_gph:auto_generated.datab[3]
datab[4] => add_sub_gph:auto_generated.datab[4]
datab[5] => add_sub_gph:auto_generated.datab[5]
datab[6] => add_sub_gph:auto_generated.datab[6]
datab[7] => add_sub_gph:auto_generated.datab[7]
datab[8] => add_sub_gph:auto_generated.datab[8]
datab[9] => add_sub_gph:auto_generated.datab[9]
datab[10] => add_sub_gph:auto_generated.datab[10]
datab[11] => add_sub_gph:auto_generated.datab[11]
datab[12] => add_sub_gph:auto_generated.datab[12]
datab[13] => add_sub_gph:auto_generated.datab[13]
datab[14] => add_sub_gph:auto_generated.datab[14]
datab[15] => add_sub_gph:auto_generated.datab[15]
datab[16] => add_sub_gph:auto_generated.datab[16]
datab[17] => add_sub_gph:auto_generated.datab[17]
datab[18] => add_sub_gph:auto_generated.datab[18]
datab[19] => add_sub_gph:auto_generated.datab[19]
datab[20] => add_sub_gph:auto_generated.datab[20]
datab[21] => add_sub_gph:auto_generated.datab[21]
datab[22] => add_sub_gph:auto_generated.datab[22]
datab[23] => add_sub_gph:auto_generated.datab[23]
datab[24] => add_sub_gph:auto_generated.datab[24]
datab[25] => add_sub_gph:auto_generated.datab[25]
datab[26] => add_sub_gph:auto_generated.datab[26]
datab[27] => add_sub_gph:auto_generated.datab[27]
datab[28] => add_sub_gph:auto_generated.datab[28]
datab[29] => add_sub_gph:auto_generated.datab[29]
datab[30] => add_sub_gph:auto_generated.datab[30]
datab[31] => add_sub_gph:auto_generated.datab[31]
datab[32] => add_sub_gph:auto_generated.datab[32]
datab[33] => add_sub_gph:auto_generated.datab[33]
datab[34] => add_sub_gph:auto_generated.datab[34]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_gph:auto_generated.clock
aclr => add_sub_gph:auto_generated.aclr
clken => add_sub_gph:auto_generated.clken
result[0] <= add_sub_gph:auto_generated.result[0]
result[1] <= add_sub_gph:auto_generated.result[1]
result[2] <= add_sub_gph:auto_generated.result[2]
result[3] <= add_sub_gph:auto_generated.result[3]
result[4] <= add_sub_gph:auto_generated.result[4]
result[5] <= add_sub_gph:auto_generated.result[5]
result[6] <= add_sub_gph:auto_generated.result[6]
result[7] <= add_sub_gph:auto_generated.result[7]
result[8] <= add_sub_gph:auto_generated.result[8]
result[9] <= add_sub_gph:auto_generated.result[9]
result[10] <= add_sub_gph:auto_generated.result[10]
result[11] <= add_sub_gph:auto_generated.result[11]
result[12] <= add_sub_gph:auto_generated.result[12]
result[13] <= add_sub_gph:auto_generated.result[13]
result[14] <= add_sub_gph:auto_generated.result[14]
result[15] <= add_sub_gph:auto_generated.result[15]
result[16] <= add_sub_gph:auto_generated.result[16]
result[17] <= add_sub_gph:auto_generated.result[17]
result[18] <= add_sub_gph:auto_generated.result[18]
result[19] <= add_sub_gph:auto_generated.result[19]
result[20] <= add_sub_gph:auto_generated.result[20]
result[21] <= add_sub_gph:auto_generated.result[21]
result[22] <= add_sub_gph:auto_generated.result[22]
result[23] <= add_sub_gph:auto_generated.result[23]
result[24] <= add_sub_gph:auto_generated.result[24]
result[25] <= add_sub_gph:auto_generated.result[25]
result[26] <= add_sub_gph:auto_generated.result[26]
result[27] <= add_sub_gph:auto_generated.result[27]
result[28] <= add_sub_gph:auto_generated.result[28]
result[29] <= add_sub_gph:auto_generated.result[29]
result[30] <= add_sub_gph:auto_generated.result[30]
result[31] <= add_sub_gph:auto_generated.result[31]
result[32] <= add_sub_gph:auto_generated.result[32]
result[33] <= add_sub_gph:auto_generated.result[33]
result[34] <= add_sub_gph:auto_generated.result[34]
cout <= <GND>
overflow <= <GND>


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_1|LPM_ADD_SUB:\pip:genaa:U0|add_sub_gph:auto_generated
aclr => pipeline_dffe[34].IN0
clken => pipeline_dffe[34].ENA
clken => pipeline_dffe[33].ENA
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[34].CLK
clock => pipeline_dffe[33].CLK
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN68
dataa[1] => op_1.IN66
dataa[2] => op_1.IN64
dataa[3] => op_1.IN62
dataa[4] => op_1.IN60
dataa[5] => op_1.IN58
dataa[6] => op_1.IN56
dataa[7] => op_1.IN54
dataa[8] => op_1.IN52
dataa[9] => op_1.IN50
dataa[10] => op_1.IN48
dataa[11] => op_1.IN46
dataa[12] => op_1.IN44
dataa[13] => op_1.IN42
dataa[14] => op_1.IN40
dataa[15] => op_1.IN38
dataa[16] => op_1.IN36
dataa[17] => op_1.IN34
dataa[18] => op_1.IN32
dataa[19] => op_1.IN30
dataa[20] => op_1.IN28
dataa[21] => op_1.IN26
dataa[22] => op_1.IN24
dataa[23] => op_1.IN22
dataa[24] => op_1.IN20
dataa[25] => op_1.IN18
dataa[26] => op_1.IN16
dataa[27] => op_1.IN14
dataa[28] => op_1.IN12
dataa[29] => op_1.IN10
dataa[30] => op_1.IN8
dataa[31] => op_1.IN6
dataa[32] => op_1.IN4
dataa[33] => op_1.IN2
dataa[34] => op_1.IN0
datab[0] => op_1.IN69
datab[1] => op_1.IN67
datab[2] => op_1.IN65
datab[3] => op_1.IN63
datab[4] => op_1.IN61
datab[5] => op_1.IN59
datab[6] => op_1.IN57
datab[7] => op_1.IN55
datab[8] => op_1.IN53
datab[9] => op_1.IN51
datab[10] => op_1.IN49
datab[11] => op_1.IN47
datab[12] => op_1.IN45
datab[13] => op_1.IN43
datab[14] => op_1.IN41
datab[15] => op_1.IN39
datab[16] => op_1.IN37
datab[17] => op_1.IN35
datab[18] => op_1.IN33
datab[19] => op_1.IN31
datab[20] => op_1.IN29
datab[21] => op_1.IN27
datab[22] => op_1.IN25
datab[23] => op_1.IN23
datab[24] => op_1.IN21
datab[25] => op_1.IN19
datab[26] => op_1.IN17
datab[27] => op_1.IN15
datab[28] => op_1.IN13
datab[29] => op_1.IN11
datab[30] => op_1.IN9
datab[31] => op_1.IN7
datab[32] => op_1.IN5
datab[33] => op_1.IN3
datab[34] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= pipeline_dffe[33].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= pipeline_dffe[34].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_2
dataa[0] => LPM_ADD_SUB:pip:genaa:U0.DATAA[0]
dataa[1] => LPM_ADD_SUB:pip:genaa:U0.DATAA[1]
dataa[2] => LPM_ADD_SUB:pip:genaa:U0.DATAA[2]
dataa[3] => LPM_ADD_SUB:pip:genaa:U0.DATAA[3]
dataa[4] => LPM_ADD_SUB:pip:genaa:U0.DATAA[4]
dataa[5] => LPM_ADD_SUB:pip:genaa:U0.DATAA[5]
dataa[6] => LPM_ADD_SUB:pip:genaa:U0.DATAA[6]
dataa[7] => LPM_ADD_SUB:pip:genaa:U0.DATAA[7]
dataa[8] => LPM_ADD_SUB:pip:genaa:U0.DATAA[8]
dataa[9] => LPM_ADD_SUB:pip:genaa:U0.DATAA[9]
dataa[10] => LPM_ADD_SUB:pip:genaa:U0.DATAA[10]
dataa[11] => LPM_ADD_SUB:pip:genaa:U0.DATAA[11]
dataa[12] => LPM_ADD_SUB:pip:genaa:U0.DATAA[12]
dataa[13] => LPM_ADD_SUB:pip:genaa:U0.DATAA[13]
dataa[14] => LPM_ADD_SUB:pip:genaa:U0.DATAA[14]
dataa[15] => LPM_ADD_SUB:pip:genaa:U0.DATAA[15]
dataa[16] => LPM_ADD_SUB:pip:genaa:U0.DATAA[16]
dataa[17] => LPM_ADD_SUB:pip:genaa:U0.DATAA[17]
dataa[18] => LPM_ADD_SUB:pip:genaa:U0.DATAA[18]
dataa[19] => LPM_ADD_SUB:pip:genaa:U0.DATAA[19]
dataa[20] => LPM_ADD_SUB:pip:genaa:U0.DATAA[20]
dataa[21] => LPM_ADD_SUB:pip:genaa:U0.DATAA[21]
dataa[22] => LPM_ADD_SUB:pip:genaa:U0.DATAA[22]
dataa[23] => LPM_ADD_SUB:pip:genaa:U0.DATAA[23]
dataa[24] => LPM_ADD_SUB:pip:genaa:U0.DATAA[24]
dataa[25] => LPM_ADD_SUB:pip:genaa:U0.DATAA[25]
dataa[26] => LPM_ADD_SUB:pip:genaa:U0.DATAA[26]
dataa[27] => LPM_ADD_SUB:pip:genaa:U0.DATAA[27]
dataa[28] => LPM_ADD_SUB:pip:genaa:U0.DATAA[28]
dataa[29] => LPM_ADD_SUB:pip:genaa:U0.DATAA[29]
dataa[30] => LPM_ADD_SUB:pip:genaa:U0.DATAA[30]
dataa[31] => LPM_ADD_SUB:pip:genaa:U0.DATAA[31]
dataa[32] => LPM_ADD_SUB:pip:genaa:U0.DATAA[32]
dataa[33] => LPM_ADD_SUB:pip:genaa:U0.DATAA[34]
dataa[33] => LPM_ADD_SUB:pip:genaa:U0.DATAA[33]
datab[0] => LPM_ADD_SUB:pip:genaa:U0.DATAB[0]
datab[1] => LPM_ADD_SUB:pip:genaa:U0.DATAB[1]
datab[2] => LPM_ADD_SUB:pip:genaa:U0.DATAB[2]
datab[3] => LPM_ADD_SUB:pip:genaa:U0.DATAB[3]
datab[4] => LPM_ADD_SUB:pip:genaa:U0.DATAB[4]
datab[5] => LPM_ADD_SUB:pip:genaa:U0.DATAB[5]
datab[6] => LPM_ADD_SUB:pip:genaa:U0.DATAB[6]
datab[7] => LPM_ADD_SUB:pip:genaa:U0.DATAB[7]
datab[8] => LPM_ADD_SUB:pip:genaa:U0.DATAB[8]
datab[9] => LPM_ADD_SUB:pip:genaa:U0.DATAB[9]
datab[10] => LPM_ADD_SUB:pip:genaa:U0.DATAB[10]
datab[11] => LPM_ADD_SUB:pip:genaa:U0.DATAB[11]
datab[12] => LPM_ADD_SUB:pip:genaa:U0.DATAB[12]
datab[13] => LPM_ADD_SUB:pip:genaa:U0.DATAB[13]
datab[14] => LPM_ADD_SUB:pip:genaa:U0.DATAB[14]
datab[15] => LPM_ADD_SUB:pip:genaa:U0.DATAB[15]
datab[16] => LPM_ADD_SUB:pip:genaa:U0.DATAB[16]
datab[17] => LPM_ADD_SUB:pip:genaa:U0.DATAB[17]
datab[18] => LPM_ADD_SUB:pip:genaa:U0.DATAB[18]
datab[19] => LPM_ADD_SUB:pip:genaa:U0.DATAB[19]
datab[20] => LPM_ADD_SUB:pip:genaa:U0.DATAB[20]
datab[21] => LPM_ADD_SUB:pip:genaa:U0.DATAB[21]
datab[22] => LPM_ADD_SUB:pip:genaa:U0.DATAB[22]
datab[23] => LPM_ADD_SUB:pip:genaa:U0.DATAB[23]
datab[24] => LPM_ADD_SUB:pip:genaa:U0.DATAB[24]
datab[25] => LPM_ADD_SUB:pip:genaa:U0.DATAB[25]
datab[26] => LPM_ADD_SUB:pip:genaa:U0.DATAB[26]
datab[27] => LPM_ADD_SUB:pip:genaa:U0.DATAB[27]
datab[28] => LPM_ADD_SUB:pip:genaa:U0.DATAB[28]
datab[29] => LPM_ADD_SUB:pip:genaa:U0.DATAB[29]
datab[30] => LPM_ADD_SUB:pip:genaa:U0.DATAB[30]
datab[31] => LPM_ADD_SUB:pip:genaa:U0.DATAB[31]
datab[32] => LPM_ADD_SUB:pip:genaa:U0.DATAB[32]
datab[33] => LPM_ADD_SUB:pip:genaa:U0.DATAB[34]
datab[33] => LPM_ADD_SUB:pip:genaa:U0.DATAB[33]
clock => LPM_ADD_SUB:pip:genaa:U0.CLOCK
ena => LPM_ADD_SUB:pip:genaa:U0.CLKEN
aclr => aclr_i.IN0
user_aclr => aclr_i.IN1
seq_sclr => ~NO_FANOUT~
result[0] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[0]
result[1] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[1]
result[2] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[2]
result[3] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[3]
result[4] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[4]
result[5] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[5]
result[6] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[6]
result[7] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[7]
result[8] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[8]
result[9] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[9]
result[10] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[10]
result[11] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[11]
result[12] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[12]
result[13] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[13]
result[14] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[14]
result[15] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[15]
result[16] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[16]
result[17] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[17]
result[18] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[18]
result[19] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[19]
result[20] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[20]
result[21] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[21]
result[22] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[22]
result[23] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[23]
result[24] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[24]
result[25] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[25]
result[26] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[26]
result[27] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[27]
result[28] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[28]
result[29] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[29]
result[30] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[30]
result[31] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[31]
result[32] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[32]
result[33] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[33]
result[34] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[34]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_2|LPM_ADD_SUB:\pip:genaa:U0
dataa[0] => add_sub_gph:auto_generated.dataa[0]
dataa[1] => add_sub_gph:auto_generated.dataa[1]
dataa[2] => add_sub_gph:auto_generated.dataa[2]
dataa[3] => add_sub_gph:auto_generated.dataa[3]
dataa[4] => add_sub_gph:auto_generated.dataa[4]
dataa[5] => add_sub_gph:auto_generated.dataa[5]
dataa[6] => add_sub_gph:auto_generated.dataa[6]
dataa[7] => add_sub_gph:auto_generated.dataa[7]
dataa[8] => add_sub_gph:auto_generated.dataa[8]
dataa[9] => add_sub_gph:auto_generated.dataa[9]
dataa[10] => add_sub_gph:auto_generated.dataa[10]
dataa[11] => add_sub_gph:auto_generated.dataa[11]
dataa[12] => add_sub_gph:auto_generated.dataa[12]
dataa[13] => add_sub_gph:auto_generated.dataa[13]
dataa[14] => add_sub_gph:auto_generated.dataa[14]
dataa[15] => add_sub_gph:auto_generated.dataa[15]
dataa[16] => add_sub_gph:auto_generated.dataa[16]
dataa[17] => add_sub_gph:auto_generated.dataa[17]
dataa[18] => add_sub_gph:auto_generated.dataa[18]
dataa[19] => add_sub_gph:auto_generated.dataa[19]
dataa[20] => add_sub_gph:auto_generated.dataa[20]
dataa[21] => add_sub_gph:auto_generated.dataa[21]
dataa[22] => add_sub_gph:auto_generated.dataa[22]
dataa[23] => add_sub_gph:auto_generated.dataa[23]
dataa[24] => add_sub_gph:auto_generated.dataa[24]
dataa[25] => add_sub_gph:auto_generated.dataa[25]
dataa[26] => add_sub_gph:auto_generated.dataa[26]
dataa[27] => add_sub_gph:auto_generated.dataa[27]
dataa[28] => add_sub_gph:auto_generated.dataa[28]
dataa[29] => add_sub_gph:auto_generated.dataa[29]
dataa[30] => add_sub_gph:auto_generated.dataa[30]
dataa[31] => add_sub_gph:auto_generated.dataa[31]
dataa[32] => add_sub_gph:auto_generated.dataa[32]
dataa[33] => add_sub_gph:auto_generated.dataa[33]
dataa[34] => add_sub_gph:auto_generated.dataa[34]
datab[0] => add_sub_gph:auto_generated.datab[0]
datab[1] => add_sub_gph:auto_generated.datab[1]
datab[2] => add_sub_gph:auto_generated.datab[2]
datab[3] => add_sub_gph:auto_generated.datab[3]
datab[4] => add_sub_gph:auto_generated.datab[4]
datab[5] => add_sub_gph:auto_generated.datab[5]
datab[6] => add_sub_gph:auto_generated.datab[6]
datab[7] => add_sub_gph:auto_generated.datab[7]
datab[8] => add_sub_gph:auto_generated.datab[8]
datab[9] => add_sub_gph:auto_generated.datab[9]
datab[10] => add_sub_gph:auto_generated.datab[10]
datab[11] => add_sub_gph:auto_generated.datab[11]
datab[12] => add_sub_gph:auto_generated.datab[12]
datab[13] => add_sub_gph:auto_generated.datab[13]
datab[14] => add_sub_gph:auto_generated.datab[14]
datab[15] => add_sub_gph:auto_generated.datab[15]
datab[16] => add_sub_gph:auto_generated.datab[16]
datab[17] => add_sub_gph:auto_generated.datab[17]
datab[18] => add_sub_gph:auto_generated.datab[18]
datab[19] => add_sub_gph:auto_generated.datab[19]
datab[20] => add_sub_gph:auto_generated.datab[20]
datab[21] => add_sub_gph:auto_generated.datab[21]
datab[22] => add_sub_gph:auto_generated.datab[22]
datab[23] => add_sub_gph:auto_generated.datab[23]
datab[24] => add_sub_gph:auto_generated.datab[24]
datab[25] => add_sub_gph:auto_generated.datab[25]
datab[26] => add_sub_gph:auto_generated.datab[26]
datab[27] => add_sub_gph:auto_generated.datab[27]
datab[28] => add_sub_gph:auto_generated.datab[28]
datab[29] => add_sub_gph:auto_generated.datab[29]
datab[30] => add_sub_gph:auto_generated.datab[30]
datab[31] => add_sub_gph:auto_generated.datab[31]
datab[32] => add_sub_gph:auto_generated.datab[32]
datab[33] => add_sub_gph:auto_generated.datab[33]
datab[34] => add_sub_gph:auto_generated.datab[34]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_gph:auto_generated.clock
aclr => add_sub_gph:auto_generated.aclr
clken => add_sub_gph:auto_generated.clken
result[0] <= add_sub_gph:auto_generated.result[0]
result[1] <= add_sub_gph:auto_generated.result[1]
result[2] <= add_sub_gph:auto_generated.result[2]
result[3] <= add_sub_gph:auto_generated.result[3]
result[4] <= add_sub_gph:auto_generated.result[4]
result[5] <= add_sub_gph:auto_generated.result[5]
result[6] <= add_sub_gph:auto_generated.result[6]
result[7] <= add_sub_gph:auto_generated.result[7]
result[8] <= add_sub_gph:auto_generated.result[8]
result[9] <= add_sub_gph:auto_generated.result[9]
result[10] <= add_sub_gph:auto_generated.result[10]
result[11] <= add_sub_gph:auto_generated.result[11]
result[12] <= add_sub_gph:auto_generated.result[12]
result[13] <= add_sub_gph:auto_generated.result[13]
result[14] <= add_sub_gph:auto_generated.result[14]
result[15] <= add_sub_gph:auto_generated.result[15]
result[16] <= add_sub_gph:auto_generated.result[16]
result[17] <= add_sub_gph:auto_generated.result[17]
result[18] <= add_sub_gph:auto_generated.result[18]
result[19] <= add_sub_gph:auto_generated.result[19]
result[20] <= add_sub_gph:auto_generated.result[20]
result[21] <= add_sub_gph:auto_generated.result[21]
result[22] <= add_sub_gph:auto_generated.result[22]
result[23] <= add_sub_gph:auto_generated.result[23]
result[24] <= add_sub_gph:auto_generated.result[24]
result[25] <= add_sub_gph:auto_generated.result[25]
result[26] <= add_sub_gph:auto_generated.result[26]
result[27] <= add_sub_gph:auto_generated.result[27]
result[28] <= add_sub_gph:auto_generated.result[28]
result[29] <= add_sub_gph:auto_generated.result[29]
result[30] <= add_sub_gph:auto_generated.result[30]
result[31] <= add_sub_gph:auto_generated.result[31]
result[32] <= add_sub_gph:auto_generated.result[32]
result[33] <= add_sub_gph:auto_generated.result[33]
result[34] <= add_sub_gph:auto_generated.result[34]
cout <= <GND>
overflow <= <GND>


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_2|LPM_ADD_SUB:\pip:genaa:U0|add_sub_gph:auto_generated
aclr => pipeline_dffe[34].IN0
clken => pipeline_dffe[34].ENA
clken => pipeline_dffe[33].ENA
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[34].CLK
clock => pipeline_dffe[33].CLK
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN68
dataa[1] => op_1.IN66
dataa[2] => op_1.IN64
dataa[3] => op_1.IN62
dataa[4] => op_1.IN60
dataa[5] => op_1.IN58
dataa[6] => op_1.IN56
dataa[7] => op_1.IN54
dataa[8] => op_1.IN52
dataa[9] => op_1.IN50
dataa[10] => op_1.IN48
dataa[11] => op_1.IN46
dataa[12] => op_1.IN44
dataa[13] => op_1.IN42
dataa[14] => op_1.IN40
dataa[15] => op_1.IN38
dataa[16] => op_1.IN36
dataa[17] => op_1.IN34
dataa[18] => op_1.IN32
dataa[19] => op_1.IN30
dataa[20] => op_1.IN28
dataa[21] => op_1.IN26
dataa[22] => op_1.IN24
dataa[23] => op_1.IN22
dataa[24] => op_1.IN20
dataa[25] => op_1.IN18
dataa[26] => op_1.IN16
dataa[27] => op_1.IN14
dataa[28] => op_1.IN12
dataa[29] => op_1.IN10
dataa[30] => op_1.IN8
dataa[31] => op_1.IN6
dataa[32] => op_1.IN4
dataa[33] => op_1.IN2
dataa[34] => op_1.IN0
datab[0] => op_1.IN69
datab[1] => op_1.IN67
datab[2] => op_1.IN65
datab[3] => op_1.IN63
datab[4] => op_1.IN61
datab[5] => op_1.IN59
datab[6] => op_1.IN57
datab[7] => op_1.IN55
datab[8] => op_1.IN53
datab[9] => op_1.IN51
datab[10] => op_1.IN49
datab[11] => op_1.IN47
datab[12] => op_1.IN45
datab[13] => op_1.IN43
datab[14] => op_1.IN41
datab[15] => op_1.IN39
datab[16] => op_1.IN37
datab[17] => op_1.IN35
datab[18] => op_1.IN33
datab[19] => op_1.IN31
datab[20] => op_1.IN29
datab[21] => op_1.IN27
datab[22] => op_1.IN25
datab[23] => op_1.IN23
datab[24] => op_1.IN21
datab[25] => op_1.IN19
datab[26] => op_1.IN17
datab[27] => op_1.IN15
datab[28] => op_1.IN13
datab[29] => op_1.IN11
datab[30] => op_1.IN9
datab[31] => op_1.IN7
datab[32] => op_1.IN5
datab[33] => op_1.IN3
datab[34] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= pipeline_dffe[33].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= pipeline_dffe[34].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3
dataa[0] => LPM_ADD_SUB:pip:genaa:U0.DATAA[0]
dataa[1] => LPM_ADD_SUB:pip:genaa:U0.DATAA[1]
dataa[2] => LPM_ADD_SUB:pip:genaa:U0.DATAA[2]
dataa[3] => LPM_ADD_SUB:pip:genaa:U0.DATAA[3]
dataa[4] => LPM_ADD_SUB:pip:genaa:U0.DATAA[4]
dataa[5] => LPM_ADD_SUB:pip:genaa:U0.DATAA[5]
dataa[6] => LPM_ADD_SUB:pip:genaa:U0.DATAA[6]
dataa[7] => LPM_ADD_SUB:pip:genaa:U0.DATAA[7]
dataa[8] => LPM_ADD_SUB:pip:genaa:U0.DATAA[8]
dataa[9] => LPM_ADD_SUB:pip:genaa:U0.DATAA[9]
dataa[10] => LPM_ADD_SUB:pip:genaa:U0.DATAA[10]
dataa[11] => LPM_ADD_SUB:pip:genaa:U0.DATAA[11]
dataa[12] => LPM_ADD_SUB:pip:genaa:U0.DATAA[12]
dataa[13] => LPM_ADD_SUB:pip:genaa:U0.DATAA[13]
dataa[14] => LPM_ADD_SUB:pip:genaa:U0.DATAA[14]
dataa[15] => LPM_ADD_SUB:pip:genaa:U0.DATAA[15]
dataa[16] => LPM_ADD_SUB:pip:genaa:U0.DATAA[16]
dataa[17] => LPM_ADD_SUB:pip:genaa:U0.DATAA[17]
dataa[18] => LPM_ADD_SUB:pip:genaa:U0.DATAA[18]
dataa[19] => LPM_ADD_SUB:pip:genaa:U0.DATAA[19]
dataa[20] => LPM_ADD_SUB:pip:genaa:U0.DATAA[20]
dataa[21] => LPM_ADD_SUB:pip:genaa:U0.DATAA[21]
dataa[22] => LPM_ADD_SUB:pip:genaa:U0.DATAA[22]
dataa[23] => LPM_ADD_SUB:pip:genaa:U0.DATAA[23]
dataa[24] => LPM_ADD_SUB:pip:genaa:U0.DATAA[24]
dataa[25] => LPM_ADD_SUB:pip:genaa:U0.DATAA[25]
dataa[26] => LPM_ADD_SUB:pip:genaa:U0.DATAA[26]
dataa[27] => LPM_ADD_SUB:pip:genaa:U0.DATAA[27]
dataa[28] => LPM_ADD_SUB:pip:genaa:U0.DATAA[28]
dataa[29] => LPM_ADD_SUB:pip:genaa:U0.DATAA[29]
dataa[30] => LPM_ADD_SUB:pip:genaa:U0.DATAA[30]
dataa[31] => LPM_ADD_SUB:pip:genaa:U0.DATAA[31]
dataa[32] => LPM_ADD_SUB:pip:genaa:U0.DATAA[32]
dataa[33] => LPM_ADD_SUB:pip:genaa:U0.DATAA[34]
dataa[33] => LPM_ADD_SUB:pip:genaa:U0.DATAA[33]
datab[0] => LPM_ADD_SUB:pip:genaa:U0.DATAB[0]
datab[1] => LPM_ADD_SUB:pip:genaa:U0.DATAB[1]
datab[2] => LPM_ADD_SUB:pip:genaa:U0.DATAB[2]
datab[3] => LPM_ADD_SUB:pip:genaa:U0.DATAB[3]
datab[4] => LPM_ADD_SUB:pip:genaa:U0.DATAB[4]
datab[5] => LPM_ADD_SUB:pip:genaa:U0.DATAB[5]
datab[6] => LPM_ADD_SUB:pip:genaa:U0.DATAB[6]
datab[7] => LPM_ADD_SUB:pip:genaa:U0.DATAB[7]
datab[8] => LPM_ADD_SUB:pip:genaa:U0.DATAB[8]
datab[9] => LPM_ADD_SUB:pip:genaa:U0.DATAB[9]
datab[10] => LPM_ADD_SUB:pip:genaa:U0.DATAB[10]
datab[11] => LPM_ADD_SUB:pip:genaa:U0.DATAB[11]
datab[12] => LPM_ADD_SUB:pip:genaa:U0.DATAB[12]
datab[13] => LPM_ADD_SUB:pip:genaa:U0.DATAB[13]
datab[14] => LPM_ADD_SUB:pip:genaa:U0.DATAB[14]
datab[15] => LPM_ADD_SUB:pip:genaa:U0.DATAB[15]
datab[16] => LPM_ADD_SUB:pip:genaa:U0.DATAB[16]
datab[17] => LPM_ADD_SUB:pip:genaa:U0.DATAB[17]
datab[18] => LPM_ADD_SUB:pip:genaa:U0.DATAB[18]
datab[19] => LPM_ADD_SUB:pip:genaa:U0.DATAB[19]
datab[20] => LPM_ADD_SUB:pip:genaa:U0.DATAB[20]
datab[21] => LPM_ADD_SUB:pip:genaa:U0.DATAB[21]
datab[22] => LPM_ADD_SUB:pip:genaa:U0.DATAB[22]
datab[23] => LPM_ADD_SUB:pip:genaa:U0.DATAB[23]
datab[24] => LPM_ADD_SUB:pip:genaa:U0.DATAB[24]
datab[25] => LPM_ADD_SUB:pip:genaa:U0.DATAB[25]
datab[26] => LPM_ADD_SUB:pip:genaa:U0.DATAB[26]
datab[27] => LPM_ADD_SUB:pip:genaa:U0.DATAB[27]
datab[28] => LPM_ADD_SUB:pip:genaa:U0.DATAB[28]
datab[29] => LPM_ADD_SUB:pip:genaa:U0.DATAB[29]
datab[30] => LPM_ADD_SUB:pip:genaa:U0.DATAB[30]
datab[31] => LPM_ADD_SUB:pip:genaa:U0.DATAB[31]
datab[32] => LPM_ADD_SUB:pip:genaa:U0.DATAB[32]
datab[33] => LPM_ADD_SUB:pip:genaa:U0.DATAB[34]
datab[33] => LPM_ADD_SUB:pip:genaa:U0.DATAB[33]
clock => LPM_ADD_SUB:pip:genaa:U0.CLOCK
ena => LPM_ADD_SUB:pip:genaa:U0.CLKEN
aclr => aclr_i.IN0
user_aclr => aclr_i.IN1
seq_sclr => ~NO_FANOUT~
result[0] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[0]
result[1] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[1]
result[2] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[2]
result[3] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[3]
result[4] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[4]
result[5] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[5]
result[6] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[6]
result[7] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[7]
result[8] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[8]
result[9] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[9]
result[10] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[10]
result[11] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[11]
result[12] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[12]
result[13] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[13]
result[14] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[14]
result[15] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[15]
result[16] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[16]
result[17] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[17]
result[18] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[18]
result[19] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[19]
result[20] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[20]
result[21] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[21]
result[22] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[22]
result[23] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[23]
result[24] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[24]
result[25] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[25]
result[26] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[26]
result[27] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[27]
result[28] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[28]
result[29] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[29]
result[30] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[30]
result[31] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[31]
result[32] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[32]
result[33] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[33]
result[34] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[34]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|LPM_ADD_SUB:\pip:genaa:U0
dataa[0] => add_sub_gph:auto_generated.dataa[0]
dataa[1] => add_sub_gph:auto_generated.dataa[1]
dataa[2] => add_sub_gph:auto_generated.dataa[2]
dataa[3] => add_sub_gph:auto_generated.dataa[3]
dataa[4] => add_sub_gph:auto_generated.dataa[4]
dataa[5] => add_sub_gph:auto_generated.dataa[5]
dataa[6] => add_sub_gph:auto_generated.dataa[6]
dataa[7] => add_sub_gph:auto_generated.dataa[7]
dataa[8] => add_sub_gph:auto_generated.dataa[8]
dataa[9] => add_sub_gph:auto_generated.dataa[9]
dataa[10] => add_sub_gph:auto_generated.dataa[10]
dataa[11] => add_sub_gph:auto_generated.dataa[11]
dataa[12] => add_sub_gph:auto_generated.dataa[12]
dataa[13] => add_sub_gph:auto_generated.dataa[13]
dataa[14] => add_sub_gph:auto_generated.dataa[14]
dataa[15] => add_sub_gph:auto_generated.dataa[15]
dataa[16] => add_sub_gph:auto_generated.dataa[16]
dataa[17] => add_sub_gph:auto_generated.dataa[17]
dataa[18] => add_sub_gph:auto_generated.dataa[18]
dataa[19] => add_sub_gph:auto_generated.dataa[19]
dataa[20] => add_sub_gph:auto_generated.dataa[20]
dataa[21] => add_sub_gph:auto_generated.dataa[21]
dataa[22] => add_sub_gph:auto_generated.dataa[22]
dataa[23] => add_sub_gph:auto_generated.dataa[23]
dataa[24] => add_sub_gph:auto_generated.dataa[24]
dataa[25] => add_sub_gph:auto_generated.dataa[25]
dataa[26] => add_sub_gph:auto_generated.dataa[26]
dataa[27] => add_sub_gph:auto_generated.dataa[27]
dataa[28] => add_sub_gph:auto_generated.dataa[28]
dataa[29] => add_sub_gph:auto_generated.dataa[29]
dataa[30] => add_sub_gph:auto_generated.dataa[30]
dataa[31] => add_sub_gph:auto_generated.dataa[31]
dataa[32] => add_sub_gph:auto_generated.dataa[32]
dataa[33] => add_sub_gph:auto_generated.dataa[33]
dataa[34] => add_sub_gph:auto_generated.dataa[34]
datab[0] => add_sub_gph:auto_generated.datab[0]
datab[1] => add_sub_gph:auto_generated.datab[1]
datab[2] => add_sub_gph:auto_generated.datab[2]
datab[3] => add_sub_gph:auto_generated.datab[3]
datab[4] => add_sub_gph:auto_generated.datab[4]
datab[5] => add_sub_gph:auto_generated.datab[5]
datab[6] => add_sub_gph:auto_generated.datab[6]
datab[7] => add_sub_gph:auto_generated.datab[7]
datab[8] => add_sub_gph:auto_generated.datab[8]
datab[9] => add_sub_gph:auto_generated.datab[9]
datab[10] => add_sub_gph:auto_generated.datab[10]
datab[11] => add_sub_gph:auto_generated.datab[11]
datab[12] => add_sub_gph:auto_generated.datab[12]
datab[13] => add_sub_gph:auto_generated.datab[13]
datab[14] => add_sub_gph:auto_generated.datab[14]
datab[15] => add_sub_gph:auto_generated.datab[15]
datab[16] => add_sub_gph:auto_generated.datab[16]
datab[17] => add_sub_gph:auto_generated.datab[17]
datab[18] => add_sub_gph:auto_generated.datab[18]
datab[19] => add_sub_gph:auto_generated.datab[19]
datab[20] => add_sub_gph:auto_generated.datab[20]
datab[21] => add_sub_gph:auto_generated.datab[21]
datab[22] => add_sub_gph:auto_generated.datab[22]
datab[23] => add_sub_gph:auto_generated.datab[23]
datab[24] => add_sub_gph:auto_generated.datab[24]
datab[25] => add_sub_gph:auto_generated.datab[25]
datab[26] => add_sub_gph:auto_generated.datab[26]
datab[27] => add_sub_gph:auto_generated.datab[27]
datab[28] => add_sub_gph:auto_generated.datab[28]
datab[29] => add_sub_gph:auto_generated.datab[29]
datab[30] => add_sub_gph:auto_generated.datab[30]
datab[31] => add_sub_gph:auto_generated.datab[31]
datab[32] => add_sub_gph:auto_generated.datab[32]
datab[33] => add_sub_gph:auto_generated.datab[33]
datab[34] => add_sub_gph:auto_generated.datab[34]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_gph:auto_generated.clock
aclr => add_sub_gph:auto_generated.aclr
clken => add_sub_gph:auto_generated.clken
result[0] <= add_sub_gph:auto_generated.result[0]
result[1] <= add_sub_gph:auto_generated.result[1]
result[2] <= add_sub_gph:auto_generated.result[2]
result[3] <= add_sub_gph:auto_generated.result[3]
result[4] <= add_sub_gph:auto_generated.result[4]
result[5] <= add_sub_gph:auto_generated.result[5]
result[6] <= add_sub_gph:auto_generated.result[6]
result[7] <= add_sub_gph:auto_generated.result[7]
result[8] <= add_sub_gph:auto_generated.result[8]
result[9] <= add_sub_gph:auto_generated.result[9]
result[10] <= add_sub_gph:auto_generated.result[10]
result[11] <= add_sub_gph:auto_generated.result[11]
result[12] <= add_sub_gph:auto_generated.result[12]
result[13] <= add_sub_gph:auto_generated.result[13]
result[14] <= add_sub_gph:auto_generated.result[14]
result[15] <= add_sub_gph:auto_generated.result[15]
result[16] <= add_sub_gph:auto_generated.result[16]
result[17] <= add_sub_gph:auto_generated.result[17]
result[18] <= add_sub_gph:auto_generated.result[18]
result[19] <= add_sub_gph:auto_generated.result[19]
result[20] <= add_sub_gph:auto_generated.result[20]
result[21] <= add_sub_gph:auto_generated.result[21]
result[22] <= add_sub_gph:auto_generated.result[22]
result[23] <= add_sub_gph:auto_generated.result[23]
result[24] <= add_sub_gph:auto_generated.result[24]
result[25] <= add_sub_gph:auto_generated.result[25]
result[26] <= add_sub_gph:auto_generated.result[26]
result[27] <= add_sub_gph:auto_generated.result[27]
result[28] <= add_sub_gph:auto_generated.result[28]
result[29] <= add_sub_gph:auto_generated.result[29]
result[30] <= add_sub_gph:auto_generated.result[30]
result[31] <= add_sub_gph:auto_generated.result[31]
result[32] <= add_sub_gph:auto_generated.result[32]
result[33] <= add_sub_gph:auto_generated.result[33]
result[34] <= add_sub_gph:auto_generated.result[34]
cout <= <GND>
overflow <= <GND>


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_1_3|LPM_ADD_SUB:\pip:genaa:U0|add_sub_gph:auto_generated
aclr => pipeline_dffe[34].IN0
clken => pipeline_dffe[34].ENA
clken => pipeline_dffe[33].ENA
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[34].CLK
clock => pipeline_dffe[33].CLK
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN68
dataa[1] => op_1.IN66
dataa[2] => op_1.IN64
dataa[3] => op_1.IN62
dataa[4] => op_1.IN60
dataa[5] => op_1.IN58
dataa[6] => op_1.IN56
dataa[7] => op_1.IN54
dataa[8] => op_1.IN52
dataa[9] => op_1.IN50
dataa[10] => op_1.IN48
dataa[11] => op_1.IN46
dataa[12] => op_1.IN44
dataa[13] => op_1.IN42
dataa[14] => op_1.IN40
dataa[15] => op_1.IN38
dataa[16] => op_1.IN36
dataa[17] => op_1.IN34
dataa[18] => op_1.IN32
dataa[19] => op_1.IN30
dataa[20] => op_1.IN28
dataa[21] => op_1.IN26
dataa[22] => op_1.IN24
dataa[23] => op_1.IN22
dataa[24] => op_1.IN20
dataa[25] => op_1.IN18
dataa[26] => op_1.IN16
dataa[27] => op_1.IN14
dataa[28] => op_1.IN12
dataa[29] => op_1.IN10
dataa[30] => op_1.IN8
dataa[31] => op_1.IN6
dataa[32] => op_1.IN4
dataa[33] => op_1.IN2
dataa[34] => op_1.IN0
datab[0] => op_1.IN69
datab[1] => op_1.IN67
datab[2] => op_1.IN65
datab[3] => op_1.IN63
datab[4] => op_1.IN61
datab[5] => op_1.IN59
datab[6] => op_1.IN57
datab[7] => op_1.IN55
datab[8] => op_1.IN53
datab[9] => op_1.IN51
datab[10] => op_1.IN49
datab[11] => op_1.IN47
datab[12] => op_1.IN45
datab[13] => op_1.IN43
datab[14] => op_1.IN41
datab[15] => op_1.IN39
datab[16] => op_1.IN37
datab[17] => op_1.IN35
datab[18] => op_1.IN33
datab[19] => op_1.IN31
datab[20] => op_1.IN29
datab[21] => op_1.IN27
datab[22] => op_1.IN25
datab[23] => op_1.IN23
datab[24] => op_1.IN21
datab[25] => op_1.IN19
datab[26] => op_1.IN17
datab[27] => op_1.IN15
datab[28] => op_1.IN13
datab[29] => op_1.IN11
datab[30] => op_1.IN9
datab[31] => op_1.IN7
datab[32] => op_1.IN5
datab[33] => op_1.IN3
datab[34] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= pipeline_dffe[33].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= pipeline_dffe[34].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_1
dataa[0] => LPM_ADD_SUB:pip:genaa:U0.DATAA[0]
dataa[1] => LPM_ADD_SUB:pip:genaa:U0.DATAA[1]
dataa[2] => LPM_ADD_SUB:pip:genaa:U0.DATAA[2]
dataa[3] => LPM_ADD_SUB:pip:genaa:U0.DATAA[3]
dataa[4] => LPM_ADD_SUB:pip:genaa:U0.DATAA[4]
dataa[5] => LPM_ADD_SUB:pip:genaa:U0.DATAA[5]
dataa[6] => LPM_ADD_SUB:pip:genaa:U0.DATAA[6]
dataa[7] => LPM_ADD_SUB:pip:genaa:U0.DATAA[7]
dataa[8] => LPM_ADD_SUB:pip:genaa:U0.DATAA[8]
dataa[9] => LPM_ADD_SUB:pip:genaa:U0.DATAA[9]
dataa[10] => LPM_ADD_SUB:pip:genaa:U0.DATAA[10]
dataa[11] => LPM_ADD_SUB:pip:genaa:U0.DATAA[11]
dataa[12] => LPM_ADD_SUB:pip:genaa:U0.DATAA[12]
dataa[13] => LPM_ADD_SUB:pip:genaa:U0.DATAA[13]
dataa[14] => LPM_ADD_SUB:pip:genaa:U0.DATAA[14]
dataa[15] => LPM_ADD_SUB:pip:genaa:U0.DATAA[15]
dataa[16] => LPM_ADD_SUB:pip:genaa:U0.DATAA[16]
dataa[17] => LPM_ADD_SUB:pip:genaa:U0.DATAA[17]
dataa[18] => LPM_ADD_SUB:pip:genaa:U0.DATAA[18]
dataa[19] => LPM_ADD_SUB:pip:genaa:U0.DATAA[19]
dataa[20] => LPM_ADD_SUB:pip:genaa:U0.DATAA[20]
dataa[21] => LPM_ADD_SUB:pip:genaa:U0.DATAA[21]
dataa[22] => LPM_ADD_SUB:pip:genaa:U0.DATAA[22]
dataa[23] => LPM_ADD_SUB:pip:genaa:U0.DATAA[23]
dataa[24] => LPM_ADD_SUB:pip:genaa:U0.DATAA[24]
dataa[25] => LPM_ADD_SUB:pip:genaa:U0.DATAA[25]
dataa[26] => LPM_ADD_SUB:pip:genaa:U0.DATAA[26]
dataa[27] => LPM_ADD_SUB:pip:genaa:U0.DATAA[27]
dataa[28] => LPM_ADD_SUB:pip:genaa:U0.DATAA[28]
dataa[29] => LPM_ADD_SUB:pip:genaa:U0.DATAA[29]
dataa[30] => LPM_ADD_SUB:pip:genaa:U0.DATAA[30]
dataa[31] => LPM_ADD_SUB:pip:genaa:U0.DATAA[31]
dataa[32] => LPM_ADD_SUB:pip:genaa:U0.DATAA[32]
dataa[33] => LPM_ADD_SUB:pip:genaa:U0.DATAA[33]
dataa[34] => LPM_ADD_SUB:pip:genaa:U0.DATAA[35]
dataa[34] => LPM_ADD_SUB:pip:genaa:U0.DATAA[34]
datab[0] => LPM_ADD_SUB:pip:genaa:U0.DATAB[0]
datab[1] => LPM_ADD_SUB:pip:genaa:U0.DATAB[1]
datab[2] => LPM_ADD_SUB:pip:genaa:U0.DATAB[2]
datab[3] => LPM_ADD_SUB:pip:genaa:U0.DATAB[3]
datab[4] => LPM_ADD_SUB:pip:genaa:U0.DATAB[4]
datab[5] => LPM_ADD_SUB:pip:genaa:U0.DATAB[5]
datab[6] => LPM_ADD_SUB:pip:genaa:U0.DATAB[6]
datab[7] => LPM_ADD_SUB:pip:genaa:U0.DATAB[7]
datab[8] => LPM_ADD_SUB:pip:genaa:U0.DATAB[8]
datab[9] => LPM_ADD_SUB:pip:genaa:U0.DATAB[9]
datab[10] => LPM_ADD_SUB:pip:genaa:U0.DATAB[10]
datab[11] => LPM_ADD_SUB:pip:genaa:U0.DATAB[11]
datab[12] => LPM_ADD_SUB:pip:genaa:U0.DATAB[12]
datab[13] => LPM_ADD_SUB:pip:genaa:U0.DATAB[13]
datab[14] => LPM_ADD_SUB:pip:genaa:U0.DATAB[14]
datab[15] => LPM_ADD_SUB:pip:genaa:U0.DATAB[15]
datab[16] => LPM_ADD_SUB:pip:genaa:U0.DATAB[16]
datab[17] => LPM_ADD_SUB:pip:genaa:U0.DATAB[17]
datab[18] => LPM_ADD_SUB:pip:genaa:U0.DATAB[18]
datab[19] => LPM_ADD_SUB:pip:genaa:U0.DATAB[19]
datab[20] => LPM_ADD_SUB:pip:genaa:U0.DATAB[20]
datab[21] => LPM_ADD_SUB:pip:genaa:U0.DATAB[21]
datab[22] => LPM_ADD_SUB:pip:genaa:U0.DATAB[22]
datab[23] => LPM_ADD_SUB:pip:genaa:U0.DATAB[23]
datab[24] => LPM_ADD_SUB:pip:genaa:U0.DATAB[24]
datab[25] => LPM_ADD_SUB:pip:genaa:U0.DATAB[25]
datab[26] => LPM_ADD_SUB:pip:genaa:U0.DATAB[26]
datab[27] => LPM_ADD_SUB:pip:genaa:U0.DATAB[27]
datab[28] => LPM_ADD_SUB:pip:genaa:U0.DATAB[28]
datab[29] => LPM_ADD_SUB:pip:genaa:U0.DATAB[29]
datab[30] => LPM_ADD_SUB:pip:genaa:U0.DATAB[30]
datab[31] => LPM_ADD_SUB:pip:genaa:U0.DATAB[31]
datab[32] => LPM_ADD_SUB:pip:genaa:U0.DATAB[32]
datab[33] => LPM_ADD_SUB:pip:genaa:U0.DATAB[33]
datab[34] => LPM_ADD_SUB:pip:genaa:U0.DATAB[35]
datab[34] => LPM_ADD_SUB:pip:genaa:U0.DATAB[34]
clock => LPM_ADD_SUB:pip:genaa:U0.CLOCK
ena => LPM_ADD_SUB:pip:genaa:U0.CLKEN
aclr => aclr_i.IN0
user_aclr => aclr_i.IN1
seq_sclr => ~NO_FANOUT~
result[0] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[0]
result[1] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[1]
result[2] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[2]
result[3] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[3]
result[4] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[4]
result[5] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[5]
result[6] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[6]
result[7] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[7]
result[8] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[8]
result[9] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[9]
result[10] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[10]
result[11] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[11]
result[12] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[12]
result[13] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[13]
result[14] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[14]
result[15] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[15]
result[16] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[16]
result[17] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[17]
result[18] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[18]
result[19] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[19]
result[20] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[20]
result[21] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[21]
result[22] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[22]
result[23] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[23]
result[24] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[24]
result[25] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[25]
result[26] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[26]
result[27] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[27]
result[28] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[28]
result[29] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[29]
result[30] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[30]
result[31] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[31]
result[32] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[32]
result[33] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[33]
result[34] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[34]
result[35] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[35]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_1|LPM_ADD_SUB:\pip:genaa:U0
dataa[0] => add_sub_hph:auto_generated.dataa[0]
dataa[1] => add_sub_hph:auto_generated.dataa[1]
dataa[2] => add_sub_hph:auto_generated.dataa[2]
dataa[3] => add_sub_hph:auto_generated.dataa[3]
dataa[4] => add_sub_hph:auto_generated.dataa[4]
dataa[5] => add_sub_hph:auto_generated.dataa[5]
dataa[6] => add_sub_hph:auto_generated.dataa[6]
dataa[7] => add_sub_hph:auto_generated.dataa[7]
dataa[8] => add_sub_hph:auto_generated.dataa[8]
dataa[9] => add_sub_hph:auto_generated.dataa[9]
dataa[10] => add_sub_hph:auto_generated.dataa[10]
dataa[11] => add_sub_hph:auto_generated.dataa[11]
dataa[12] => add_sub_hph:auto_generated.dataa[12]
dataa[13] => add_sub_hph:auto_generated.dataa[13]
dataa[14] => add_sub_hph:auto_generated.dataa[14]
dataa[15] => add_sub_hph:auto_generated.dataa[15]
dataa[16] => add_sub_hph:auto_generated.dataa[16]
dataa[17] => add_sub_hph:auto_generated.dataa[17]
dataa[18] => add_sub_hph:auto_generated.dataa[18]
dataa[19] => add_sub_hph:auto_generated.dataa[19]
dataa[20] => add_sub_hph:auto_generated.dataa[20]
dataa[21] => add_sub_hph:auto_generated.dataa[21]
dataa[22] => add_sub_hph:auto_generated.dataa[22]
dataa[23] => add_sub_hph:auto_generated.dataa[23]
dataa[24] => add_sub_hph:auto_generated.dataa[24]
dataa[25] => add_sub_hph:auto_generated.dataa[25]
dataa[26] => add_sub_hph:auto_generated.dataa[26]
dataa[27] => add_sub_hph:auto_generated.dataa[27]
dataa[28] => add_sub_hph:auto_generated.dataa[28]
dataa[29] => add_sub_hph:auto_generated.dataa[29]
dataa[30] => add_sub_hph:auto_generated.dataa[30]
dataa[31] => add_sub_hph:auto_generated.dataa[31]
dataa[32] => add_sub_hph:auto_generated.dataa[32]
dataa[33] => add_sub_hph:auto_generated.dataa[33]
dataa[34] => add_sub_hph:auto_generated.dataa[34]
dataa[35] => add_sub_hph:auto_generated.dataa[35]
datab[0] => add_sub_hph:auto_generated.datab[0]
datab[1] => add_sub_hph:auto_generated.datab[1]
datab[2] => add_sub_hph:auto_generated.datab[2]
datab[3] => add_sub_hph:auto_generated.datab[3]
datab[4] => add_sub_hph:auto_generated.datab[4]
datab[5] => add_sub_hph:auto_generated.datab[5]
datab[6] => add_sub_hph:auto_generated.datab[6]
datab[7] => add_sub_hph:auto_generated.datab[7]
datab[8] => add_sub_hph:auto_generated.datab[8]
datab[9] => add_sub_hph:auto_generated.datab[9]
datab[10] => add_sub_hph:auto_generated.datab[10]
datab[11] => add_sub_hph:auto_generated.datab[11]
datab[12] => add_sub_hph:auto_generated.datab[12]
datab[13] => add_sub_hph:auto_generated.datab[13]
datab[14] => add_sub_hph:auto_generated.datab[14]
datab[15] => add_sub_hph:auto_generated.datab[15]
datab[16] => add_sub_hph:auto_generated.datab[16]
datab[17] => add_sub_hph:auto_generated.datab[17]
datab[18] => add_sub_hph:auto_generated.datab[18]
datab[19] => add_sub_hph:auto_generated.datab[19]
datab[20] => add_sub_hph:auto_generated.datab[20]
datab[21] => add_sub_hph:auto_generated.datab[21]
datab[22] => add_sub_hph:auto_generated.datab[22]
datab[23] => add_sub_hph:auto_generated.datab[23]
datab[24] => add_sub_hph:auto_generated.datab[24]
datab[25] => add_sub_hph:auto_generated.datab[25]
datab[26] => add_sub_hph:auto_generated.datab[26]
datab[27] => add_sub_hph:auto_generated.datab[27]
datab[28] => add_sub_hph:auto_generated.datab[28]
datab[29] => add_sub_hph:auto_generated.datab[29]
datab[30] => add_sub_hph:auto_generated.datab[30]
datab[31] => add_sub_hph:auto_generated.datab[31]
datab[32] => add_sub_hph:auto_generated.datab[32]
datab[33] => add_sub_hph:auto_generated.datab[33]
datab[34] => add_sub_hph:auto_generated.datab[34]
datab[35] => add_sub_hph:auto_generated.datab[35]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_hph:auto_generated.clock
aclr => add_sub_hph:auto_generated.aclr
clken => add_sub_hph:auto_generated.clken
result[0] <= add_sub_hph:auto_generated.result[0]
result[1] <= add_sub_hph:auto_generated.result[1]
result[2] <= add_sub_hph:auto_generated.result[2]
result[3] <= add_sub_hph:auto_generated.result[3]
result[4] <= add_sub_hph:auto_generated.result[4]
result[5] <= add_sub_hph:auto_generated.result[5]
result[6] <= add_sub_hph:auto_generated.result[6]
result[7] <= add_sub_hph:auto_generated.result[7]
result[8] <= add_sub_hph:auto_generated.result[8]
result[9] <= add_sub_hph:auto_generated.result[9]
result[10] <= add_sub_hph:auto_generated.result[10]
result[11] <= add_sub_hph:auto_generated.result[11]
result[12] <= add_sub_hph:auto_generated.result[12]
result[13] <= add_sub_hph:auto_generated.result[13]
result[14] <= add_sub_hph:auto_generated.result[14]
result[15] <= add_sub_hph:auto_generated.result[15]
result[16] <= add_sub_hph:auto_generated.result[16]
result[17] <= add_sub_hph:auto_generated.result[17]
result[18] <= add_sub_hph:auto_generated.result[18]
result[19] <= add_sub_hph:auto_generated.result[19]
result[20] <= add_sub_hph:auto_generated.result[20]
result[21] <= add_sub_hph:auto_generated.result[21]
result[22] <= add_sub_hph:auto_generated.result[22]
result[23] <= add_sub_hph:auto_generated.result[23]
result[24] <= add_sub_hph:auto_generated.result[24]
result[25] <= add_sub_hph:auto_generated.result[25]
result[26] <= add_sub_hph:auto_generated.result[26]
result[27] <= add_sub_hph:auto_generated.result[27]
result[28] <= add_sub_hph:auto_generated.result[28]
result[29] <= add_sub_hph:auto_generated.result[29]
result[30] <= add_sub_hph:auto_generated.result[30]
result[31] <= add_sub_hph:auto_generated.result[31]
result[32] <= add_sub_hph:auto_generated.result[32]
result[33] <= add_sub_hph:auto_generated.result[33]
result[34] <= add_sub_hph:auto_generated.result[34]
result[35] <= add_sub_hph:auto_generated.result[35]
cout <= <GND>
overflow <= <GND>


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_1|LPM_ADD_SUB:\pip:genaa:U0|add_sub_hph:auto_generated
aclr => pipeline_dffe[35].IN0
clken => pipeline_dffe[35].ENA
clken => pipeline_dffe[34].ENA
clken => pipeline_dffe[33].ENA
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[35].CLK
clock => pipeline_dffe[34].CLK
clock => pipeline_dffe[33].CLK
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN70
dataa[1] => op_1.IN68
dataa[2] => op_1.IN66
dataa[3] => op_1.IN64
dataa[4] => op_1.IN62
dataa[5] => op_1.IN60
dataa[6] => op_1.IN58
dataa[7] => op_1.IN56
dataa[8] => op_1.IN54
dataa[9] => op_1.IN52
dataa[10] => op_1.IN50
dataa[11] => op_1.IN48
dataa[12] => op_1.IN46
dataa[13] => op_1.IN44
dataa[14] => op_1.IN42
dataa[15] => op_1.IN40
dataa[16] => op_1.IN38
dataa[17] => op_1.IN36
dataa[18] => op_1.IN34
dataa[19] => op_1.IN32
dataa[20] => op_1.IN30
dataa[21] => op_1.IN28
dataa[22] => op_1.IN26
dataa[23] => op_1.IN24
dataa[24] => op_1.IN22
dataa[25] => op_1.IN20
dataa[26] => op_1.IN18
dataa[27] => op_1.IN16
dataa[28] => op_1.IN14
dataa[29] => op_1.IN12
dataa[30] => op_1.IN10
dataa[31] => op_1.IN8
dataa[32] => op_1.IN6
dataa[33] => op_1.IN4
dataa[34] => op_1.IN2
dataa[35] => op_1.IN0
datab[0] => op_1.IN71
datab[1] => op_1.IN69
datab[2] => op_1.IN67
datab[3] => op_1.IN65
datab[4] => op_1.IN63
datab[5] => op_1.IN61
datab[6] => op_1.IN59
datab[7] => op_1.IN57
datab[8] => op_1.IN55
datab[9] => op_1.IN53
datab[10] => op_1.IN51
datab[11] => op_1.IN49
datab[12] => op_1.IN47
datab[13] => op_1.IN45
datab[14] => op_1.IN43
datab[15] => op_1.IN41
datab[16] => op_1.IN39
datab[17] => op_1.IN37
datab[18] => op_1.IN35
datab[19] => op_1.IN33
datab[20] => op_1.IN31
datab[21] => op_1.IN29
datab[22] => op_1.IN27
datab[23] => op_1.IN25
datab[24] => op_1.IN23
datab[25] => op_1.IN21
datab[26] => op_1.IN19
datab[27] => op_1.IN17
datab[28] => op_1.IN15
datab[29] => op_1.IN13
datab[30] => op_1.IN11
datab[31] => op_1.IN9
datab[32] => op_1.IN7
datab[33] => op_1.IN5
datab[34] => op_1.IN3
datab[35] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= pipeline_dffe[33].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= pipeline_dffe[34].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= pipeline_dffe[35].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2
dataa[0] => LPM_ADD_SUB:pip:genaa:U0.DATAA[0]
dataa[1] => LPM_ADD_SUB:pip:genaa:U0.DATAA[1]
dataa[2] => LPM_ADD_SUB:pip:genaa:U0.DATAA[2]
dataa[3] => LPM_ADD_SUB:pip:genaa:U0.DATAA[3]
dataa[4] => LPM_ADD_SUB:pip:genaa:U0.DATAA[4]
dataa[5] => LPM_ADD_SUB:pip:genaa:U0.DATAA[5]
dataa[6] => LPM_ADD_SUB:pip:genaa:U0.DATAA[6]
dataa[7] => LPM_ADD_SUB:pip:genaa:U0.DATAA[7]
dataa[8] => LPM_ADD_SUB:pip:genaa:U0.DATAA[8]
dataa[9] => LPM_ADD_SUB:pip:genaa:U0.DATAA[9]
dataa[10] => LPM_ADD_SUB:pip:genaa:U0.DATAA[10]
dataa[11] => LPM_ADD_SUB:pip:genaa:U0.DATAA[11]
dataa[12] => LPM_ADD_SUB:pip:genaa:U0.DATAA[12]
dataa[13] => LPM_ADD_SUB:pip:genaa:U0.DATAA[13]
dataa[14] => LPM_ADD_SUB:pip:genaa:U0.DATAA[14]
dataa[15] => LPM_ADD_SUB:pip:genaa:U0.DATAA[15]
dataa[16] => LPM_ADD_SUB:pip:genaa:U0.DATAA[16]
dataa[17] => LPM_ADD_SUB:pip:genaa:U0.DATAA[17]
dataa[18] => LPM_ADD_SUB:pip:genaa:U0.DATAA[18]
dataa[19] => LPM_ADD_SUB:pip:genaa:U0.DATAA[19]
dataa[20] => LPM_ADD_SUB:pip:genaa:U0.DATAA[20]
dataa[21] => LPM_ADD_SUB:pip:genaa:U0.DATAA[21]
dataa[22] => LPM_ADD_SUB:pip:genaa:U0.DATAA[22]
dataa[23] => LPM_ADD_SUB:pip:genaa:U0.DATAA[23]
dataa[24] => LPM_ADD_SUB:pip:genaa:U0.DATAA[24]
dataa[25] => LPM_ADD_SUB:pip:genaa:U0.DATAA[25]
dataa[26] => LPM_ADD_SUB:pip:genaa:U0.DATAA[26]
dataa[27] => LPM_ADD_SUB:pip:genaa:U0.DATAA[27]
dataa[28] => LPM_ADD_SUB:pip:genaa:U0.DATAA[28]
dataa[29] => LPM_ADD_SUB:pip:genaa:U0.DATAA[29]
dataa[30] => LPM_ADD_SUB:pip:genaa:U0.DATAA[30]
dataa[31] => LPM_ADD_SUB:pip:genaa:U0.DATAA[31]
dataa[32] => LPM_ADD_SUB:pip:genaa:U0.DATAA[32]
dataa[33] => LPM_ADD_SUB:pip:genaa:U0.DATAA[33]
dataa[34] => LPM_ADD_SUB:pip:genaa:U0.DATAA[35]
dataa[34] => LPM_ADD_SUB:pip:genaa:U0.DATAA[34]
datab[0] => LPM_ADD_SUB:pip:genaa:U0.DATAB[0]
datab[1] => LPM_ADD_SUB:pip:genaa:U0.DATAB[1]
datab[2] => LPM_ADD_SUB:pip:genaa:U0.DATAB[2]
datab[3] => LPM_ADD_SUB:pip:genaa:U0.DATAB[3]
datab[4] => LPM_ADD_SUB:pip:genaa:U0.DATAB[4]
datab[5] => LPM_ADD_SUB:pip:genaa:U0.DATAB[5]
datab[6] => LPM_ADD_SUB:pip:genaa:U0.DATAB[6]
datab[7] => LPM_ADD_SUB:pip:genaa:U0.DATAB[7]
datab[8] => LPM_ADD_SUB:pip:genaa:U0.DATAB[8]
datab[9] => LPM_ADD_SUB:pip:genaa:U0.DATAB[9]
datab[10] => LPM_ADD_SUB:pip:genaa:U0.DATAB[10]
datab[11] => LPM_ADD_SUB:pip:genaa:U0.DATAB[11]
datab[12] => LPM_ADD_SUB:pip:genaa:U0.DATAB[12]
datab[13] => LPM_ADD_SUB:pip:genaa:U0.DATAB[13]
datab[14] => LPM_ADD_SUB:pip:genaa:U0.DATAB[14]
datab[15] => LPM_ADD_SUB:pip:genaa:U0.DATAB[15]
datab[16] => LPM_ADD_SUB:pip:genaa:U0.DATAB[16]
datab[17] => LPM_ADD_SUB:pip:genaa:U0.DATAB[17]
datab[18] => LPM_ADD_SUB:pip:genaa:U0.DATAB[18]
datab[19] => LPM_ADD_SUB:pip:genaa:U0.DATAB[19]
datab[20] => LPM_ADD_SUB:pip:genaa:U0.DATAB[20]
datab[21] => LPM_ADD_SUB:pip:genaa:U0.DATAB[21]
datab[22] => LPM_ADD_SUB:pip:genaa:U0.DATAB[22]
datab[23] => LPM_ADD_SUB:pip:genaa:U0.DATAB[23]
datab[24] => LPM_ADD_SUB:pip:genaa:U0.DATAB[24]
datab[25] => LPM_ADD_SUB:pip:genaa:U0.DATAB[25]
datab[26] => LPM_ADD_SUB:pip:genaa:U0.DATAB[26]
datab[27] => LPM_ADD_SUB:pip:genaa:U0.DATAB[27]
datab[28] => LPM_ADD_SUB:pip:genaa:U0.DATAB[28]
datab[29] => LPM_ADD_SUB:pip:genaa:U0.DATAB[29]
datab[30] => LPM_ADD_SUB:pip:genaa:U0.DATAB[30]
datab[31] => LPM_ADD_SUB:pip:genaa:U0.DATAB[31]
datab[32] => LPM_ADD_SUB:pip:genaa:U0.DATAB[32]
datab[33] => LPM_ADD_SUB:pip:genaa:U0.DATAB[33]
datab[34] => LPM_ADD_SUB:pip:genaa:U0.DATAB[35]
datab[34] => LPM_ADD_SUB:pip:genaa:U0.DATAB[34]
clock => LPM_ADD_SUB:pip:genaa:U0.CLOCK
ena => LPM_ADD_SUB:pip:genaa:U0.CLKEN
aclr => aclr_i.IN0
user_aclr => aclr_i.IN1
seq_sclr => ~NO_FANOUT~
result[0] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[0]
result[1] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[1]
result[2] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[2]
result[3] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[3]
result[4] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[4]
result[5] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[5]
result[6] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[6]
result[7] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[7]
result[8] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[8]
result[9] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[9]
result[10] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[10]
result[11] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[11]
result[12] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[12]
result[13] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[13]
result[14] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[14]
result[15] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[15]
result[16] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[16]
result[17] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[17]
result[18] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[18]
result[19] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[19]
result[20] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[20]
result[21] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[21]
result[22] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[22]
result[23] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[23]
result[24] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[24]
result[25] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[25]
result[26] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[26]
result[27] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[27]
result[28] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[28]
result[29] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[29]
result[30] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[30]
result[31] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[31]
result[32] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[32]
result[33] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[33]
result[34] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[34]
result[35] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[35]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|LPM_ADD_SUB:\pip:genaa:U0
dataa[0] => add_sub_hph:auto_generated.dataa[0]
dataa[1] => add_sub_hph:auto_generated.dataa[1]
dataa[2] => add_sub_hph:auto_generated.dataa[2]
dataa[3] => add_sub_hph:auto_generated.dataa[3]
dataa[4] => add_sub_hph:auto_generated.dataa[4]
dataa[5] => add_sub_hph:auto_generated.dataa[5]
dataa[6] => add_sub_hph:auto_generated.dataa[6]
dataa[7] => add_sub_hph:auto_generated.dataa[7]
dataa[8] => add_sub_hph:auto_generated.dataa[8]
dataa[9] => add_sub_hph:auto_generated.dataa[9]
dataa[10] => add_sub_hph:auto_generated.dataa[10]
dataa[11] => add_sub_hph:auto_generated.dataa[11]
dataa[12] => add_sub_hph:auto_generated.dataa[12]
dataa[13] => add_sub_hph:auto_generated.dataa[13]
dataa[14] => add_sub_hph:auto_generated.dataa[14]
dataa[15] => add_sub_hph:auto_generated.dataa[15]
dataa[16] => add_sub_hph:auto_generated.dataa[16]
dataa[17] => add_sub_hph:auto_generated.dataa[17]
dataa[18] => add_sub_hph:auto_generated.dataa[18]
dataa[19] => add_sub_hph:auto_generated.dataa[19]
dataa[20] => add_sub_hph:auto_generated.dataa[20]
dataa[21] => add_sub_hph:auto_generated.dataa[21]
dataa[22] => add_sub_hph:auto_generated.dataa[22]
dataa[23] => add_sub_hph:auto_generated.dataa[23]
dataa[24] => add_sub_hph:auto_generated.dataa[24]
dataa[25] => add_sub_hph:auto_generated.dataa[25]
dataa[26] => add_sub_hph:auto_generated.dataa[26]
dataa[27] => add_sub_hph:auto_generated.dataa[27]
dataa[28] => add_sub_hph:auto_generated.dataa[28]
dataa[29] => add_sub_hph:auto_generated.dataa[29]
dataa[30] => add_sub_hph:auto_generated.dataa[30]
dataa[31] => add_sub_hph:auto_generated.dataa[31]
dataa[32] => add_sub_hph:auto_generated.dataa[32]
dataa[33] => add_sub_hph:auto_generated.dataa[33]
dataa[34] => add_sub_hph:auto_generated.dataa[34]
dataa[35] => add_sub_hph:auto_generated.dataa[35]
datab[0] => add_sub_hph:auto_generated.datab[0]
datab[1] => add_sub_hph:auto_generated.datab[1]
datab[2] => add_sub_hph:auto_generated.datab[2]
datab[3] => add_sub_hph:auto_generated.datab[3]
datab[4] => add_sub_hph:auto_generated.datab[4]
datab[5] => add_sub_hph:auto_generated.datab[5]
datab[6] => add_sub_hph:auto_generated.datab[6]
datab[7] => add_sub_hph:auto_generated.datab[7]
datab[8] => add_sub_hph:auto_generated.datab[8]
datab[9] => add_sub_hph:auto_generated.datab[9]
datab[10] => add_sub_hph:auto_generated.datab[10]
datab[11] => add_sub_hph:auto_generated.datab[11]
datab[12] => add_sub_hph:auto_generated.datab[12]
datab[13] => add_sub_hph:auto_generated.datab[13]
datab[14] => add_sub_hph:auto_generated.datab[14]
datab[15] => add_sub_hph:auto_generated.datab[15]
datab[16] => add_sub_hph:auto_generated.datab[16]
datab[17] => add_sub_hph:auto_generated.datab[17]
datab[18] => add_sub_hph:auto_generated.datab[18]
datab[19] => add_sub_hph:auto_generated.datab[19]
datab[20] => add_sub_hph:auto_generated.datab[20]
datab[21] => add_sub_hph:auto_generated.datab[21]
datab[22] => add_sub_hph:auto_generated.datab[22]
datab[23] => add_sub_hph:auto_generated.datab[23]
datab[24] => add_sub_hph:auto_generated.datab[24]
datab[25] => add_sub_hph:auto_generated.datab[25]
datab[26] => add_sub_hph:auto_generated.datab[26]
datab[27] => add_sub_hph:auto_generated.datab[27]
datab[28] => add_sub_hph:auto_generated.datab[28]
datab[29] => add_sub_hph:auto_generated.datab[29]
datab[30] => add_sub_hph:auto_generated.datab[30]
datab[31] => add_sub_hph:auto_generated.datab[31]
datab[32] => add_sub_hph:auto_generated.datab[32]
datab[33] => add_sub_hph:auto_generated.datab[33]
datab[34] => add_sub_hph:auto_generated.datab[34]
datab[35] => add_sub_hph:auto_generated.datab[35]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_hph:auto_generated.clock
aclr => add_sub_hph:auto_generated.aclr
clken => add_sub_hph:auto_generated.clken
result[0] <= add_sub_hph:auto_generated.result[0]
result[1] <= add_sub_hph:auto_generated.result[1]
result[2] <= add_sub_hph:auto_generated.result[2]
result[3] <= add_sub_hph:auto_generated.result[3]
result[4] <= add_sub_hph:auto_generated.result[4]
result[5] <= add_sub_hph:auto_generated.result[5]
result[6] <= add_sub_hph:auto_generated.result[6]
result[7] <= add_sub_hph:auto_generated.result[7]
result[8] <= add_sub_hph:auto_generated.result[8]
result[9] <= add_sub_hph:auto_generated.result[9]
result[10] <= add_sub_hph:auto_generated.result[10]
result[11] <= add_sub_hph:auto_generated.result[11]
result[12] <= add_sub_hph:auto_generated.result[12]
result[13] <= add_sub_hph:auto_generated.result[13]
result[14] <= add_sub_hph:auto_generated.result[14]
result[15] <= add_sub_hph:auto_generated.result[15]
result[16] <= add_sub_hph:auto_generated.result[16]
result[17] <= add_sub_hph:auto_generated.result[17]
result[18] <= add_sub_hph:auto_generated.result[18]
result[19] <= add_sub_hph:auto_generated.result[19]
result[20] <= add_sub_hph:auto_generated.result[20]
result[21] <= add_sub_hph:auto_generated.result[21]
result[22] <= add_sub_hph:auto_generated.result[22]
result[23] <= add_sub_hph:auto_generated.result[23]
result[24] <= add_sub_hph:auto_generated.result[24]
result[25] <= add_sub_hph:auto_generated.result[25]
result[26] <= add_sub_hph:auto_generated.result[26]
result[27] <= add_sub_hph:auto_generated.result[27]
result[28] <= add_sub_hph:auto_generated.result[28]
result[29] <= add_sub_hph:auto_generated.result[29]
result[30] <= add_sub_hph:auto_generated.result[30]
result[31] <= add_sub_hph:auto_generated.result[31]
result[32] <= add_sub_hph:auto_generated.result[32]
result[33] <= add_sub_hph:auto_generated.result[33]
result[34] <= add_sub_hph:auto_generated.result[34]
result[35] <= add_sub_hph:auto_generated.result[35]
cout <= <GND>
overflow <= <GND>


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_2_2|LPM_ADD_SUB:\pip:genaa:U0|add_sub_hph:auto_generated
aclr => pipeline_dffe[35].IN0
clken => pipeline_dffe[35].ENA
clken => pipeline_dffe[34].ENA
clken => pipeline_dffe[33].ENA
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[35].CLK
clock => pipeline_dffe[34].CLK
clock => pipeline_dffe[33].CLK
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN70
dataa[1] => op_1.IN68
dataa[2] => op_1.IN66
dataa[3] => op_1.IN64
dataa[4] => op_1.IN62
dataa[5] => op_1.IN60
dataa[6] => op_1.IN58
dataa[7] => op_1.IN56
dataa[8] => op_1.IN54
dataa[9] => op_1.IN52
dataa[10] => op_1.IN50
dataa[11] => op_1.IN48
dataa[12] => op_1.IN46
dataa[13] => op_1.IN44
dataa[14] => op_1.IN42
dataa[15] => op_1.IN40
dataa[16] => op_1.IN38
dataa[17] => op_1.IN36
dataa[18] => op_1.IN34
dataa[19] => op_1.IN32
dataa[20] => op_1.IN30
dataa[21] => op_1.IN28
dataa[22] => op_1.IN26
dataa[23] => op_1.IN24
dataa[24] => op_1.IN22
dataa[25] => op_1.IN20
dataa[26] => op_1.IN18
dataa[27] => op_1.IN16
dataa[28] => op_1.IN14
dataa[29] => op_1.IN12
dataa[30] => op_1.IN10
dataa[31] => op_1.IN8
dataa[32] => op_1.IN6
dataa[33] => op_1.IN4
dataa[34] => op_1.IN2
dataa[35] => op_1.IN0
datab[0] => op_1.IN71
datab[1] => op_1.IN69
datab[2] => op_1.IN67
datab[3] => op_1.IN65
datab[4] => op_1.IN63
datab[5] => op_1.IN61
datab[6] => op_1.IN59
datab[7] => op_1.IN57
datab[8] => op_1.IN55
datab[9] => op_1.IN53
datab[10] => op_1.IN51
datab[11] => op_1.IN49
datab[12] => op_1.IN47
datab[13] => op_1.IN45
datab[14] => op_1.IN43
datab[15] => op_1.IN41
datab[16] => op_1.IN39
datab[17] => op_1.IN37
datab[18] => op_1.IN35
datab[19] => op_1.IN33
datab[20] => op_1.IN31
datab[21] => op_1.IN29
datab[22] => op_1.IN27
datab[23] => op_1.IN25
datab[24] => op_1.IN23
datab[25] => op_1.IN21
datab[26] => op_1.IN19
datab[27] => op_1.IN17
datab[28] => op_1.IN15
datab[29] => op_1.IN13
datab[30] => op_1.IN11
datab[31] => op_1.IN9
datab[32] => op_1.IN7
datab[33] => op_1.IN5
datab[34] => op_1.IN3
datab[35] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= pipeline_dffe[33].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= pipeline_dffe[34].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= pipeline_dffe[35].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_3_1
dataa[0] => LPM_ADD_SUB:pip:genaa:U0.DATAA[0]
dataa[1] => LPM_ADD_SUB:pip:genaa:U0.DATAA[1]
dataa[2] => LPM_ADD_SUB:pip:genaa:U0.DATAA[2]
dataa[3] => LPM_ADD_SUB:pip:genaa:U0.DATAA[3]
dataa[4] => LPM_ADD_SUB:pip:genaa:U0.DATAA[4]
dataa[5] => LPM_ADD_SUB:pip:genaa:U0.DATAA[5]
dataa[6] => LPM_ADD_SUB:pip:genaa:U0.DATAA[6]
dataa[7] => LPM_ADD_SUB:pip:genaa:U0.DATAA[7]
dataa[8] => LPM_ADD_SUB:pip:genaa:U0.DATAA[8]
dataa[9] => LPM_ADD_SUB:pip:genaa:U0.DATAA[9]
dataa[10] => LPM_ADD_SUB:pip:genaa:U0.DATAA[10]
dataa[11] => LPM_ADD_SUB:pip:genaa:U0.DATAA[11]
dataa[12] => LPM_ADD_SUB:pip:genaa:U0.DATAA[12]
dataa[13] => LPM_ADD_SUB:pip:genaa:U0.DATAA[13]
dataa[14] => LPM_ADD_SUB:pip:genaa:U0.DATAA[14]
dataa[15] => LPM_ADD_SUB:pip:genaa:U0.DATAA[15]
dataa[16] => LPM_ADD_SUB:pip:genaa:U0.DATAA[16]
dataa[17] => LPM_ADD_SUB:pip:genaa:U0.DATAA[17]
dataa[18] => LPM_ADD_SUB:pip:genaa:U0.DATAA[18]
dataa[19] => LPM_ADD_SUB:pip:genaa:U0.DATAA[19]
dataa[20] => LPM_ADD_SUB:pip:genaa:U0.DATAA[20]
dataa[21] => LPM_ADD_SUB:pip:genaa:U0.DATAA[21]
dataa[22] => LPM_ADD_SUB:pip:genaa:U0.DATAA[22]
dataa[23] => LPM_ADD_SUB:pip:genaa:U0.DATAA[23]
dataa[24] => LPM_ADD_SUB:pip:genaa:U0.DATAA[24]
dataa[25] => LPM_ADD_SUB:pip:genaa:U0.DATAA[25]
dataa[26] => LPM_ADD_SUB:pip:genaa:U0.DATAA[26]
dataa[27] => LPM_ADD_SUB:pip:genaa:U0.DATAA[27]
dataa[28] => LPM_ADD_SUB:pip:genaa:U0.DATAA[28]
dataa[29] => LPM_ADD_SUB:pip:genaa:U0.DATAA[29]
dataa[30] => LPM_ADD_SUB:pip:genaa:U0.DATAA[30]
dataa[31] => LPM_ADD_SUB:pip:genaa:U0.DATAA[31]
dataa[32] => LPM_ADD_SUB:pip:genaa:U0.DATAA[32]
dataa[33] => LPM_ADD_SUB:pip:genaa:U0.DATAA[33]
dataa[34] => LPM_ADD_SUB:pip:genaa:U0.DATAA[34]
dataa[35] => LPM_ADD_SUB:pip:genaa:U0.DATAA[36]
dataa[35] => LPM_ADD_SUB:pip:genaa:U0.DATAA[35]
datab[0] => LPM_ADD_SUB:pip:genaa:U0.DATAB[0]
datab[1] => LPM_ADD_SUB:pip:genaa:U0.DATAB[1]
datab[2] => LPM_ADD_SUB:pip:genaa:U0.DATAB[2]
datab[3] => LPM_ADD_SUB:pip:genaa:U0.DATAB[3]
datab[4] => LPM_ADD_SUB:pip:genaa:U0.DATAB[4]
datab[5] => LPM_ADD_SUB:pip:genaa:U0.DATAB[5]
datab[6] => LPM_ADD_SUB:pip:genaa:U0.DATAB[6]
datab[7] => LPM_ADD_SUB:pip:genaa:U0.DATAB[7]
datab[8] => LPM_ADD_SUB:pip:genaa:U0.DATAB[8]
datab[9] => LPM_ADD_SUB:pip:genaa:U0.DATAB[9]
datab[10] => LPM_ADD_SUB:pip:genaa:U0.DATAB[10]
datab[11] => LPM_ADD_SUB:pip:genaa:U0.DATAB[11]
datab[12] => LPM_ADD_SUB:pip:genaa:U0.DATAB[12]
datab[13] => LPM_ADD_SUB:pip:genaa:U0.DATAB[13]
datab[14] => LPM_ADD_SUB:pip:genaa:U0.DATAB[14]
datab[15] => LPM_ADD_SUB:pip:genaa:U0.DATAB[15]
datab[16] => LPM_ADD_SUB:pip:genaa:U0.DATAB[16]
datab[17] => LPM_ADD_SUB:pip:genaa:U0.DATAB[17]
datab[18] => LPM_ADD_SUB:pip:genaa:U0.DATAB[18]
datab[19] => LPM_ADD_SUB:pip:genaa:U0.DATAB[19]
datab[20] => LPM_ADD_SUB:pip:genaa:U0.DATAB[20]
datab[21] => LPM_ADD_SUB:pip:genaa:U0.DATAB[21]
datab[22] => LPM_ADD_SUB:pip:genaa:U0.DATAB[22]
datab[23] => LPM_ADD_SUB:pip:genaa:U0.DATAB[23]
datab[24] => LPM_ADD_SUB:pip:genaa:U0.DATAB[24]
datab[25] => LPM_ADD_SUB:pip:genaa:U0.DATAB[25]
datab[26] => LPM_ADD_SUB:pip:genaa:U0.DATAB[26]
datab[27] => LPM_ADD_SUB:pip:genaa:U0.DATAB[27]
datab[28] => LPM_ADD_SUB:pip:genaa:U0.DATAB[28]
datab[29] => LPM_ADD_SUB:pip:genaa:U0.DATAB[29]
datab[30] => LPM_ADD_SUB:pip:genaa:U0.DATAB[30]
datab[31] => LPM_ADD_SUB:pip:genaa:U0.DATAB[31]
datab[32] => LPM_ADD_SUB:pip:genaa:U0.DATAB[32]
datab[33] => LPM_ADD_SUB:pip:genaa:U0.DATAB[33]
datab[34] => LPM_ADD_SUB:pip:genaa:U0.DATAB[34]
datab[35] => LPM_ADD_SUB:pip:genaa:U0.DATAB[36]
datab[35] => LPM_ADD_SUB:pip:genaa:U0.DATAB[35]
clock => LPM_ADD_SUB:pip:genaa:U0.CLOCK
ena => LPM_ADD_SUB:pip:genaa:U0.CLKEN
aclr => aclr_i.IN0
user_aclr => aclr_i.IN1
seq_sclr => ~NO_FANOUT~
result[0] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[0]
result[1] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[1]
result[2] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[2]
result[3] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[3]
result[4] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[4]
result[5] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[5]
result[6] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[6]
result[7] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[7]
result[8] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[8]
result[9] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[9]
result[10] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[10]
result[11] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[11]
result[12] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[12]
result[13] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[13]
result[14] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[14]
result[15] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[15]
result[16] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[16]
result[17] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[17]
result[18] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[18]
result[19] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[19]
result[20] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[20]
result[21] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[21]
result[22] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[22]
result[23] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[23]
result[24] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[24]
result[25] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[25]
result[26] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[26]
result[27] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[27]
result[28] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[28]
result[29] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[29]
result[30] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[30]
result[31] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[31]
result[32] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[32]
result[33] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[33]
result[34] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[34]
result[35] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[35]
result[36] <= LPM_ADD_SUB:pip:genaa:U0.RESULT[36]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_3_1|LPM_ADD_SUB:\pip:genaa:U0
dataa[0] => add_sub_iph:auto_generated.dataa[0]
dataa[1] => add_sub_iph:auto_generated.dataa[1]
dataa[2] => add_sub_iph:auto_generated.dataa[2]
dataa[3] => add_sub_iph:auto_generated.dataa[3]
dataa[4] => add_sub_iph:auto_generated.dataa[4]
dataa[5] => add_sub_iph:auto_generated.dataa[5]
dataa[6] => add_sub_iph:auto_generated.dataa[6]
dataa[7] => add_sub_iph:auto_generated.dataa[7]
dataa[8] => add_sub_iph:auto_generated.dataa[8]
dataa[9] => add_sub_iph:auto_generated.dataa[9]
dataa[10] => add_sub_iph:auto_generated.dataa[10]
dataa[11] => add_sub_iph:auto_generated.dataa[11]
dataa[12] => add_sub_iph:auto_generated.dataa[12]
dataa[13] => add_sub_iph:auto_generated.dataa[13]
dataa[14] => add_sub_iph:auto_generated.dataa[14]
dataa[15] => add_sub_iph:auto_generated.dataa[15]
dataa[16] => add_sub_iph:auto_generated.dataa[16]
dataa[17] => add_sub_iph:auto_generated.dataa[17]
dataa[18] => add_sub_iph:auto_generated.dataa[18]
dataa[19] => add_sub_iph:auto_generated.dataa[19]
dataa[20] => add_sub_iph:auto_generated.dataa[20]
dataa[21] => add_sub_iph:auto_generated.dataa[21]
dataa[22] => add_sub_iph:auto_generated.dataa[22]
dataa[23] => add_sub_iph:auto_generated.dataa[23]
dataa[24] => add_sub_iph:auto_generated.dataa[24]
dataa[25] => add_sub_iph:auto_generated.dataa[25]
dataa[26] => add_sub_iph:auto_generated.dataa[26]
dataa[27] => add_sub_iph:auto_generated.dataa[27]
dataa[28] => add_sub_iph:auto_generated.dataa[28]
dataa[29] => add_sub_iph:auto_generated.dataa[29]
dataa[30] => add_sub_iph:auto_generated.dataa[30]
dataa[31] => add_sub_iph:auto_generated.dataa[31]
dataa[32] => add_sub_iph:auto_generated.dataa[32]
dataa[33] => add_sub_iph:auto_generated.dataa[33]
dataa[34] => add_sub_iph:auto_generated.dataa[34]
dataa[35] => add_sub_iph:auto_generated.dataa[35]
dataa[36] => add_sub_iph:auto_generated.dataa[36]
datab[0] => add_sub_iph:auto_generated.datab[0]
datab[1] => add_sub_iph:auto_generated.datab[1]
datab[2] => add_sub_iph:auto_generated.datab[2]
datab[3] => add_sub_iph:auto_generated.datab[3]
datab[4] => add_sub_iph:auto_generated.datab[4]
datab[5] => add_sub_iph:auto_generated.datab[5]
datab[6] => add_sub_iph:auto_generated.datab[6]
datab[7] => add_sub_iph:auto_generated.datab[7]
datab[8] => add_sub_iph:auto_generated.datab[8]
datab[9] => add_sub_iph:auto_generated.datab[9]
datab[10] => add_sub_iph:auto_generated.datab[10]
datab[11] => add_sub_iph:auto_generated.datab[11]
datab[12] => add_sub_iph:auto_generated.datab[12]
datab[13] => add_sub_iph:auto_generated.datab[13]
datab[14] => add_sub_iph:auto_generated.datab[14]
datab[15] => add_sub_iph:auto_generated.datab[15]
datab[16] => add_sub_iph:auto_generated.datab[16]
datab[17] => add_sub_iph:auto_generated.datab[17]
datab[18] => add_sub_iph:auto_generated.datab[18]
datab[19] => add_sub_iph:auto_generated.datab[19]
datab[20] => add_sub_iph:auto_generated.datab[20]
datab[21] => add_sub_iph:auto_generated.datab[21]
datab[22] => add_sub_iph:auto_generated.datab[22]
datab[23] => add_sub_iph:auto_generated.datab[23]
datab[24] => add_sub_iph:auto_generated.datab[24]
datab[25] => add_sub_iph:auto_generated.datab[25]
datab[26] => add_sub_iph:auto_generated.datab[26]
datab[27] => add_sub_iph:auto_generated.datab[27]
datab[28] => add_sub_iph:auto_generated.datab[28]
datab[29] => add_sub_iph:auto_generated.datab[29]
datab[30] => add_sub_iph:auto_generated.datab[30]
datab[31] => add_sub_iph:auto_generated.datab[31]
datab[32] => add_sub_iph:auto_generated.datab[32]
datab[33] => add_sub_iph:auto_generated.datab[33]
datab[34] => add_sub_iph:auto_generated.datab[34]
datab[35] => add_sub_iph:auto_generated.datab[35]
datab[36] => add_sub_iph:auto_generated.datab[36]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_iph:auto_generated.clock
aclr => add_sub_iph:auto_generated.aclr
clken => add_sub_iph:auto_generated.clken
result[0] <= add_sub_iph:auto_generated.result[0]
result[1] <= add_sub_iph:auto_generated.result[1]
result[2] <= add_sub_iph:auto_generated.result[2]
result[3] <= add_sub_iph:auto_generated.result[3]
result[4] <= add_sub_iph:auto_generated.result[4]
result[5] <= add_sub_iph:auto_generated.result[5]
result[6] <= add_sub_iph:auto_generated.result[6]
result[7] <= add_sub_iph:auto_generated.result[7]
result[8] <= add_sub_iph:auto_generated.result[8]
result[9] <= add_sub_iph:auto_generated.result[9]
result[10] <= add_sub_iph:auto_generated.result[10]
result[11] <= add_sub_iph:auto_generated.result[11]
result[12] <= add_sub_iph:auto_generated.result[12]
result[13] <= add_sub_iph:auto_generated.result[13]
result[14] <= add_sub_iph:auto_generated.result[14]
result[15] <= add_sub_iph:auto_generated.result[15]
result[16] <= add_sub_iph:auto_generated.result[16]
result[17] <= add_sub_iph:auto_generated.result[17]
result[18] <= add_sub_iph:auto_generated.result[18]
result[19] <= add_sub_iph:auto_generated.result[19]
result[20] <= add_sub_iph:auto_generated.result[20]
result[21] <= add_sub_iph:auto_generated.result[21]
result[22] <= add_sub_iph:auto_generated.result[22]
result[23] <= add_sub_iph:auto_generated.result[23]
result[24] <= add_sub_iph:auto_generated.result[24]
result[25] <= add_sub_iph:auto_generated.result[25]
result[26] <= add_sub_iph:auto_generated.result[26]
result[27] <= add_sub_iph:auto_generated.result[27]
result[28] <= add_sub_iph:auto_generated.result[28]
result[29] <= add_sub_iph:auto_generated.result[29]
result[30] <= add_sub_iph:auto_generated.result[30]
result[31] <= add_sub_iph:auto_generated.result[31]
result[32] <= add_sub_iph:auto_generated.result[32]
result[33] <= add_sub_iph:auto_generated.result[33]
result[34] <= add_sub_iph:auto_generated.result[34]
result[35] <= add_sub_iph:auto_generated.result[35]
result[36] <= add_sub_iph:auto_generated.result[36]
cout <= <GND>
overflow <= <GND>


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_parallel_adder_GNL6TIQJ2F:Parallel_Adder_Subtractor|alt_dspbuilder_SAdderSub:adder_3_1|LPM_ADD_SUB:\pip:genaa:U0|add_sub_iph:auto_generated
aclr => pipeline_dffe[36].IN0
clken => pipeline_dffe[36].ENA
clken => pipeline_dffe[35].ENA
clken => pipeline_dffe[34].ENA
clken => pipeline_dffe[33].ENA
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[36].CLK
clock => pipeline_dffe[35].CLK
clock => pipeline_dffe[34].CLK
clock => pipeline_dffe[33].CLK
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN72
dataa[1] => op_1.IN70
dataa[2] => op_1.IN68
dataa[3] => op_1.IN66
dataa[4] => op_1.IN64
dataa[5] => op_1.IN62
dataa[6] => op_1.IN60
dataa[7] => op_1.IN58
dataa[8] => op_1.IN56
dataa[9] => op_1.IN54
dataa[10] => op_1.IN52
dataa[11] => op_1.IN50
dataa[12] => op_1.IN48
dataa[13] => op_1.IN46
dataa[14] => op_1.IN44
dataa[15] => op_1.IN42
dataa[16] => op_1.IN40
dataa[17] => op_1.IN38
dataa[18] => op_1.IN36
dataa[19] => op_1.IN34
dataa[20] => op_1.IN32
dataa[21] => op_1.IN30
dataa[22] => op_1.IN28
dataa[23] => op_1.IN26
dataa[24] => op_1.IN24
dataa[25] => op_1.IN22
dataa[26] => op_1.IN20
dataa[27] => op_1.IN18
dataa[28] => op_1.IN16
dataa[29] => op_1.IN14
dataa[30] => op_1.IN12
dataa[31] => op_1.IN10
dataa[32] => op_1.IN8
dataa[33] => op_1.IN6
dataa[34] => op_1.IN4
dataa[35] => op_1.IN2
dataa[36] => op_1.IN0
datab[0] => op_1.IN73
datab[1] => op_1.IN71
datab[2] => op_1.IN69
datab[3] => op_1.IN67
datab[4] => op_1.IN65
datab[5] => op_1.IN63
datab[6] => op_1.IN61
datab[7] => op_1.IN59
datab[8] => op_1.IN57
datab[9] => op_1.IN55
datab[10] => op_1.IN53
datab[11] => op_1.IN51
datab[12] => op_1.IN49
datab[13] => op_1.IN47
datab[14] => op_1.IN45
datab[15] => op_1.IN43
datab[16] => op_1.IN41
datab[17] => op_1.IN39
datab[18] => op_1.IN37
datab[19] => op_1.IN35
datab[20] => op_1.IN33
datab[21] => op_1.IN31
datab[22] => op_1.IN29
datab[23] => op_1.IN27
datab[24] => op_1.IN25
datab[25] => op_1.IN23
datab[26] => op_1.IN21
datab[27] => op_1.IN19
datab[28] => op_1.IN17
datab[29] => op_1.IN15
datab[30] => op_1.IN13
datab[31] => op_1.IN11
datab[32] => op_1.IN9
datab[33] => op_1.IN7
datab[34] => op_1.IN5
datab[35] => op_1.IN3
datab[36] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= pipeline_dffe[33].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= pipeline_dffe[34].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= pipeline_dffe[35].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= pipeline_dffe[36].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast0
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast0|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[8]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast0|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast1
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast1|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[8]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast1|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast2
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast2|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[8]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast2|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast3
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast3|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[8]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast3|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast4
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast4|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[8]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast4|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast5
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast5|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[8]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast5|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast6
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast6|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[8]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast6|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast7
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast7|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[8]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast7|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast8
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast8|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[8]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast8|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast9
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast9|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[8]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast9|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast10
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast10|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[8]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast10|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast11
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast11|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[8]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast11|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast12
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast12|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[8]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast12|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast13
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast13|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[8]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast13|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast14
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast14|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[8]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast14|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast15
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast15|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[8]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast15|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast16
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast16|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[8]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast16|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast17
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast17|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[8]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast17|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast18
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast18|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[8]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast18|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast19
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast19|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[8]


|fft_t|wave_test_GN:inst12|wave_test_GN_wave_test_Subsystem:wave_test_Subsystem_0|alt_dspbuilder_cast_GNH6PSUMCS:cast19|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|alt_dspbuilder_port_GNSF2ERWE6:Output_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|wave_test_GN:inst12|alt_dspbuilder_cast_GNCE6X6QKU:cast20
input[0] => alt_dspbuilder_SBF:Outputi.xin[0]
input[1] => alt_dspbuilder_SBF:Outputi.xin[1]
input[2] => alt_dspbuilder_SBF:Outputi.xin[2]
input[3] => alt_dspbuilder_SBF:Outputi.xin[3]
input[4] => alt_dspbuilder_SBF:Outputi.xin[4]
input[5] => alt_dspbuilder_SBF:Outputi.xin[5]
input[6] => alt_dspbuilder_SBF:Outputi.xin[6]
input[7] => alt_dspbuilder_SBF:Outputi.xin[7]
input[8] => alt_dspbuilder_SBF:Outputi.xin[8]
input[9] => alt_dspbuilder_SBF:Outputi.xin[9]
input[10] => alt_dspbuilder_SBF:Outputi.xin[10]
input[11] => alt_dspbuilder_SBF:Outputi.xin[11]
input[12] => alt_dspbuilder_SBF:Outputi.xin[12]
input[13] => alt_dspbuilder_SBF:Outputi.xin[13]
input[14] => alt_dspbuilder_SBF:Outputi.xin[14]
input[15] => alt_dspbuilder_SBF:Outputi.xin[15]
input[16] => alt_dspbuilder_SBF:Outputi.xin[16]
input[17] => alt_dspbuilder_SBF:Outputi.xin[17]
input[18] => alt_dspbuilder_SBF:Outputi.xin[18]
input[19] => alt_dspbuilder_SBF:Outputi.xin[19]
input[20] => alt_dspbuilder_SBF:Outputi.xin[20]
input[21] => alt_dspbuilder_SBF:Outputi.xin[21]
input[22] => alt_dspbuilder_SBF:Outputi.xin[22]
input[23] => alt_dspbuilder_SBF:Outputi.xin[23]
input[24] => alt_dspbuilder_SBF:Outputi.xin[24]
input[25] => alt_dspbuilder_SBF:Outputi.xin[25]
input[26] => alt_dspbuilder_SBF:Outputi.xin[26]
input[27] => alt_dspbuilder_SBF:Outputi.xin[27]
input[28] => alt_dspbuilder_SBF:Outputi.xin[28]
input[29] => alt_dspbuilder_SBF:Outputi.xin[29]
input[30] => alt_dspbuilder_SBF:Outputi.xin[30]
input[31] => alt_dspbuilder_SBF:Outputi.xin[31]
input[32] => alt_dspbuilder_SBF:Outputi.xin[32]
input[33] => alt_dspbuilder_SBF:Outputi.xin[33]
input[34] => alt_dspbuilder_SBF:Outputi.xin[34]
input[35] => alt_dspbuilder_SBF:Outputi.xin[35]
input[36] => alt_dspbuilder_SBF:Outputi.xin[36]
output[0] <= alt_dspbuilder_SBF:Outputi.yout[0]
output[1] <= alt_dspbuilder_SBF:Outputi.yout[1]
output[2] <= alt_dspbuilder_SBF:Outputi.yout[2]
output[3] <= alt_dspbuilder_SBF:Outputi.yout[3]
output[4] <= alt_dspbuilder_SBF:Outputi.yout[4]
output[5] <= alt_dspbuilder_SBF:Outputi.yout[5]
output[6] <= alt_dspbuilder_SBF:Outputi.yout[6]
output[7] <= alt_dspbuilder_SBF:Outputi.yout[7]
output[8] <= alt_dspbuilder_SBF:Outputi.yout[8]
output[9] <= alt_dspbuilder_SBF:Outputi.yout[9]
output[10] <= alt_dspbuilder_SBF:Outputi.yout[10]
output[11] <= alt_dspbuilder_SBF:Outputi.yout[11]
output[12] <= alt_dspbuilder_SBF:Outputi.yout[12]
output[13] <= alt_dspbuilder_SBF:Outputi.yout[13]
output[14] <= alt_dspbuilder_SBF:Outputi.yout[14]
output[15] <= alt_dspbuilder_SBF:Outputi.yout[15]
output[16] <= alt_dspbuilder_SBF:Outputi.yout[16]
output[17] <= alt_dspbuilder_SBF:Outputi.yout[17]


|fft_t|wave_test_GN:inst12|alt_dspbuilder_cast_GNCE6X6QKU:cast20|alt_dspbuilder_SBF:Outputi
xin[0] => alt_dspbuilder_sAltrPropagate:u0.d[0]
xin[1] => alt_dspbuilder_sAltrPropagate:u0.d[1]
xin[2] => alt_dspbuilder_sAltrPropagate:u0.d[2]
xin[3] => alt_dspbuilder_sAltrPropagate:u0.d[3]
xin[4] => alt_dspbuilder_sAltrPropagate:u0.d[4]
xin[5] => alt_dspbuilder_sAltrPropagate:u0.d[5]
xin[6] => alt_dspbuilder_sAltrPropagate:u0.d[6]
xin[7] => alt_dspbuilder_sAltrPropagate:u0.d[7]
xin[8] => alt_dspbuilder_sAltrPropagate:u0.d[8]
xin[9] => alt_dspbuilder_sAltrPropagate:u0.d[9]
xin[10] => alt_dspbuilder_sAltrPropagate:u0.d[10]
xin[11] => alt_dspbuilder_sAltrPropagate:u0.d[11]
xin[12] => alt_dspbuilder_sAltrPropagate:u0.d[12]
xin[13] => alt_dspbuilder_sAltrPropagate:u0.d[13]
xin[14] => alt_dspbuilder_sAltrPropagate:u0.d[14]
xin[15] => alt_dspbuilder_sAltrPropagate:u0.d[15]
xin[16] => alt_dspbuilder_sAltrPropagate:u0.d[16]
xin[17] => alt_dspbuilder_sAltrPropagate:u0.d[17]
xin[18] => alt_dspbuilder_sAltrPropagate:u0.d[18]
xin[19] => alt_dspbuilder_sAltrPropagate:u0.d[19]
xin[20] => alt_dspbuilder_sAltrPropagate:u0.d[20]
xin[21] => alt_dspbuilder_sAltrPropagate:u0.d[21]
xin[22] => alt_dspbuilder_sAltrPropagate:u0.d[22]
xin[23] => alt_dspbuilder_sAltrPropagate:u0.d[23]
xin[24] => alt_dspbuilder_sAltrPropagate:u0.d[24]
xin[25] => alt_dspbuilder_sAltrPropagate:u0.d[25]
xin[26] => alt_dspbuilder_sAltrPropagate:u0.d[26]
xin[27] => alt_dspbuilder_sAltrPropagate:u0.d[27]
xin[28] => alt_dspbuilder_sAltrPropagate:u0.d[28]
xin[29] => alt_dspbuilder_sAltrPropagate:u0.d[29]
xin[30] => alt_dspbuilder_sAltrPropagate:u0.d[30]
xin[31] => alt_dspbuilder_sAltrPropagate:u0.d[31]
xin[32] => alt_dspbuilder_sAltrPropagate:u0.d[32]
xin[33] => alt_dspbuilder_sAltrPropagate:u0.d[33]
xin[34] => alt_dspbuilder_sAltrPropagate:u0.d[34]
xin[35] => alt_dspbuilder_sAltrPropagate:u0.d[35]
xin[36] => alt_dspbuilder_sAltrPropagate:u0.d[36]
yout[0] <= alt_dspbuilder_sAltrPropagate:u0.r[0]
yout[1] <= alt_dspbuilder_sAltrPropagate:u0.r[1]
yout[2] <= alt_dspbuilder_sAltrPropagate:u0.r[2]
yout[3] <= alt_dspbuilder_sAltrPropagate:u0.r[3]
yout[4] <= alt_dspbuilder_sAltrPropagate:u0.r[4]
yout[5] <= alt_dspbuilder_sAltrPropagate:u0.r[5]
yout[6] <= alt_dspbuilder_sAltrPropagate:u0.r[6]
yout[7] <= alt_dspbuilder_sAltrPropagate:u0.r[7]
yout[8] <= alt_dspbuilder_sAltrPropagate:u0.r[8]
yout[9] <= alt_dspbuilder_sAltrPropagate:u0.r[9]
yout[10] <= alt_dspbuilder_sAltrPropagate:u0.r[10]
yout[11] <= alt_dspbuilder_sAltrPropagate:u0.r[11]
yout[12] <= alt_dspbuilder_sAltrPropagate:u0.r[12]
yout[13] <= alt_dspbuilder_sAltrPropagate:u0.r[13]
yout[14] <= alt_dspbuilder_sAltrPropagate:u0.r[14]
yout[15] <= alt_dspbuilder_sAltrPropagate:u0.r[15]
yout[16] <= alt_dspbuilder_sAltrPropagate:u0.r[16]
yout[17] <= alt_dspbuilder_sAltrPropagate:u0.r[17]


|fft_t|wave_test_GN:inst12|alt_dspbuilder_cast_GNCE6X6QKU:cast20|alt_dspbuilder_SBF:Outputi|alt_dspbuilder_sAltrPropagate:u0
d[0] => r[0].DATAIN
d[1] => r[1].DATAIN
d[2] => r[2].DATAIN
d[3] => r[3].DATAIN
d[4] => r[4].DATAIN
d[5] => r[5].DATAIN
d[6] => r[6].DATAIN
d[7] => r[7].DATAIN
d[8] => r[8].DATAIN
d[9] => r[9].DATAIN
d[10] => r[10].DATAIN
d[11] => r[11].DATAIN
d[12] => r[12].DATAIN
d[13] => r[13].DATAIN
d[14] => r[14].DATAIN
d[15] => r[15].DATAIN
d[16] => r[16].DATAIN
d[17] => r[17].DATAIN
d[18] => r[18].DATAIN
d[19] => r[19].DATAIN
d[20] => r[20].DATAIN
d[21] => r[21].DATAIN
d[22] => r[22].DATAIN
d[23] => r[23].DATAIN
d[24] => r[24].DATAIN
d[25] => r[25].DATAIN
d[26] => r[26].DATAIN
d[27] => r[27].DATAIN
d[28] => r[28].DATAIN
d[29] => r[29].DATAIN
d[30] => r[30].DATAIN
d[31] => r[31].DATAIN
d[32] => r[32].DATAIN
d[33] => r[33].DATAIN
d[34] => r[34].DATAIN
d[35] => r[35].DATAIN
d[36] => r[36].DATAIN
r[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
r[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
r[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
r[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
r[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
r[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
r[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
r[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
r[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
r[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
r[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
r[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
r[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
r[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
r[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
r[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
r[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
r[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
r[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
r[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
r[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
r[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
r[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
r[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE
r[32] <= d[32].DB_MAX_OUTPUT_PORT_TYPE
r[33] <= d[33].DB_MAX_OUTPUT_PORT_TYPE
r[34] <= d[34].DB_MAX_OUTPUT_PORT_TYPE
r[35] <= d[35].DB_MAX_OUTPUT_PORT_TYPE
r[36] <= d[36].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3
clk => clk.IN20
rst_n => rst_n.IN18
fliter_sel => ledr13_reg.OUTPUTSELECT
fliter_sel => ledr13_reg.OUTPUTSELECT
fliter_sel => ledr13_reg.OUTPUTSELECT
fliter_sel => ledr13_reg.OUTPUTSELECT
fliter_sel => ledr13_reg.OUTPUTSELECT
fliter_sel => ledr13_reg.OUTPUTSELECT
fliter_sel => ledr13_reg.OUTPUTSELECT
fliter_sel => ledr13_reg.OUTPUTSELECT
fliter_sel => ledr11_reg.OUTPUTSELECT
fliter_sel => ledr11_reg.OUTPUTSELECT
fliter_sel => ledr11_reg.OUTPUTSELECT
fliter_sel => ledr11_reg.OUTPUTSELECT
fliter_sel => ledr11_reg.OUTPUTSELECT
fliter_sel => ledr11_reg.OUTPUTSELECT
fliter_sel => ledr11_reg.OUTPUTSELECT
fliter_sel => ledr11_reg.OUTPUTSELECT
fliter_sel => ledr9_reg.OUTPUTSELECT
fliter_sel => ledr9_reg.OUTPUTSELECT
fliter_sel => ledr9_reg.OUTPUTSELECT
fliter_sel => ledr9_reg.OUTPUTSELECT
fliter_sel => ledr9_reg.OUTPUTSELECT
fliter_sel => ledr9_reg.OUTPUTSELECT
fliter_sel => ledr9_reg.OUTPUTSELECT
fliter_sel => ledr9_reg.OUTPUTSELECT
fliter_sel => ledr8_reg.OUTPUTSELECT
fliter_sel => ledr8_reg.OUTPUTSELECT
fliter_sel => ledr8_reg.OUTPUTSELECT
fliter_sel => ledr8_reg.OUTPUTSELECT
fliter_sel => ledr8_reg.OUTPUTSELECT
fliter_sel => ledr8_reg.OUTPUTSELECT
fliter_sel => ledr8_reg.OUTPUTSELECT
fliter_sel => ledr8_reg.OUTPUTSELECT
fliter_sel => ledr6_reg.OUTPUTSELECT
fliter_sel => ledr6_reg.OUTPUTSELECT
fliter_sel => ledr6_reg.OUTPUTSELECT
fliter_sel => ledr6_reg.OUTPUTSELECT
fliter_sel => ledr6_reg.OUTPUTSELECT
fliter_sel => ledr6_reg.OUTPUTSELECT
fliter_sel => ledr6_reg.OUTPUTSELECT
fliter_sel => ledr6_reg.OUTPUTSELECT
fliter_sel => ledr4_reg.OUTPUTSELECT
fliter_sel => ledr4_reg.OUTPUTSELECT
fliter_sel => ledr4_reg.OUTPUTSELECT
fliter_sel => ledr4_reg.OUTPUTSELECT
fliter_sel => ledr4_reg.OUTPUTSELECT
fliter_sel => ledr4_reg.OUTPUTSELECT
fliter_sel => ledr4_reg.OUTPUTSELECT
fliter_sel => ledr4_reg.OUTPUTSELECT
write_ram_add[0] => write_ram_add[0].IN1
write_ram_add[1] => write_ram_add[1].IN1
write_ram_add[2] => write_ram_add[2].IN1
write_ram_add[3] => write_ram_add[3].IN1
write_ram_add[4] => write_ram_add[4].IN1
write_ram_add[5] => write_ram_add[5].IN1
write_ram_add[6] => write_ram_add[6].IN1
write_ram_add[7] => write_ram_add[7].IN1
write_ram_add[8] => write_ram_add[8].IN1
write_ram_add[9] => write_ram_add[9].IN1
write_ram_data[0] => write_ram_data[0].IN1
write_ram_data[1] => write_ram_data[1].IN1
write_ram_data[2] => write_ram_data[2].IN1
write_ram_data[3] => write_ram_data[3].IN1
write_ram_data[4] => write_ram_data[4].IN1
write_ram_data[5] => write_ram_data[5].IN1
write_ram_data[6] => write_ram_data[6].IN1
write_ram_data[7] => write_ram_data[7].IN1
ledr17 <= pwm:led17.led_out
ledr16 <= pwm:led16.led_out
ledr15 <= pwm:led15.led_out
ledr14 <= pwm:led14.led_out
ledr13 <= pwm:led13.led_out
ledr12 <= pwm:led12.led_out
ledr11 <= pwm:led11.led_out
ledr10 <= pwm:led10.led_out
ledr9 <= pwm:led9.led_out
ledr8 <= pwm:led8.led_out
ledr7 <= pwm:led7.led_out
ledr6 <= pwm:led6.led_out
ledr5 <= pwm:led5.led_out
ledr4 <= pwm:led4.led_out
ledr3 <= pwm:led3.led_out
ledr2 <= pwm:led2.led_out
ledr1 <= pwm:led1.led_out
ledr0 <= pwm:led0.led_out


|fft_t|fft_conv_pwm:inst3|FFT_DATA_RAM:FFT_DATA_RAM_inst
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
inclock => inclock.IN1
outclock => outclock.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|fft_t|fft_conv_pwm:inst3|FFT_DATA_RAM:FFT_DATA_RAM_inst|altsyncram:altsyncram_component
wren_a => altsyncram_c2p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c2p1:auto_generated.data_a[0]
data_a[1] => altsyncram_c2p1:auto_generated.data_a[1]
data_a[2] => altsyncram_c2p1:auto_generated.data_a[2]
data_a[3] => altsyncram_c2p1:auto_generated.data_a[3]
data_a[4] => altsyncram_c2p1:auto_generated.data_a[4]
data_a[5] => altsyncram_c2p1:auto_generated.data_a[5]
data_a[6] => altsyncram_c2p1:auto_generated.data_a[6]
data_a[7] => altsyncram_c2p1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_c2p1:auto_generated.address_a[0]
address_a[1] => altsyncram_c2p1:auto_generated.address_a[1]
address_a[2] => altsyncram_c2p1:auto_generated.address_a[2]
address_a[3] => altsyncram_c2p1:auto_generated.address_a[3]
address_a[4] => altsyncram_c2p1:auto_generated.address_a[4]
address_a[5] => altsyncram_c2p1:auto_generated.address_a[5]
address_a[6] => altsyncram_c2p1:auto_generated.address_a[6]
address_a[7] => altsyncram_c2p1:auto_generated.address_a[7]
address_a[8] => altsyncram_c2p1:auto_generated.address_a[8]
address_a[9] => altsyncram_c2p1:auto_generated.address_a[9]
address_b[0] => altsyncram_c2p1:auto_generated.address_b[0]
address_b[1] => altsyncram_c2p1:auto_generated.address_b[1]
address_b[2] => altsyncram_c2p1:auto_generated.address_b[2]
address_b[3] => altsyncram_c2p1:auto_generated.address_b[3]
address_b[4] => altsyncram_c2p1:auto_generated.address_b[4]
address_b[5] => altsyncram_c2p1:auto_generated.address_b[5]
address_b[6] => altsyncram_c2p1:auto_generated.address_b[6]
address_b[7] => altsyncram_c2p1:auto_generated.address_b[7]
address_b[8] => altsyncram_c2p1:auto_generated.address_b[8]
address_b[9] => altsyncram_c2p1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c2p1:auto_generated.clock0
clock1 => altsyncram_c2p1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_c2p1:auto_generated.q_b[0]
q_b[1] <= altsyncram_c2p1:auto_generated.q_b[1]
q_b[2] <= altsyncram_c2p1:auto_generated.q_b[2]
q_b[3] <= altsyncram_c2p1:auto_generated.q_b[3]
q_b[4] <= altsyncram_c2p1:auto_generated.q_b[4]
q_b[5] <= altsyncram_c2p1:auto_generated.q_b[5]
q_b[6] <= altsyncram_c2p1:auto_generated.q_b[6]
q_b[7] <= altsyncram_c2p1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_conv_pwm:inst3|FFT_DATA_RAM:FFT_DATA_RAM_inst|altsyncram:altsyncram_component|altsyncram_c2p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|fft_t|fft_conv_pwm:inst3|pwm:led17
clk => clk.IN1
rst_n => rst_n.IN1
pwm_data[0] => LessThan0.IN8
pwm_data[1] => LessThan0.IN7
pwm_data[2] => LessThan0.IN6
pwm_data[3] => LessThan0.IN5
pwm_data[4] => LessThan0.IN4
pwm_data[5] => LessThan0.IN3
pwm_data[6] => LessThan0.IN2
pwm_data[7] => LessThan0.IN1
led_out <= led_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led17|clk_pwm:clk_pwm
clk => clk_pwm_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => clk_pwm_out~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
clk_pwm_out <= clk_pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led16
clk => clk.IN1
rst_n => rst_n.IN1
pwm_data[0] => LessThan0.IN8
pwm_data[1] => LessThan0.IN7
pwm_data[2] => LessThan0.IN6
pwm_data[3] => LessThan0.IN5
pwm_data[4] => LessThan0.IN4
pwm_data[5] => LessThan0.IN3
pwm_data[6] => LessThan0.IN2
pwm_data[7] => LessThan0.IN1
led_out <= led_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led16|clk_pwm:clk_pwm
clk => clk_pwm_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => clk_pwm_out~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
clk_pwm_out <= clk_pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led15
clk => clk.IN1
rst_n => rst_n.IN1
pwm_data[0] => LessThan0.IN8
pwm_data[1] => LessThan0.IN7
pwm_data[2] => LessThan0.IN6
pwm_data[3] => LessThan0.IN5
pwm_data[4] => LessThan0.IN4
pwm_data[5] => LessThan0.IN3
pwm_data[6] => LessThan0.IN2
pwm_data[7] => LessThan0.IN1
led_out <= led_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led15|clk_pwm:clk_pwm
clk => clk_pwm_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => clk_pwm_out~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
clk_pwm_out <= clk_pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led14
clk => clk.IN1
rst_n => rst_n.IN1
pwm_data[0] => LessThan0.IN8
pwm_data[1] => LessThan0.IN7
pwm_data[2] => LessThan0.IN6
pwm_data[3] => LessThan0.IN5
pwm_data[4] => LessThan0.IN4
pwm_data[5] => LessThan0.IN3
pwm_data[6] => LessThan0.IN2
pwm_data[7] => LessThan0.IN1
led_out <= led_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led14|clk_pwm:clk_pwm
clk => clk_pwm_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => clk_pwm_out~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
clk_pwm_out <= clk_pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led13
clk => clk.IN1
rst_n => rst_n.IN1
pwm_data[0] => LessThan0.IN8
pwm_data[1] => LessThan0.IN7
pwm_data[2] => LessThan0.IN6
pwm_data[3] => LessThan0.IN5
pwm_data[4] => LessThan0.IN4
pwm_data[5] => LessThan0.IN3
pwm_data[6] => LessThan0.IN2
pwm_data[7] => LessThan0.IN1
led_out <= led_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led13|clk_pwm:clk_pwm
clk => clk_pwm_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => clk_pwm_out~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
clk_pwm_out <= clk_pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led12
clk => clk.IN1
rst_n => rst_n.IN1
pwm_data[0] => LessThan0.IN8
pwm_data[1] => LessThan0.IN7
pwm_data[2] => LessThan0.IN6
pwm_data[3] => LessThan0.IN5
pwm_data[4] => LessThan0.IN4
pwm_data[5] => LessThan0.IN3
pwm_data[6] => LessThan0.IN2
pwm_data[7] => LessThan0.IN1
led_out <= led_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led12|clk_pwm:clk_pwm
clk => clk_pwm_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => clk_pwm_out~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
clk_pwm_out <= clk_pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led11
clk => clk.IN1
rst_n => rst_n.IN1
pwm_data[0] => LessThan0.IN8
pwm_data[1] => LessThan0.IN7
pwm_data[2] => LessThan0.IN6
pwm_data[3] => LessThan0.IN5
pwm_data[4] => LessThan0.IN4
pwm_data[5] => LessThan0.IN3
pwm_data[6] => LessThan0.IN2
pwm_data[7] => LessThan0.IN1
led_out <= led_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led11|clk_pwm:clk_pwm
clk => clk_pwm_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => clk_pwm_out~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
clk_pwm_out <= clk_pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led10
clk => clk.IN1
rst_n => rst_n.IN1
pwm_data[0] => LessThan0.IN8
pwm_data[1] => LessThan0.IN7
pwm_data[2] => LessThan0.IN6
pwm_data[3] => LessThan0.IN5
pwm_data[4] => LessThan0.IN4
pwm_data[5] => LessThan0.IN3
pwm_data[6] => LessThan0.IN2
pwm_data[7] => LessThan0.IN1
led_out <= led_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led10|clk_pwm:clk_pwm
clk => clk_pwm_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => clk_pwm_out~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
clk_pwm_out <= clk_pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led9
clk => clk.IN1
rst_n => rst_n.IN1
pwm_data[0] => LessThan0.IN8
pwm_data[1] => LessThan0.IN7
pwm_data[2] => LessThan0.IN6
pwm_data[3] => LessThan0.IN5
pwm_data[4] => LessThan0.IN4
pwm_data[5] => LessThan0.IN3
pwm_data[6] => LessThan0.IN2
pwm_data[7] => LessThan0.IN1
led_out <= led_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led9|clk_pwm:clk_pwm
clk => clk_pwm_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => clk_pwm_out~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
clk_pwm_out <= clk_pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led8
clk => clk.IN1
rst_n => rst_n.IN1
pwm_data[0] => LessThan0.IN8
pwm_data[1] => LessThan0.IN7
pwm_data[2] => LessThan0.IN6
pwm_data[3] => LessThan0.IN5
pwm_data[4] => LessThan0.IN4
pwm_data[5] => LessThan0.IN3
pwm_data[6] => LessThan0.IN2
pwm_data[7] => LessThan0.IN1
led_out <= led_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led8|clk_pwm:clk_pwm
clk => clk_pwm_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => clk_pwm_out~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
clk_pwm_out <= clk_pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led7
clk => clk.IN1
rst_n => rst_n.IN1
pwm_data[0] => LessThan0.IN8
pwm_data[1] => LessThan0.IN7
pwm_data[2] => LessThan0.IN6
pwm_data[3] => LessThan0.IN5
pwm_data[4] => LessThan0.IN4
pwm_data[5] => LessThan0.IN3
pwm_data[6] => LessThan0.IN2
pwm_data[7] => LessThan0.IN1
led_out <= led_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led7|clk_pwm:clk_pwm
clk => clk_pwm_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => clk_pwm_out~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
clk_pwm_out <= clk_pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led6
clk => clk.IN1
rst_n => rst_n.IN1
pwm_data[0] => LessThan0.IN8
pwm_data[1] => LessThan0.IN7
pwm_data[2] => LessThan0.IN6
pwm_data[3] => LessThan0.IN5
pwm_data[4] => LessThan0.IN4
pwm_data[5] => LessThan0.IN3
pwm_data[6] => LessThan0.IN2
pwm_data[7] => LessThan0.IN1
led_out <= led_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led6|clk_pwm:clk_pwm
clk => clk_pwm_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => clk_pwm_out~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
clk_pwm_out <= clk_pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led5
clk => clk.IN1
rst_n => rst_n.IN1
pwm_data[0] => LessThan0.IN8
pwm_data[1] => LessThan0.IN7
pwm_data[2] => LessThan0.IN6
pwm_data[3] => LessThan0.IN5
pwm_data[4] => LessThan0.IN4
pwm_data[5] => LessThan0.IN3
pwm_data[6] => LessThan0.IN2
pwm_data[7] => LessThan0.IN1
led_out <= led_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led5|clk_pwm:clk_pwm
clk => clk_pwm_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => clk_pwm_out~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
clk_pwm_out <= clk_pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led4
clk => clk.IN1
rst_n => rst_n.IN1
pwm_data[0] => LessThan0.IN8
pwm_data[1] => LessThan0.IN7
pwm_data[2] => LessThan0.IN6
pwm_data[3] => LessThan0.IN5
pwm_data[4] => LessThan0.IN4
pwm_data[5] => LessThan0.IN3
pwm_data[6] => LessThan0.IN2
pwm_data[7] => LessThan0.IN1
led_out <= led_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led4|clk_pwm:clk_pwm
clk => clk_pwm_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => clk_pwm_out~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
clk_pwm_out <= clk_pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led3
clk => clk.IN1
rst_n => rst_n.IN1
pwm_data[0] => LessThan0.IN8
pwm_data[1] => LessThan0.IN7
pwm_data[2] => LessThan0.IN6
pwm_data[3] => LessThan0.IN5
pwm_data[4] => LessThan0.IN4
pwm_data[5] => LessThan0.IN3
pwm_data[6] => LessThan0.IN2
pwm_data[7] => LessThan0.IN1
led_out <= led_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led3|clk_pwm:clk_pwm
clk => clk_pwm_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => clk_pwm_out~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
clk_pwm_out <= clk_pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led2
clk => clk.IN1
rst_n => rst_n.IN1
pwm_data[0] => LessThan0.IN8
pwm_data[1] => LessThan0.IN7
pwm_data[2] => LessThan0.IN6
pwm_data[3] => LessThan0.IN5
pwm_data[4] => LessThan0.IN4
pwm_data[5] => LessThan0.IN3
pwm_data[6] => LessThan0.IN2
pwm_data[7] => LessThan0.IN1
led_out <= led_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led2|clk_pwm:clk_pwm
clk => clk_pwm_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => clk_pwm_out~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
clk_pwm_out <= clk_pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led1
clk => clk.IN1
rst_n => rst_n.IN1
pwm_data[0] => LessThan0.IN8
pwm_data[1] => LessThan0.IN7
pwm_data[2] => LessThan0.IN6
pwm_data[3] => LessThan0.IN5
pwm_data[4] => LessThan0.IN4
pwm_data[5] => LessThan0.IN3
pwm_data[6] => LessThan0.IN2
pwm_data[7] => LessThan0.IN1
led_out <= led_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led1|clk_pwm:clk_pwm
clk => clk_pwm_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => clk_pwm_out~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
clk_pwm_out <= clk_pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led0
clk => clk.IN1
rst_n => rst_n.IN1
pwm_data[0] => LessThan0.IN8
pwm_data[1] => LessThan0.IN7
pwm_data[2] => LessThan0.IN6
pwm_data[3] => LessThan0.IN5
pwm_data[4] => LessThan0.IN4
pwm_data[5] => LessThan0.IN3
pwm_data[6] => LessThan0.IN2
pwm_data[7] => LessThan0.IN1
led_out <= led_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_conv_pwm:inst3|pwm:led0|clk_pwm:clk_pwm
clk => clk_pwm_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
rst_n => clk_pwm_out~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
clk_pwm_out <= clk_pwm_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1
clk => clk.IN1
reset_n => reset_n.IN1
sink_valid => sink_valid.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
source_real[0] <= fft_control:fft_control.source_real
source_real[1] <= fft_control:fft_control.source_real
source_real[2] <= fft_control:fft_control.source_real
source_real[3] <= fft_control:fft_control.source_real
source_real[4] <= fft_control:fft_control.source_real
source_real[5] <= fft_control:fft_control.source_real
source_real[6] <= fft_control:fft_control.source_real
source_real[7] <= fft_control:fft_control.source_real
source_imag[0] <= fft_control:fft_control.source_imag
source_imag[1] <= fft_control:fft_control.source_imag
source_imag[2] <= fft_control:fft_control.source_imag
source_imag[3] <= fft_control:fft_control.source_imag
source_imag[4] <= fft_control:fft_control.source_imag
source_imag[5] <= fft_control:fft_control.source_imag
source_imag[6] <= fft_control:fft_control.source_imag
source_imag[7] <= fft_control:fft_control.source_imag
fft_in_cnt[0] <= fft_in_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_in_cnt[1] <= fft_in_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_in_cnt[2] <= fft_in_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_in_cnt[3] <= fft_in_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_in_cnt[4] <= fft_in_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_in_cnt[5] <= fft_in_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_in_cnt[6] <= fft_in_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_in_cnt[7] <= fft_in_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_in_cnt[8] <= fft_in_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_in_cnt[9] <= fft_in_cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_out_cnt[0] <= fft_out_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_out_cnt[1] <= fft_out_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_out_cnt[2] <= fft_out_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_out_cnt[3] <= fft_out_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_out_cnt[4] <= fft_out_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_out_cnt[5] <= fft_out_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_out_cnt[6] <= fft_out_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_out_cnt[7] <= fft_out_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_out_cnt[8] <= fft_out_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_out_cnt[9] <= fft_out_cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control
clk => clk.IN1
reset_n => reset_n.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
sink_valid => sink_valid.IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
source_real[0] <= fft_core:dut.source_real
source_real[1] <= fft_core:dut.source_real
source_real[2] <= fft_core:dut.source_real
source_real[3] <= fft_core:dut.source_real
source_real[4] <= fft_core:dut.source_real
source_real[5] <= fft_core:dut.source_real
source_real[6] <= fft_core:dut.source_real
source_real[7] <= fft_core:dut.source_real
source_imag[0] <= fft_core:dut.source_imag
source_imag[1] <= fft_core:dut.source_imag
source_imag[2] <= fft_core:dut.source_imag
source_imag[3] <= fft_core:dut.source_imag
source_imag[4] <= fft_core:dut.source_imag
source_imag[5] <= fft_core:dut.source_imag
source_imag[6] <= fft_core:dut.source_imag
source_imag[7] <= fft_core:dut.source_imag
source_valid <= fft_core:dut.source_valid
source_sop <= fft_core:dut.source_sop
source_eop <= fft_core:dut.source_eop
source_exp[0] <= fft_core:dut.source_exp
source_exp[1] <= fft_core:dut.source_exp
source_exp[2] <= fft_core:dut.source_exp
source_exp[3] <= fft_core:dut.source_exp
source_exp[4] <= fft_core:dut.source_exp
source_exp[5] <= fft_core:dut.source_exp
sink_ready <= fft_core:dut.sink_ready
source_error[0] <= fft_core:dut.source_error
source_error[1] <= fft_core:dut.source_error


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut
clk => clk.IN1
reset_n => reset_n.IN1
inverse => inverse.IN1
sink_valid => sink_valid.IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
sink_error[0] => sink_error[0].IN1
sink_error[1] => sink_error[1].IN1
source_ready => source_ready.IN1
sink_ready <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.sink_ready
source_error[0] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_error
source_error[1] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_error
source_sop <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_sop
source_eop <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_eop
source_valid <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_valid
source_exp[0] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_exp
source_exp[1] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_exp
source_exp[2] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_exp
source_exp[3] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_exp
source_exp[4] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_exp
source_exp[5] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_exp
source_real[0] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_real
source_real[1] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_real
source_real[2] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_real
source_real[3] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_real
source_real[4] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_real
source_real[5] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_real
source_real[6] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_real
source_real[7] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_real
source_imag[0] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_imag
source_imag[1] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_imag
source_imag[2] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_imag
source_imag[3] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_imag
source_imag[4] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_imag
source_imag[5] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_imag
source_imag[6] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_imag
source_imag[7] <= asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst.source_imag


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst
clk => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.clk
clk => master_sink_ena.CLK
clk => fft_dirn_stream.CLK
clk => fft_dirn_held_o2.CLK
clk => fft_dirn_held_o.CLK
clk => fft_dirn_held.CLK
clk => fft_dirn.CLK
clk => core_imag_in[0].CLK
clk => core_imag_in[1].CLK
clk => core_imag_in[2].CLK
clk => core_imag_in[3].CLK
clk => core_imag_in[4].CLK
clk => core_imag_in[5].CLK
clk => core_imag_in[6].CLK
clk => core_imag_in[7].CLK
clk => core_real_in[0].CLK
clk => core_real_in[1].CLK
clk => core_real_in[2].CLK
clk => core_real_in[3].CLK
clk => core_real_in[4].CLK
clk => core_real_in[5].CLK
clk => core_real_in[6].CLK
clk => core_real_in[7].CLK
clk => data_imag_in_reg[0].CLK
clk => data_imag_in_reg[1].CLK
clk => data_imag_in_reg[2].CLK
clk => data_imag_in_reg[3].CLK
clk => data_imag_in_reg[4].CLK
clk => data_imag_in_reg[5].CLK
clk => data_imag_in_reg[6].CLK
clk => data_imag_in_reg[7].CLK
clk => data_real_in_reg[0].CLK
clk => data_real_in_reg[1].CLK
clk => data_real_in_reg[2].CLK
clk => data_real_in_reg[3].CLK
clk => data_real_in_reg[4].CLK
clk => data_real_in_reg[5].CLK
clk => data_real_in_reg[6].CLK
clk => data_real_in_reg[7].CLK
clk => dav_int.CLK
clk => load_block.CLK
clk => sample_count[0].CLK
clk => sample_count[1].CLK
clk => sample_count[2].CLK
clk => sample_count[3].CLK
clk => sample_count[4].CLK
clk => sample_count[5].CLK
clk => sample_count[6].CLK
clk => sample_count[7].CLK
clk => sample_count[8].CLK
clk => sample_count[9].CLK
clk => lpp_count[0].CLK
clk => lpp_count[1].CLK
clk => lpp_count[2].CLK
clk => lpp_count[3].CLK
clk => lpp_count[4].CLK
clk => lpp_count[5].CLK
clk => lpp_count[6].CLK
clk => lpp_count[7].CLK
clk => lpp_count[8].CLK
clk => lpp_count[9].CLK
clk => lpp_count[10].CLK
clk => val_out.CLK
clk => sop_out.CLK
clk => oe.CLK
clk => blk_exp_accum[0].CLK
clk => blk_exp_accum[1].CLK
clk => blk_exp_accum[2].CLK
clk => blk_exp_accum[3].CLK
clk => blk_exp_accum[4].CLK
clk => blk_exp_accum[5].CLK
clk => exponent_out[0].CLK
clk => exponent_out[1].CLK
clk => exponent_out[2].CLK
clk => exponent_out[3].CLK
clk => exponent_out[4].CLK
clk => exponent_out[5].CLK
clk => master_source_sop.CLK
clk => master_source_ena.CLK
clk => fft_imag_out[0].CLK
clk => fft_imag_out[1].CLK
clk => fft_imag_out[2].CLK
clk => fft_imag_out[3].CLK
clk => fft_imag_out[4].CLK
clk => fft_imag_out[5].CLK
clk => fft_imag_out[6].CLK
clk => fft_imag_out[7].CLK
clk => fft_real_out[0].CLK
clk => fft_real_out[1].CLK
clk => fft_real_out[2].CLK
clk => fft_real_out[3].CLK
clk => fft_real_out[4].CLK
clk => fft_real_out[5].CLK
clk => fft_real_out[6].CLK
clk => fft_real_out[7].CLK
clk => lpp_sel.CLK
clk => lpp_count_offset[0].CLK
clk => lpp_count_offset[1].CLK
clk => lpp_count_offset[2].CLK
clk => lpp_count_offset[3].CLK
clk => lpp_count_offset[4].CLK
clk => lpp_count_offset[5].CLK
clk => lpp_count_offset[6].CLK
clk => lpp_count_offset[7].CLK
clk => lpp_count_offset[8].CLK
clk => lpp_count_offset[9].CLK
clk => lpp_ram_data_out[3][0].CLK
clk => lpp_ram_data_out[3][1].CLK
clk => lpp_ram_data_out[3][2].CLK
clk => lpp_ram_data_out[3][3].CLK
clk => lpp_ram_data_out[3][4].CLK
clk => lpp_ram_data_out[3][5].CLK
clk => lpp_ram_data_out[3][6].CLK
clk => lpp_ram_data_out[3][7].CLK
clk => lpp_ram_data_out[3][8].CLK
clk => lpp_ram_data_out[3][9].CLK
clk => lpp_ram_data_out[3][10].CLK
clk => lpp_ram_data_out[3][11].CLK
clk => lpp_ram_data_out[3][12].CLK
clk => lpp_ram_data_out[3][13].CLK
clk => lpp_ram_data_out[3][14].CLK
clk => lpp_ram_data_out[3][15].CLK
clk => lpp_ram_data_out[2][0].CLK
clk => lpp_ram_data_out[2][1].CLK
clk => lpp_ram_data_out[2][2].CLK
clk => lpp_ram_data_out[2][3].CLK
clk => lpp_ram_data_out[2][4].CLK
clk => lpp_ram_data_out[2][5].CLK
clk => lpp_ram_data_out[2][6].CLK
clk => lpp_ram_data_out[2][7].CLK
clk => lpp_ram_data_out[2][8].CLK
clk => lpp_ram_data_out[2][9].CLK
clk => lpp_ram_data_out[2][10].CLK
clk => lpp_ram_data_out[2][11].CLK
clk => lpp_ram_data_out[2][12].CLK
clk => lpp_ram_data_out[2][13].CLK
clk => lpp_ram_data_out[2][14].CLK
clk => lpp_ram_data_out[2][15].CLK
clk => lpp_ram_data_out[1][0].CLK
clk => lpp_ram_data_out[1][1].CLK
clk => lpp_ram_data_out[1][2].CLK
clk => lpp_ram_data_out[1][3].CLK
clk => lpp_ram_data_out[1][4].CLK
clk => lpp_ram_data_out[1][5].CLK
clk => lpp_ram_data_out[1][6].CLK
clk => lpp_ram_data_out[1][7].CLK
clk => lpp_ram_data_out[1][8].CLK
clk => lpp_ram_data_out[1][9].CLK
clk => lpp_ram_data_out[1][10].CLK
clk => lpp_ram_data_out[1][11].CLK
clk => lpp_ram_data_out[1][12].CLK
clk => lpp_ram_data_out[1][13].CLK
clk => lpp_ram_data_out[1][14].CLK
clk => lpp_ram_data_out[1][15].CLK
clk => lpp_ram_data_out[0][0].CLK
clk => lpp_ram_data_out[0][1].CLK
clk => lpp_ram_data_out[0][2].CLK
clk => lpp_ram_data_out[0][3].CLK
clk => lpp_ram_data_out[0][4].CLK
clk => lpp_ram_data_out[0][5].CLK
clk => lpp_ram_data_out[0][6].CLK
clk => lpp_ram_data_out[0][7].CLK
clk => lpp_ram_data_out[0][8].CLK
clk => lpp_ram_data_out[0][9].CLK
clk => lpp_ram_data_out[0][10].CLK
clk => lpp_ram_data_out[0][11].CLK
clk => lpp_ram_data_out[0][12].CLK
clk => lpp_ram_data_out[0][13].CLK
clk => lpp_ram_data_out[0][14].CLK
clk => lpp_ram_data_out[0][15].CLK
clk => rdaddress_c_bus[0].CLK
clk => rdaddress_c_bus[1].CLK
clk => rdaddress_c_bus[2].CLK
clk => rdaddress_c_bus[3].CLK
clk => rdaddress_c_bus[4].CLK
clk => rdaddress_c_bus[5].CLK
clk => rdaddress_c_bus[6].CLK
clk => rdaddress_c_bus[7].CLK
clk => rdaddress_c_bus[8].CLK
clk => rdaddress_c_bus[9].CLK
clk => rdaddress_c_bus[10].CLK
clk => rdaddress_c_bus[11].CLK
clk => rdaddress_c_bus[12].CLK
clk => rdaddress_c_bus[13].CLK
clk => rdaddress_c_bus[14].CLK
clk => rdaddress_c_bus[15].CLK
clk => rdaddress_c_bus[16].CLK
clk => rdaddress_c_bus[17].CLK
clk => rdaddress_c_bus[18].CLK
clk => rdaddress_c_bus[19].CLK
clk => rdaddress_c_bus[20].CLK
clk => rdaddress_c_bus[21].CLK
clk => rdaddress_c_bus[22].CLK
clk => rdaddress_c_bus[23].CLK
clk => rdaddress_c_bus[24].CLK
clk => rdaddress_c_bus[25].CLK
clk => rdaddress_c_bus[26].CLK
clk => rdaddress_c_bus[27].CLK
clk => rdaddress_c_bus[28].CLK
clk => rdaddress_c_bus[29].CLK
clk => rdaddress_c_bus[30].CLK
clk => rdaddress_c_bus[31].CLK
clk => en_slb.CLK
clk => twiddle_data[2][1][0].CLK
clk => twiddle_data[2][1][1].CLK
clk => twiddle_data[2][1][2].CLK
clk => twiddle_data[2][1][3].CLK
clk => twiddle_data[2][1][4].CLK
clk => twiddle_data[2][1][5].CLK
clk => twiddle_data[2][1][6].CLK
clk => twiddle_data[2][1][7].CLK
clk => twiddle_data[2][0][0].CLK
clk => twiddle_data[2][0][1].CLK
clk => twiddle_data[2][0][2].CLK
clk => twiddle_data[2][0][3].CLK
clk => twiddle_data[2][0][4].CLK
clk => twiddle_data[2][0][5].CLK
clk => twiddle_data[2][0][6].CLK
clk => twiddle_data[2][0][7].CLK
clk => twiddle_data[1][1][0].CLK
clk => twiddle_data[1][1][1].CLK
clk => twiddle_data[1][1][2].CLK
clk => twiddle_data[1][1][3].CLK
clk => twiddle_data[1][1][4].CLK
clk => twiddle_data[1][1][5].CLK
clk => twiddle_data[1][1][6].CLK
clk => twiddle_data[1][1][7].CLK
clk => twiddle_data[1][0][0].CLK
clk => twiddle_data[1][0][1].CLK
clk => twiddle_data[1][0][2].CLK
clk => twiddle_data[1][0][3].CLK
clk => twiddle_data[1][0][4].CLK
clk => twiddle_data[1][0][5].CLK
clk => twiddle_data[1][0][6].CLK
clk => twiddle_data[1][0][7].CLK
clk => twiddle_data[0][1][0].CLK
clk => twiddle_data[0][1][1].CLK
clk => twiddle_data[0][1][2].CLK
clk => twiddle_data[0][1][3].CLK
clk => twiddle_data[0][1][4].CLK
clk => twiddle_data[0][1][5].CLK
clk => twiddle_data[0][1][6].CLK
clk => twiddle_data[0][1][7].CLK
clk => twiddle_data[0][0][0].CLK
clk => twiddle_data[0][0][1].CLK
clk => twiddle_data[0][0][2].CLK
clk => twiddle_data[0][0][3].CLK
clk => twiddle_data[0][0][4].CLK
clk => twiddle_data[0][0][5].CLK
clk => twiddle_data[0][0][6].CLK
clk => twiddle_data[0][0][7].CLK
clk => sw_r_tdl[4][0].CLK
clk => sw_r_tdl[4][1].CLK
clk => sw_r_tdl[3][0].CLK
clk => sw_r_tdl[3][1].CLK
clk => sw_r_tdl[2][0].CLK
clk => sw_r_tdl[2][1].CLK
clk => sw_r_tdl[1][0].CLK
clk => sw_r_tdl[1][1].CLK
clk => sw_r_tdl[0][0].CLK
clk => sw_r_tdl[0][1].CLK
clk => wren_b[0].CLK
clk => wren_b[1].CLK
clk => wren_b[2].CLK
clk => wren_b[3].CLK
clk => wren_a[0].CLK
clk => wren_a[1].CLK
clk => wren_a[2].CLK
clk => wren_a[3].CLK
clk => wd_vec[0].CLK
clk => wd_vec[1].CLK
clk => wd_vec[2].CLK
clk => wd_vec[3].CLK
clk => wd_vec[4].CLK
clk => wd_vec[5].CLK
clk => wd_vec[6].CLK
clk => wc_vec[0].CLK
clk => wc_vec[1].CLK
clk => wc_vec[2].CLK
clk => wc_vec[3].CLK
clk => wc_vec[4].CLK
clk => wc_vec[5].CLK
clk => wc_vec[6].CLK
clk => p_cd_en[0].CLK
clk => p_cd_en[1].CLK
clk => p_cd_en[2].CLK
clk => p_tdl[18][0].CLK
clk => p_tdl[18][1].CLK
clk => p_tdl[18][2].CLK
clk => p_tdl[17][0].CLK
clk => p_tdl[17][1].CLK
clk => p_tdl[17][2].CLK
clk => p_tdl[16][0].CLK
clk => p_tdl[16][1].CLK
clk => p_tdl[16][2].CLK
clk => p_tdl[15][0].CLK
clk => p_tdl[15][1].CLK
clk => p_tdl[15][2].CLK
clk => p_tdl[14][0].CLK
clk => p_tdl[14][1].CLK
clk => p_tdl[14][2].CLK
clk => p_tdl[13][0].CLK
clk => p_tdl[13][1].CLK
clk => p_tdl[13][2].CLK
clk => p_tdl[12][0].CLK
clk => p_tdl[12][1].CLK
clk => p_tdl[12][2].CLK
clk => p_tdl[11][0].CLK
clk => p_tdl[11][1].CLK
clk => p_tdl[11][2].CLK
clk => p_tdl[10][0].CLK
clk => p_tdl[10][1].CLK
clk => p_tdl[10][2].CLK
clk => p_tdl[9][0].CLK
clk => p_tdl[9][1].CLK
clk => p_tdl[9][2].CLK
clk => p_tdl[8][0].CLK
clk => p_tdl[8][1].CLK
clk => p_tdl[8][2].CLK
clk => p_tdl[7][0].CLK
clk => p_tdl[7][1].CLK
clk => p_tdl[7][2].CLK
clk => p_tdl[6][0].CLK
clk => p_tdl[6][1].CLK
clk => p_tdl[6][2].CLK
clk => p_tdl[5][0].CLK
clk => p_tdl[5][1].CLK
clk => p_tdl[5][2].CLK
clk => p_tdl[4][0].CLK
clk => p_tdl[4][1].CLK
clk => p_tdl[4][2].CLK
clk => p_tdl[3][0].CLK
clk => p_tdl[3][1].CLK
clk => p_tdl[3][2].CLK
clk => p_tdl[2][0].CLK
clk => p_tdl[2][1].CLK
clk => p_tdl[2][2].CLK
clk => p_tdl[1][0].CLK
clk => p_tdl[1][1].CLK
clk => p_tdl[1][2].CLK
clk => p_tdl[0][0].CLK
clk => p_tdl[0][1].CLK
clk => p_tdl[0][2].CLK
clk => data_rdy_vec[0].CLK
clk => data_rdy_vec[1].CLK
clk => data_rdy_vec[2].CLK
clk => data_rdy_vec[3].CLK
clk => data_rdy_vec[4].CLK
clk => data_rdy_vec[5].CLK
clk => data_rdy_vec[6].CLK
clk => data_rdy_vec[7].CLK
clk => data_rdy_vec[8].CLK
clk => data_rdy_vec[9].CLK
clk => data_rdy_vec[10].CLK
clk => ram_a_not_b_vec[0].CLK
clk => ram_a_not_b_vec[1].CLK
clk => ram_a_not_b_vec[2].CLK
clk => ram_a_not_b_vec[3].CLK
clk => ram_a_not_b_vec[4].CLK
clk => ram_a_not_b_vec[5].CLK
clk => ram_a_not_b_vec[6].CLK
clk => ram_a_not_b_vec[7].CLK
clk => ram_a_not_b_vec[8].CLK
clk => ram_a_not_b_vec[9].CLK
clk => ram_a_not_b_vec[10].CLK
clk => ram_a_not_b_vec[11].CLK
clk => ram_a_not_b_vec[12].CLK
clk => ram_a_not_b_vec[13].CLK
clk => ram_a_not_b_vec[14].CLK
clk => ram_a_not_b_vec[15].CLK
clk => ram_a_not_b_vec[16].CLK
clk => ram_a_not_b_vec[17].CLK
clk => ram_a_not_b_vec[18].CLK
clk => ram_a_not_b_vec[19].CLK
clk => ram_a_not_b_vec[20].CLK
clk => ram_a_not_b_vec[21].CLK
clk => ram_a_not_b_vec[22].CLK
clk => ram_a_not_b_vec[23].CLK
clk => ram_a_not_b_vec[24].CLK
clk => ram_a_not_b_vec[25].CLK
clk => ram_a_not_b_vec[26].CLK
clk => ram_a_not_b_vec[27].CLK
clk => ram_a_not_b_vec[28].CLK
clk => ram_a_not_b_vec[29].CLK
clk => data_count_sig[0].CLK
clk => data_count_sig[1].CLK
clk => data_count_sig[2].CLK
clk => data_count_sig[3].CLK
clk => data_count_sig[4].CLK
clk => data_count_sig[5].CLK
clk => data_count_sig[6].CLK
clk => data_count_sig[7].CLK
clk => data_count_sig[8].CLK
clk => data_count_sig[9].CLK
clk => sink_ready_ctrl_d.CLK
clk => source_stall_d.CLK
clk => sop.CLK
clk => auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.clk
clk => auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1.clk
clk => asj_fft_m_k_counter_fft_111:gen_gt256_mk:ctrl.clk
clk => asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np.clk
clk => asj_fft_tdl_bit_rst_fft_111:delay_npd.clk
clk => asj_fft_tdl_bit_rst_fft_111:delay_bdd.clk
clk => asj_fft_wrengen_fft_111:sel_we.clk
clk => asj_fft_in_write_sgl_fft_111:writer.clk
clk => asj_fft_cnt_ctrl_fft_111:ccc.clk
clk => asj_fft_4dp_ram_fft_111:dat_A.clk
clk => asj_fft_4dp_ram_fft_111:dat_B.clk
clk => asj_fft_4dp_ram_fft_111:gen_M4K_Output:dat_C.clk
clk => asj_fft_4dp_ram_fft_111:gen_M4K_Output:dat_D.clk
clk => asj_fft_dataadgen_fft_111:rd_adgen.clk
clk => asj_fft_cxb_addr_fft_111:ram_cxb_rd.clk
clk => asj_fft_tdl_fft_111:gen_wrsw_2:k_delay.clk
clk => asj_fft_tdl_fft_111:gen_wrsw_2:p_delay.clk
clk => asj_fft_wrswgen_fft_111:gen_wrsw_2:get_wr_swtiches.clk
clk => asj_fft_dataadgen_fft_111:gen_wrsw_2:wr_adgen.clk
clk => asj_fft_cxb_addr_fft_111:gen_wrsw_2:ram_cxb_wr.clk
clk => asj_fft_cxb_data_fft_111:ram_cxb_wr_data.clk
clk => asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data.clk
clk => asj_fft_dft_bfp_fft_111:gen_dft_2:bfpdft.clk
clk => asj_fft_tdl_bit_rst_fft_111:gen_dft_2:delay_blk_done.clk
clk => asj_fft_bfp_ctrl_fft_111:gen_dft_2:bfpc.clk
clk => asj_fft_tdl_bit_rst_fft_111:gen_dft_2:delay_blk_done2.clk
clk => asj_fft_twadgen_fft_111:twid_factors.clk
clk => asj_fft_3dp_rom_fft_111:twrom.clk
clk => asj_fft_cxb_addr_fft_111:gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp.clk
clk => asj_fft_lpprdadgen_fft_111:gen_radix_4_last_pass:gen_lpp_addr.clk
clk => asj_fft_cxb_data_r_fft_111:gen_radix_4_last_pass:ram_cxb_lpp_data.clk
clk => asj_fft_lpp_serial_fft_111:gen_radix_4_last_pass:lpp.clk
clk => asj_fft_tdl_bit_rst_fft_111:delay_lpp_en.clk
clk => fft_s2_cur~3.DATAIN
clk => fft_s1_cur~6.DATAIN
reset_n => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.reset_n
reset_n => auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.reset_n
reset_n => auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1.reset_n
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wd_vec.OUTPUTSELECT
reset_n => wren_a.OUTPUTSELECT
reset_n => wren_a.OUTPUTSELECT
reset_n => wren_a.OUTPUTSELECT
reset_n => wren_a.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_count_offset.OUTPUTSELECT
reset_n => lpp_sel.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => master_source_ena.OUTPUTSELECT
reset_n => master_source_sop.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => sop_out.OUTPUTSELECT
reset_n => val_out.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => lpp_count.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => fft_dirn.OUTPUTSELECT
reset_n => fft_dirn_held.OUTPUTSELECT
reset_n => fft_dirn_held_o.OUTPUTSELECT
reset_n => fft_dirn_held_o2.OUTPUTSELECT
reset_n => fft_dirn_stream.OUTPUTSELECT
reset_n => data_count_sig[0].ACLR
reset_n => data_count_sig[1].ACLR
reset_n => data_count_sig[2].ACLR
reset_n => data_count_sig[3].ACLR
reset_n => data_count_sig[4].ACLR
reset_n => data_count_sig[5].ACLR
reset_n => data_count_sig[6].ACLR
reset_n => data_count_sig[7].ACLR
reset_n => data_count_sig[8].ACLR
reset_n => data_count_sig[9].ACLR
reset_n => asj_fft_m_k_counter_fft_111:gen_gt256_mk:ctrl.reset
reset_n => asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np.reset
reset_n => asj_fft_tdl_bit_rst_fft_111:delay_npd.reset
reset_n => asj_fft_tdl_bit_rst_fft_111:delay_bdd.reset
reset_n => asj_fft_wrengen_fft_111:sel_we.reset
reset_n => asj_fft_in_write_sgl_fft_111:writer.reset
reset_n => asj_fft_dft_bfp_fft_111:gen_dft_2:bfpdft.reset
reset_n => asj_fft_tdl_bit_rst_fft_111:gen_dft_2:delay_blk_done.reset
reset_n => asj_fft_bfp_ctrl_fft_111:gen_dft_2:bfpc.reset
reset_n => asj_fft_tdl_bit_rst_fft_111:gen_dft_2:delay_blk_done2.reset
reset_n => asj_fft_lpprdadgen_fft_111:gen_radix_4_last_pass:gen_lpp_addr.reset
reset_n => asj_fft_lpp_serial_fft_111:gen_radix_4_last_pass:lpp.reset
reset_n => asj_fft_tdl_bit_rst_fft_111:delay_lpp_en.reset
reset_n => sink_ready_ctrl_d.ACLR
reset_n => source_stall_d.ACLR
reset_n => sop.PRESET
reset_n => master_sink_ena.DATAIN
clk_ena => source_valid_ctrl_sop.IN1
clk_ena => global_clock_enable.IN1
clk_ena => auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1.clk_en
clk_ena => stall_sop.IN1
inverse => fft_dirn.DATAB
sink_real[0] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[8]
sink_real[1] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[9]
sink_real[2] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[10]
sink_real[3] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[11]
sink_real[4] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[12]
sink_real[5] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[13]
sink_real[6] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[14]
sink_real[7] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[15]
sink_imag[0] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[0]
sink_imag[1] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[1]
sink_imag[2] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[2]
sink_imag[3] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[3]
sink_imag[4] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[4]
sink_imag[5] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[5]
sink_imag[6] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[6]
sink_imag[7] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_data[7]
source_real[0] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[14]
source_real[1] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[15]
source_real[2] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[16]
source_real[3] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[17]
source_real[4] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[18]
source_real[5] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[19]
source_real[6] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[20]
source_real[7] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[21]
source_imag[0] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[6]
source_imag[1] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[7]
source_imag[2] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[8]
source_imag[3] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[9]
source_imag[4] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[10]
source_imag[5] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[11]
source_imag[6] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[12]
source_imag[7] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[13]
source_exp[0] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[0]
source_exp[1] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[1]
source_exp[2] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[2]
source_exp[3] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[3]
source_exp[4] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[4]
source_exp[5] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_data[5]
sink_sop => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_sop
sink_eop => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_eop
sink_valid => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_valid
sink_ready <= auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_ready
sink_error[0] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_error[0]
sink_error[1] => auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1.at_sink_error[1]
source_error[0] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_error[0]
source_error[1] <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_error[1]
source_ready => auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_ready
source_valid <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_valid
source_sop <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_sop
source_eop <= auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1.at_source_eop


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => send_eop_s.CLK
clk => send_sop_s.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => out_cnt[8].CLK
clk => out_cnt[9].CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_data_int[14].CLK
clk => at_sink_data_int[15].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => max_reached.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => send_eop_s.ACLR
reset_n => send_sop_s.ACLR
reset_n => out_cnt[0].ACLR
reset_n => out_cnt[1].ACLR
reset_n => out_cnt[2].ACLR
reset_n => out_cnt[3].ACLR
reset_n => out_cnt[4].ACLR
reset_n => out_cnt[5].ACLR
reset_n => out_cnt[6].ACLR
reset_n => out_cnt[7].ACLR
reset_n => out_cnt[8].ACLR
reset_n => out_cnt[9].ACLR
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_data_int[14].ACLR
reset_n => at_sink_data_int[15].ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => max_reached.ACLR
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => count[7].ACLR
reset_n => count[8].ACLR
reset_n => count[9].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[9]
data[10] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[10]
data[11] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[11]
data[12] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[12]
data[13] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[13]
data[14] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[14]
data[15] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[15]
sink_ready_ctrl => send_sop_eop_p.IN1
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= send_sop_s.DB_MAX_OUTPUT_PORT_TYPE
send_eop <= send_eop_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN0
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN0
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_data[14] => at_sink_data_int[14].DATAIN
at_sink_data[15] => at_sink_data_int[15].DATAIN
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_error[0] => at_sink_error_int.IN0
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[1] => at_sink_error_int.IN1
at_sink_error[1] => packet_error_int.DATAB
at_sink_error[1] => packet_error_int.DATAB
at_sink_error[1] => packet_error_int.DATAB


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_e9h1:auto_generated.data[0]
data[1] => scfifo_e9h1:auto_generated.data[1]
data[2] => scfifo_e9h1:auto_generated.data[2]
data[3] => scfifo_e9h1:auto_generated.data[3]
data[4] => scfifo_e9h1:auto_generated.data[4]
data[5] => scfifo_e9h1:auto_generated.data[5]
data[6] => scfifo_e9h1:auto_generated.data[6]
data[7] => scfifo_e9h1:auto_generated.data[7]
data[8] => scfifo_e9h1:auto_generated.data[8]
data[9] => scfifo_e9h1:auto_generated.data[9]
data[10] => scfifo_e9h1:auto_generated.data[10]
data[11] => scfifo_e9h1:auto_generated.data[11]
data[12] => scfifo_e9h1:auto_generated.data[12]
data[13] => scfifo_e9h1:auto_generated.data[13]
data[14] => scfifo_e9h1:auto_generated.data[14]
data[15] => scfifo_e9h1:auto_generated.data[15]
data[16] => scfifo_e9h1:auto_generated.data[16]
data[17] => scfifo_e9h1:auto_generated.data[17]
q[0] <= scfifo_e9h1:auto_generated.q[0]
q[1] <= scfifo_e9h1:auto_generated.q[1]
q[2] <= scfifo_e9h1:auto_generated.q[2]
q[3] <= scfifo_e9h1:auto_generated.q[3]
q[4] <= scfifo_e9h1:auto_generated.q[4]
q[5] <= scfifo_e9h1:auto_generated.q[5]
q[6] <= scfifo_e9h1:auto_generated.q[6]
q[7] <= scfifo_e9h1:auto_generated.q[7]
q[8] <= scfifo_e9h1:auto_generated.q[8]
q[9] <= scfifo_e9h1:auto_generated.q[9]
q[10] <= scfifo_e9h1:auto_generated.q[10]
q[11] <= scfifo_e9h1:auto_generated.q[11]
q[12] <= scfifo_e9h1:auto_generated.q[12]
q[13] <= scfifo_e9h1:auto_generated.q[13]
q[14] <= scfifo_e9h1:auto_generated.q[14]
q[15] <= scfifo_e9h1:auto_generated.q[15]
q[16] <= scfifo_e9h1:auto_generated.q[16]
q[17] <= scfifo_e9h1:auto_generated.q[17]
wrreq => scfifo_e9h1:auto_generated.wrreq
rdreq => scfifo_e9h1:auto_generated.rdreq
clock => scfifo_e9h1:auto_generated.clock
aclr => scfifo_e9h1:auto_generated.aclr
sclr => scfifo_e9h1:auto_generated.sclr
empty <= scfifo_e9h1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_e9h1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_e9h1:auto_generated.usedw[0]
usedw[1] <= scfifo_e9h1:auto_generated.usedw[1]
usedw[2] <= scfifo_e9h1:auto_generated.usedw[2]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated
aclr => a_dpfifo_7k81:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_7k81:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_7k81:dpfifo.data[0]
data[1] => a_dpfifo_7k81:dpfifo.data[1]
data[2] => a_dpfifo_7k81:dpfifo.data[2]
data[3] => a_dpfifo_7k81:dpfifo.data[3]
data[4] => a_dpfifo_7k81:dpfifo.data[4]
data[5] => a_dpfifo_7k81:dpfifo.data[5]
data[6] => a_dpfifo_7k81:dpfifo.data[6]
data[7] => a_dpfifo_7k81:dpfifo.data[7]
data[8] => a_dpfifo_7k81:dpfifo.data[8]
data[9] => a_dpfifo_7k81:dpfifo.data[9]
data[10] => a_dpfifo_7k81:dpfifo.data[10]
data[11] => a_dpfifo_7k81:dpfifo.data[11]
data[12] => a_dpfifo_7k81:dpfifo.data[12]
data[13] => a_dpfifo_7k81:dpfifo.data[13]
data[14] => a_dpfifo_7k81:dpfifo.data[14]
data[15] => a_dpfifo_7k81:dpfifo.data[15]
data[16] => a_dpfifo_7k81:dpfifo.data[16]
data[17] => a_dpfifo_7k81:dpfifo.data[17]
empty <= a_dpfifo_7k81:dpfifo.empty
q[0] <= a_dpfifo_7k81:dpfifo.q[0]
q[1] <= a_dpfifo_7k81:dpfifo.q[1]
q[2] <= a_dpfifo_7k81:dpfifo.q[2]
q[3] <= a_dpfifo_7k81:dpfifo.q[3]
q[4] <= a_dpfifo_7k81:dpfifo.q[4]
q[5] <= a_dpfifo_7k81:dpfifo.q[5]
q[6] <= a_dpfifo_7k81:dpfifo.q[6]
q[7] <= a_dpfifo_7k81:dpfifo.q[7]
q[8] <= a_dpfifo_7k81:dpfifo.q[8]
q[9] <= a_dpfifo_7k81:dpfifo.q[9]
q[10] <= a_dpfifo_7k81:dpfifo.q[10]
q[11] <= a_dpfifo_7k81:dpfifo.q[11]
q[12] <= a_dpfifo_7k81:dpfifo.q[12]
q[13] <= a_dpfifo_7k81:dpfifo.q[13]
q[14] <= a_dpfifo_7k81:dpfifo.q[14]
q[15] <= a_dpfifo_7k81:dpfifo.q[15]
q[16] <= a_dpfifo_7k81:dpfifo.q[16]
q[17] <= a_dpfifo_7k81:dpfifo.q[17]
rdreq => a_dpfifo_7k81:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_7k81:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_7k81:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_7k81:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_7k81:dpfifo.usedw[2]
wrreq => a_dpfifo_7k81:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_bjb:rd_ptr_msb.aclr
aclr => cntr_oj7:usedw_counter.aclr
aclr => cntr_cjb:wr_ptr.aclr
clock => altsyncram_eof1:FIFOram.clock0
clock => altsyncram_eof1:FIFOram.clock1
clock => cntr_bjb:rd_ptr_msb.clock
clock => cntr_oj7:usedw_counter.clock
clock => cntr_cjb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_eof1:FIFOram.data_a[0]
data[1] => altsyncram_eof1:FIFOram.data_a[1]
data[2] => altsyncram_eof1:FIFOram.data_a[2]
data[3] => altsyncram_eof1:FIFOram.data_a[3]
data[4] => altsyncram_eof1:FIFOram.data_a[4]
data[5] => altsyncram_eof1:FIFOram.data_a[5]
data[6] => altsyncram_eof1:FIFOram.data_a[6]
data[7] => altsyncram_eof1:FIFOram.data_a[7]
data[8] => altsyncram_eof1:FIFOram.data_a[8]
data[9] => altsyncram_eof1:FIFOram.data_a[9]
data[10] => altsyncram_eof1:FIFOram.data_a[10]
data[11] => altsyncram_eof1:FIFOram.data_a[11]
data[12] => altsyncram_eof1:FIFOram.data_a[12]
data[13] => altsyncram_eof1:FIFOram.data_a[13]
data[14] => altsyncram_eof1:FIFOram.data_a[14]
data[15] => altsyncram_eof1:FIFOram.data_a[15]
data[16] => altsyncram_eof1:FIFOram.data_a[16]
data[17] => altsyncram_eof1:FIFOram.data_a[17]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_eof1:FIFOram.q_b[0]
q[1] <= altsyncram_eof1:FIFOram.q_b[1]
q[2] <= altsyncram_eof1:FIFOram.q_b[2]
q[3] <= altsyncram_eof1:FIFOram.q_b[3]
q[4] <= altsyncram_eof1:FIFOram.q_b[4]
q[5] <= altsyncram_eof1:FIFOram.q_b[5]
q[6] <= altsyncram_eof1:FIFOram.q_b[6]
q[7] <= altsyncram_eof1:FIFOram.q_b[7]
q[8] <= altsyncram_eof1:FIFOram.q_b[8]
q[9] <= altsyncram_eof1:FIFOram.q_b[9]
q[10] <= altsyncram_eof1:FIFOram.q_b[10]
q[11] <= altsyncram_eof1:FIFOram.q_b[11]
q[12] <= altsyncram_eof1:FIFOram.q_b[12]
q[13] <= altsyncram_eof1:FIFOram.q_b[13]
q[14] <= altsyncram_eof1:FIFOram.q_b[14]
q[15] <= altsyncram_eof1:FIFOram.q_b[15]
q[16] <= altsyncram_eof1:FIFOram.q_b[16]
q[17] <= altsyncram_eof1:FIFOram.q_b[17]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_eof1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_bjb:rd_ptr_msb.sclr
sclr => cntr_oj7:usedw_counter.sclr
sclr => cntr_cjb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_oj7:usedw_counter.q[0]
usedw[1] <= cntr_oj7:usedw_counter.q[1]
usedw[2] <= cntr_oj7:usedw_counter.q[2]
wreq => altsyncram_eof1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_oj7:usedw_counter.updown
wreq => cntr_cjb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|altsyncram_eof1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cmpr_un8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cmpr_un8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_bjb:rd_ptr_msb
aclr => counter_reg_bit2a[1].ACLR
aclr => counter_reg_bit2a[0].ACLR
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_oj7:usedw_counter
aclr => counter_reg_bit3a[2].ACLR
aclr => counter_reg_bit3a[1].ACLR
aclr => counter_reg_bit3a[0].ACLR
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_sink_fft_111:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_cjb:wr_ptr
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_source_fft_111:auk_dsp_atlantic_source_1
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int1[16].CLK
clk => data_int1[17].CLK
clk => data_int1[18].CLK
clk => data_int1[19].CLK
clk => data_int1[20].CLK
clk => data_int1[21].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => data_int[16].CLK
clk => data_int[17].CLK
clk => data_int[18].CLK
clk => data_int[19].CLK
clk => data_int[20].CLK
clk => data_int[21].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => at_source_data[16]~reg0.CLK
clk => at_source_data[17]~reg0.CLK
clk => at_source_data[18]~reg0.CLK
clk => at_source_data[19]~reg0.CLK
clk => at_source_data[20]~reg0.CLK
clk => at_source_data[21]~reg0.CLK
clk => data_count_int1[0].CLK
clk => data_count_int1[1].CLK
clk => data_count_int1[2].CLK
clk => data_count_int1[3].CLK
clk => data_count_int1[4].CLK
clk => data_count_int1[5].CLK
clk => data_count_int1[6].CLK
clk => data_count_int1[7].CLK
clk => data_count_int1[8].CLK
clk => data_count_int1[9].CLK
clk => data_count_int[0].CLK
clk => data_count_int[1].CLK
clk => data_count_int[2].CLK
clk => data_count_int[3].CLK
clk => data_count_int[4].CLK
clk => data_count_int[5].CLK
clk => data_count_int[6].CLK
clk => data_count_int[7].CLK
clk => data_count_int[8].CLK
clk => data_count_int[9].CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => at_source_data[16]~reg0.ACLR
reset_n => at_source_data[17]~reg0.ACLR
reset_n => at_source_data[18]~reg0.ACLR
reset_n => at_source_data[19]~reg0.ACLR
reset_n => at_source_data[20]~reg0.ACLR
reset_n => at_source_data[21]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_count_int[0].ACLR
reset_n => data_count_int[1].ACLR
reset_n => data_count_int[2].ACLR
reset_n => data_count_int[3].ACLR
reset_n => data_count_int[4].ACLR
reset_n => data_count_int[5].ACLR
reset_n => data_count_int[6].ACLR
reset_n => data_count_int[7].ACLR
reset_n => data_count_int[8].ACLR
reset_n => data_count_int[9].ACLR
reset_n => data_count_int1[0].ACLR
reset_n => data_count_int1[1].ACLR
reset_n => data_count_int1[2].ACLR
reset_n => data_count_int1[3].ACLR
reset_n => data_count_int1[4].ACLR
reset_n => data_count_int1[5].ACLR
reset_n => data_count_int1[6].ACLR
reset_n => data_count_int1[7].ACLR
reset_n => data_count_int1[8].ACLR
reset_n => data_count_int1[9].ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int[16].ACLR
reset_n => data_int[17].ACLR
reset_n => data_int[18].ACLR
reset_n => data_int[19].ACLR
reset_n => data_int[20].ACLR
reset_n => data_int[21].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => data_int1[16].ACLR
reset_n => data_int1[17].ACLR
reset_n => data_int1[18].ACLR
reset_n => data_int1[19].ACLR
reset_n => data_int1[20].ACLR
reset_n => data_int1[21].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data[16] => data_int[16].DATAIN
data[16] => data_int1[16].DATAIN
data[17] => data_int[17].DATAIN
data[17] => data_int1[17].DATAIN
data[18] => data_int[18].DATAIN
data[18] => data_int1[18].DATAIN
data[19] => data_int[19].DATAIN
data[19] => data_int1[19].DATAIN
data[20] => data_int[20].DATAIN
data[20] => data_int1[20].DATAIN
data[21] => data_int[21].DATAIN
data[21] => data_int1[21].DATAIN
data_count[0] => data_count_int[0].DATAIN
data_count[0] => data_count_int1[0].DATAIN
data_count[1] => data_count_int[1].DATAIN
data_count[1] => data_count_int1[1].DATAIN
data_count[2] => data_count_int[2].DATAIN
data_count[2] => data_count_int1[2].DATAIN
data_count[3] => data_count_int[3].DATAIN
data_count[3] => data_count_int1[3].DATAIN
data_count[4] => data_count_int[4].DATAIN
data_count[4] => data_count_int1[4].DATAIN
data_count[5] => data_count_int[5].DATAIN
data_count[5] => data_count_int1[5].DATAIN
data_count[6] => data_count_int[6].DATAIN
data_count[6] => data_count_int1[6].DATAIN
data_count[7] => data_count_int[7].DATAIN
data_count[7] => data_count_int1[7].DATAIN
data_count[8] => data_count_int[8].DATAIN
data_count[8] => data_count_int1[8].DATAIN
data_count[9] => data_count_int[9].DATAIN
data_count[9] => data_count_int1[9].DATAIN
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => packet_error0.IN0
packet_error[0] => at_source_error_int[0].DATAB
packet_error[1] => packet_error0.IN1
packet_error[1] => at_source_error_int[1].DATAB
at_source_ready => source_comb_update_2.IN1
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= at_source_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= at_source_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= at_source_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= at_source_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= at_source_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= at_source_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_channel[1] <= <GND>
at_source_channel[2] <= <GND>
at_source_channel[3] <= <GND>
at_source_channel[4] <= <GND>
at_source_channel[5] <= <GND>
at_source_channel[6] <= <GND>
at_source_channel[7] <= <GND>
at_source_channel[8] <= <GND>
at_source_channel[9] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|auk_dspip_avalon_streaming_controller_fft_111:auk_dsp_interface_controller_1
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_m_k_counter_fft_111:\gen_gt256_mk:ctrl
global_clock_enable => k_state.HOLD.OUTPUTSELECT
global_clock_enable => k_state.NEXT_PASS_UPD.OUTPUTSELECT
global_clock_enable => k_state.RUN_CNT.OUTPUTSELECT
global_clock_enable => k_state.IDLE.OUTPUTSELECT
global_clock_enable => next_pass_i.ENA
global_clock_enable => blk_done_int.ENA
global_clock_enable => p[0].ENA
global_clock_enable => p[1].ENA
global_clock_enable => p[2].ENA
global_clock_enable => k[0].ENA
global_clock_enable => k[1].ENA
global_clock_enable => k[2].ENA
global_clock_enable => k[3].ENA
global_clock_enable => k[4].ENA
global_clock_enable => k[5].ENA
global_clock_enable => k[6].ENA
global_clock_enable => k[7].ENA
global_clock_enable => k[8].ENA
global_clock_enable => k[9].ENA
global_clock_enable => k_count[0]~reg0.ENA
global_clock_enable => k_count[1]~reg0.ENA
global_clock_enable => k_count[2]~reg0.ENA
global_clock_enable => k_count[3]~reg0.ENA
global_clock_enable => k_count[4]~reg0.ENA
global_clock_enable => k_count[5]~reg0.ENA
global_clock_enable => k_count[6]~reg0.ENA
global_clock_enable => k_count[7]~reg0.ENA
global_clock_enable => next_block_d5.ENA
global_clock_enable => next_block_d4.ENA
global_clock_enable => next_block_d3.ENA
global_clock_enable => next_block_d2.ENA
global_clock_enable => next_block_d.ENA
clk => blk_done_int.CLK
clk => next_pass_i.CLK
clk => p[0].CLK
clk => p[1].CLK
clk => p[2].CLK
clk => k[0].CLK
clk => k[1].CLK
clk => k[2].CLK
clk => k[3].CLK
clk => k[4].CLK
clk => k[5].CLK
clk => k[6].CLK
clk => k[7].CLK
clk => k[8].CLK
clk => k[9].CLK
clk => k_count[0]~reg0.CLK
clk => k_count[1]~reg0.CLK
clk => k_count[2]~reg0.CLK
clk => k_count[3]~reg0.CLK
clk => k_count[4]~reg0.CLK
clk => k_count[5]~reg0.CLK
clk => k_count[6]~reg0.CLK
clk => k_count[7]~reg0.CLK
clk => next_block_d5.CLK
clk => next_block_d4.CLK
clk => next_block_d3.CLK
clk => next_block_d2.CLK
clk => next_block_d.CLK
clk => k_state~3.DATAIN
reset => cnt_k.IN1
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => next_pass_i.OUTPUTSELECT
reset => blk_done_int.OUTPUTSELECT
stp => ~NO_FANOUT~
start => next_pass_en.IN1
next_block => next_block_d.DATAIN
p_count[0] <= p[0].DB_MAX_OUTPUT_PORT_TYPE
p_count[1] <= p[1].DB_MAX_OUTPUT_PORT_TYPE
p_count[2] <= p[2].DB_MAX_OUTPUT_PORT_TYPE
k_count[0] <= k_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[1] <= k_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[2] <= k_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[3] <= k_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[4] <= k_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[5] <= k_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[6] <= k_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[7] <= k_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pass <= next_pass_i.DB_MAX_OUTPUT_PORT_TYPE
blk_done <= blk_done_int.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_ctrl_np
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[9].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_npd
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[5].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_bdd
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[5].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrengen_fft_111:sel_we
clk => wc_i.CLK
clk => wd_i.CLK
clk => lpp_c_i.CLK
clk => lpp_d_i.CLK
global_clock_enable => wc_i.ENA
global_clock_enable => wd_i.ENA
global_clock_enable => lpp_c_i.ENA
global_clock_enable => lpp_d_i.ENA
reset => lpp_d_i.OUTPUTSELECT
reset => lpp_c_i.OUTPUTSELECT
reset => wd_i.OUTPUTSELECT
reset => wc_i.OUTPUTSELECT
p_count[0] => Equal0.IN5
p_count[1] => Equal0.IN4
p_count[2] => Equal0.IN3
anb => wd_i.DATAB
anb => lpp_c_i.DATAA
anb => lpp_d_i.DATAA
anb => wc_i.DATAB
lpp_c_en <= lpp_c_i.DB_MAX_OUTPUT_PORT_TYPE
lpp_d_en <= lpp_d_i.DB_MAX_OUTPUT_PORT_TYPE
wc <= wc_i.DB_MAX_OUTPUT_PORT_TYPE
wd <= wd_i.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_in_write_sgl_fft_111:writer
clk => wr_addr[0].CLK
clk => wr_addr[1].CLK
clk => wr_addr[2].CLK
clk => wr_addr[3].CLK
clk => wr_addr[4].CLK
clk => wr_addr[5].CLK
clk => wr_addr[6].CLK
clk => wr_addr[7].CLK
clk => sw[0].CLK
clk => sw[1].CLK
clk => byte_enable[0]~reg0.CLK
clk => byte_enable[1]~reg0.CLK
clk => byte_enable[2]~reg0.CLK
clk => byte_enable[3]~reg0.CLK
clk => byte_enable[4]~reg0.CLK
clk => byte_enable[5]~reg0.CLK
clk => byte_enable[6]~reg0.CLK
clk => byte_enable[7]~reg0.CLK
clk => byte_enable[8]~reg0.CLK
clk => byte_enable[9]~reg0.CLK
clk => byte_enable[10]~reg0.CLK
clk => byte_enable[11]~reg0.CLK
clk => byte_enable[12]~reg0.CLK
clk => byte_enable[13]~reg0.CLK
clk => byte_enable[14]~reg0.CLK
clk => byte_enable[15]~reg0.CLK
clk => wr_address_i_int[0].CLK
clk => wr_address_i_int[1].CLK
clk => wr_address_i_int[2].CLK
clk => wr_address_i_int[3].CLK
clk => wr_address_i_int[4].CLK
clk => wr_address_i_int[5].CLK
clk => wr_address_i_int[6].CLK
clk => wr_address_i_int[7].CLK
clk => data_in_i[0]~reg0.CLK
clk => data_in_i[1]~reg0.CLK
clk => data_in_i[2]~reg0.CLK
clk => data_in_i[3]~reg0.CLK
clk => data_in_i[4]~reg0.CLK
clk => data_in_i[5]~reg0.CLK
clk => data_in_i[6]~reg0.CLK
clk => data_in_i[7]~reg0.CLK
clk => data_in_r[0]~reg0.CLK
clk => data_in_r[1]~reg0.CLK
clk => data_in_r[2]~reg0.CLK
clk => data_in_r[3]~reg0.CLK
clk => data_in_r[4]~reg0.CLK
clk => data_in_r[5]~reg0.CLK
clk => data_in_r[6]~reg0.CLK
clk => data_in_r[7]~reg0.CLK
clk => wren[0].CLK
clk => wren[1].CLK
clk => wren[2].CLK
clk => wren[3].CLK
clk => str_count_en.CLK
clk => next_block~reg0.CLK
clk => anb.CLK
clk => data_rdy_int.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
global_clock_enable => wr_addr[6].ENA
global_clock_enable => wr_addr[5].ENA
global_clock_enable => wr_addr[4].ENA
global_clock_enable => wr_addr[3].ENA
global_clock_enable => wr_addr[2].ENA
global_clock_enable => wr_addr[1].ENA
global_clock_enable => wr_addr[0].ENA
global_clock_enable => wr_addr[7].ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
global_clock_enable => byte_enable[0]~reg0.ENA
global_clock_enable => byte_enable[1]~reg0.ENA
global_clock_enable => byte_enable[2]~reg0.ENA
global_clock_enable => byte_enable[3]~reg0.ENA
global_clock_enable => byte_enable[4]~reg0.ENA
global_clock_enable => byte_enable[5]~reg0.ENA
global_clock_enable => byte_enable[6]~reg0.ENA
global_clock_enable => byte_enable[7]~reg0.ENA
global_clock_enable => byte_enable[8]~reg0.ENA
global_clock_enable => byte_enable[9]~reg0.ENA
global_clock_enable => byte_enable[10]~reg0.ENA
global_clock_enable => byte_enable[11]~reg0.ENA
global_clock_enable => byte_enable[12]~reg0.ENA
global_clock_enable => byte_enable[13]~reg0.ENA
global_clock_enable => byte_enable[14]~reg0.ENA
global_clock_enable => byte_enable[15]~reg0.ENA
global_clock_enable => wr_address_i_int[0].ENA
global_clock_enable => wr_address_i_int[1].ENA
global_clock_enable => wr_address_i_int[2].ENA
global_clock_enable => wr_address_i_int[3].ENA
global_clock_enable => wr_address_i_int[4].ENA
global_clock_enable => wr_address_i_int[5].ENA
global_clock_enable => wr_address_i_int[6].ENA
global_clock_enable => wr_address_i_int[7].ENA
global_clock_enable => data_in_i[0]~reg0.ENA
global_clock_enable => data_in_i[1]~reg0.ENA
global_clock_enable => data_in_i[2]~reg0.ENA
global_clock_enable => data_in_i[3]~reg0.ENA
global_clock_enable => data_in_i[4]~reg0.ENA
global_clock_enable => data_in_i[5]~reg0.ENA
global_clock_enable => data_in_i[6]~reg0.ENA
global_clock_enable => data_in_i[7]~reg0.ENA
global_clock_enable => data_in_r[0]~reg0.ENA
global_clock_enable => data_in_r[1]~reg0.ENA
global_clock_enable => data_in_r[2]~reg0.ENA
global_clock_enable => data_in_r[3]~reg0.ENA
global_clock_enable => data_in_r[4]~reg0.ENA
global_clock_enable => data_in_r[5]~reg0.ENA
global_clock_enable => data_in_r[6]~reg0.ENA
global_clock_enable => data_in_r[7]~reg0.ENA
global_clock_enable => wren[0].ENA
global_clock_enable => wren[1].ENA
global_clock_enable => wren[2].ENA
global_clock_enable => wren[3].ENA
global_clock_enable => str_count_en.ENA
global_clock_enable => next_block~reg0.ENA
global_clock_enable => anb.ENA
global_clock_enable => data_rdy_int.ENA
global_clock_enable => count[0].ENA
global_clock_enable => count[1].ENA
global_clock_enable => count[2].ENA
global_clock_enable => count[3].ENA
global_clock_enable => count[4].ENA
global_clock_enable => count[5].ENA
global_clock_enable => count[6].ENA
global_clock_enable => count[7].ENA
global_clock_enable => count[8].ENA
global_clock_enable => count[9].ENA
reset => counter_i.IN0
reset => data_rdy_int.OUTPUTSELECT
reset => anb.OUTPUTSELECT
reset => next_block.OUTPUTSELECT
reset => str_count_en.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
stp => counter_i.IN1
stp => str_count_en.OUTPUTSELECT
val => count_enable.IN1
block_done => ~NO_FANOUT~
data_real_in[0] => data_in_r.DATAA
data_real_in[1] => data_in_r.DATAA
data_real_in[2] => data_in_r.DATAA
data_real_in[3] => data_in_r.DATAA
data_real_in[4] => data_in_r.DATAA
data_real_in[5] => data_in_r.DATAA
data_real_in[6] => data_in_r.DATAA
data_real_in[7] => data_in_r.DATAA
data_imag_in[0] => data_in_i.DATAA
data_imag_in[1] => data_in_i.DATAA
data_imag_in[2] => data_in_i.DATAA
data_imag_in[3] => data_in_i.DATAA
data_imag_in[4] => data_in_i.DATAA
data_imag_in[5] => data_in_i.DATAA
data_imag_in[6] => data_in_i.DATAA
data_imag_in[7] => data_in_i.DATAA
wr_address_i[0] <= wr_address_i_int[0].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[1] <= wr_address_i_int[1].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[2] <= wr_address_i_int[2].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[3] <= wr_address_i_int[3].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[4] <= wr_address_i_int[4].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[5] <= wr_address_i_int[5].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[6] <= wr_address_i_int[6].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[7] <= wr_address_i_int[7].DB_MAX_OUTPUT_PORT_TYPE
byte_enable[0] <= byte_enable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[1] <= byte_enable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[2] <= byte_enable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[3] <= byte_enable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[4] <= byte_enable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[5] <= byte_enable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[6] <= byte_enable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[7] <= byte_enable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[8] <= byte_enable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[9] <= byte_enable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[10] <= byte_enable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[11] <= byte_enable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[12] <= byte_enable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[13] <= byte_enable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[14] <= byte_enable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[15] <= byte_enable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren_i[0] <= wren[0].DB_MAX_OUTPUT_PORT_TYPE
wren_i[1] <= wren[1].DB_MAX_OUTPUT_PORT_TYPE
wren_i[2] <= wren[2].DB_MAX_OUTPUT_PORT_TYPE
wren_i[3] <= wren[3].DB_MAX_OUTPUT_PORT_TYPE
data_rdy <= data_rdy_int.DB_MAX_OUTPUT_PORT_TYPE
a_not_b <= anb.DB_MAX_OUTPUT_PORT_TYPE
disable_wr <= <GND>
next_block <= next_block~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[0] <= data_in_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[1] <= data_in_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[2] <= data_in_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[3] <= data_in_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[4] <= data_in_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[5] <= data_in_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[6] <= data_in_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[7] <= data_in_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[0] <= data_in_i[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[1] <= data_in_i[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[2] <= data_in_i[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[3] <= data_in_i[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[4] <= data_in_i[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[5] <= data_in_i[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[6] <= data_in_i[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[7] <= data_in_i[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cnt_ctrl_fft_111:ccc
clk => rdaddress_a_bus[0]~reg0.CLK
clk => rdaddress_a_bus[1]~reg0.CLK
clk => rdaddress_a_bus[2]~reg0.CLK
clk => rdaddress_a_bus[3]~reg0.CLK
clk => rdaddress_a_bus[4]~reg0.CLK
clk => rdaddress_a_bus[5]~reg0.CLK
clk => rdaddress_a_bus[6]~reg0.CLK
clk => rdaddress_a_bus[7]~reg0.CLK
clk => rdaddress_a_bus[8]~reg0.CLK
clk => rdaddress_a_bus[9]~reg0.CLK
clk => rdaddress_a_bus[10]~reg0.CLK
clk => rdaddress_a_bus[11]~reg0.CLK
clk => rdaddress_a_bus[12]~reg0.CLK
clk => rdaddress_a_bus[13]~reg0.CLK
clk => rdaddress_a_bus[14]~reg0.CLK
clk => rdaddress_a_bus[15]~reg0.CLK
clk => rdaddress_a_bus[16]~reg0.CLK
clk => rdaddress_a_bus[17]~reg0.CLK
clk => rdaddress_a_bus[18]~reg0.CLK
clk => rdaddress_a_bus[19]~reg0.CLK
clk => rdaddress_a_bus[20]~reg0.CLK
clk => rdaddress_a_bus[21]~reg0.CLK
clk => rdaddress_a_bus[22]~reg0.CLK
clk => rdaddress_a_bus[23]~reg0.CLK
clk => rdaddress_a_bus[24]~reg0.CLK
clk => rdaddress_a_bus[25]~reg0.CLK
clk => rdaddress_a_bus[26]~reg0.CLK
clk => rdaddress_a_bus[27]~reg0.CLK
clk => rdaddress_a_bus[28]~reg0.CLK
clk => rdaddress_a_bus[29]~reg0.CLK
clk => rdaddress_a_bus[30]~reg0.CLK
clk => rdaddress_a_bus[31]~reg0.CLK
clk => rdaddress_b_bus[0]~reg0.CLK
clk => rdaddress_b_bus[1]~reg0.CLK
clk => rdaddress_b_bus[2]~reg0.CLK
clk => rdaddress_b_bus[3]~reg0.CLK
clk => rdaddress_b_bus[4]~reg0.CLK
clk => rdaddress_b_bus[5]~reg0.CLK
clk => rdaddress_b_bus[6]~reg0.CLK
clk => rdaddress_b_bus[7]~reg0.CLK
clk => rdaddress_b_bus[8]~reg0.CLK
clk => rdaddress_b_bus[9]~reg0.CLK
clk => rdaddress_b_bus[10]~reg0.CLK
clk => rdaddress_b_bus[11]~reg0.CLK
clk => rdaddress_b_bus[12]~reg0.CLK
clk => rdaddress_b_bus[13]~reg0.CLK
clk => rdaddress_b_bus[14]~reg0.CLK
clk => rdaddress_b_bus[15]~reg0.CLK
clk => rdaddress_b_bus[16]~reg0.CLK
clk => rdaddress_b_bus[17]~reg0.CLK
clk => rdaddress_b_bus[18]~reg0.CLK
clk => rdaddress_b_bus[19]~reg0.CLK
clk => rdaddress_b_bus[20]~reg0.CLK
clk => rdaddress_b_bus[21]~reg0.CLK
clk => rdaddress_b_bus[22]~reg0.CLK
clk => rdaddress_b_bus[23]~reg0.CLK
clk => rdaddress_b_bus[24]~reg0.CLK
clk => rdaddress_b_bus[25]~reg0.CLK
clk => rdaddress_b_bus[26]~reg0.CLK
clk => rdaddress_b_bus[27]~reg0.CLK
clk => rdaddress_b_bus[28]~reg0.CLK
clk => rdaddress_b_bus[29]~reg0.CLK
clk => rdaddress_b_bus[30]~reg0.CLK
clk => rdaddress_b_bus[31]~reg0.CLK
clk => ram_data_out3[0]~reg0.CLK
clk => ram_data_out3[1]~reg0.CLK
clk => ram_data_out3[2]~reg0.CLK
clk => ram_data_out3[3]~reg0.CLK
clk => ram_data_out3[4]~reg0.CLK
clk => ram_data_out3[5]~reg0.CLK
clk => ram_data_out3[6]~reg0.CLK
clk => ram_data_out3[7]~reg0.CLK
clk => ram_data_out3[8]~reg0.CLK
clk => ram_data_out3[9]~reg0.CLK
clk => ram_data_out3[10]~reg0.CLK
clk => ram_data_out3[11]~reg0.CLK
clk => ram_data_out3[12]~reg0.CLK
clk => ram_data_out3[13]~reg0.CLK
clk => ram_data_out3[14]~reg0.CLK
clk => ram_data_out3[15]~reg0.CLK
clk => ram_data_out2[0]~reg0.CLK
clk => ram_data_out2[1]~reg0.CLK
clk => ram_data_out2[2]~reg0.CLK
clk => ram_data_out2[3]~reg0.CLK
clk => ram_data_out2[4]~reg0.CLK
clk => ram_data_out2[5]~reg0.CLK
clk => ram_data_out2[6]~reg0.CLK
clk => ram_data_out2[7]~reg0.CLK
clk => ram_data_out2[8]~reg0.CLK
clk => ram_data_out2[9]~reg0.CLK
clk => ram_data_out2[10]~reg0.CLK
clk => ram_data_out2[11]~reg0.CLK
clk => ram_data_out2[12]~reg0.CLK
clk => ram_data_out2[13]~reg0.CLK
clk => ram_data_out2[14]~reg0.CLK
clk => ram_data_out2[15]~reg0.CLK
clk => ram_data_out1[0]~reg0.CLK
clk => ram_data_out1[1]~reg0.CLK
clk => ram_data_out1[2]~reg0.CLK
clk => ram_data_out1[3]~reg0.CLK
clk => ram_data_out1[4]~reg0.CLK
clk => ram_data_out1[5]~reg0.CLK
clk => ram_data_out1[6]~reg0.CLK
clk => ram_data_out1[7]~reg0.CLK
clk => ram_data_out1[8]~reg0.CLK
clk => ram_data_out1[9]~reg0.CLK
clk => ram_data_out1[10]~reg0.CLK
clk => ram_data_out1[11]~reg0.CLK
clk => ram_data_out1[12]~reg0.CLK
clk => ram_data_out1[13]~reg0.CLK
clk => ram_data_out1[14]~reg0.CLK
clk => ram_data_out1[15]~reg0.CLK
clk => ram_data_out0[0]~reg0.CLK
clk => ram_data_out0[1]~reg0.CLK
clk => ram_data_out0[2]~reg0.CLK
clk => ram_data_out0[3]~reg0.CLK
clk => ram_data_out0[4]~reg0.CLK
clk => ram_data_out0[5]~reg0.CLK
clk => ram_data_out0[6]~reg0.CLK
clk => ram_data_out0[7]~reg0.CLK
clk => ram_data_out0[8]~reg0.CLK
clk => ram_data_out0[9]~reg0.CLK
clk => ram_data_out0[10]~reg0.CLK
clk => ram_data_out0[11]~reg0.CLK
clk => ram_data_out0[12]~reg0.CLK
clk => ram_data_out0[13]~reg0.CLK
clk => ram_data_out0[14]~reg0.CLK
clk => ram_data_out0[15]~reg0.CLK
clk => b_ram_data_in_bus[0]~reg0.CLK
clk => b_ram_data_in_bus[1]~reg0.CLK
clk => b_ram_data_in_bus[2]~reg0.CLK
clk => b_ram_data_in_bus[3]~reg0.CLK
clk => b_ram_data_in_bus[4]~reg0.CLK
clk => b_ram_data_in_bus[5]~reg0.CLK
clk => b_ram_data_in_bus[6]~reg0.CLK
clk => b_ram_data_in_bus[7]~reg0.CLK
clk => b_ram_data_in_bus[8]~reg0.CLK
clk => b_ram_data_in_bus[9]~reg0.CLK
clk => b_ram_data_in_bus[10]~reg0.CLK
clk => b_ram_data_in_bus[11]~reg0.CLK
clk => b_ram_data_in_bus[12]~reg0.CLK
clk => b_ram_data_in_bus[13]~reg0.CLK
clk => b_ram_data_in_bus[14]~reg0.CLK
clk => b_ram_data_in_bus[15]~reg0.CLK
clk => b_ram_data_in_bus[16]~reg0.CLK
clk => b_ram_data_in_bus[17]~reg0.CLK
clk => b_ram_data_in_bus[18]~reg0.CLK
clk => b_ram_data_in_bus[19]~reg0.CLK
clk => b_ram_data_in_bus[20]~reg0.CLK
clk => b_ram_data_in_bus[21]~reg0.CLK
clk => b_ram_data_in_bus[22]~reg0.CLK
clk => b_ram_data_in_bus[23]~reg0.CLK
clk => b_ram_data_in_bus[24]~reg0.CLK
clk => b_ram_data_in_bus[25]~reg0.CLK
clk => b_ram_data_in_bus[26]~reg0.CLK
clk => b_ram_data_in_bus[27]~reg0.CLK
clk => b_ram_data_in_bus[28]~reg0.CLK
clk => b_ram_data_in_bus[29]~reg0.CLK
clk => b_ram_data_in_bus[30]~reg0.CLK
clk => b_ram_data_in_bus[31]~reg0.CLK
clk => b_ram_data_in_bus[32]~reg0.CLK
clk => b_ram_data_in_bus[33]~reg0.CLK
clk => b_ram_data_in_bus[34]~reg0.CLK
clk => b_ram_data_in_bus[35]~reg0.CLK
clk => b_ram_data_in_bus[36]~reg0.CLK
clk => b_ram_data_in_bus[37]~reg0.CLK
clk => b_ram_data_in_bus[38]~reg0.CLK
clk => b_ram_data_in_bus[39]~reg0.CLK
clk => b_ram_data_in_bus[40]~reg0.CLK
clk => b_ram_data_in_bus[41]~reg0.CLK
clk => b_ram_data_in_bus[42]~reg0.CLK
clk => b_ram_data_in_bus[43]~reg0.CLK
clk => b_ram_data_in_bus[44]~reg0.CLK
clk => b_ram_data_in_bus[45]~reg0.CLK
clk => b_ram_data_in_bus[46]~reg0.CLK
clk => b_ram_data_in_bus[47]~reg0.CLK
clk => b_ram_data_in_bus[48]~reg0.CLK
clk => b_ram_data_in_bus[49]~reg0.CLK
clk => b_ram_data_in_bus[50]~reg0.CLK
clk => b_ram_data_in_bus[51]~reg0.CLK
clk => b_ram_data_in_bus[52]~reg0.CLK
clk => b_ram_data_in_bus[53]~reg0.CLK
clk => b_ram_data_in_bus[54]~reg0.CLK
clk => b_ram_data_in_bus[55]~reg0.CLK
clk => b_ram_data_in_bus[56]~reg0.CLK
clk => b_ram_data_in_bus[57]~reg0.CLK
clk => b_ram_data_in_bus[58]~reg0.CLK
clk => b_ram_data_in_bus[59]~reg0.CLK
clk => b_ram_data_in_bus[60]~reg0.CLK
clk => b_ram_data_in_bus[61]~reg0.CLK
clk => b_ram_data_in_bus[62]~reg0.CLK
clk => b_ram_data_in_bus[63]~reg0.CLK
clk => a_ram_data_in_bus[0]~reg0.CLK
clk => a_ram_data_in_bus[1]~reg0.CLK
clk => a_ram_data_in_bus[2]~reg0.CLK
clk => a_ram_data_in_bus[3]~reg0.CLK
clk => a_ram_data_in_bus[4]~reg0.CLK
clk => a_ram_data_in_bus[5]~reg0.CLK
clk => a_ram_data_in_bus[6]~reg0.CLK
clk => a_ram_data_in_bus[7]~reg0.CLK
clk => a_ram_data_in_bus[8]~reg0.CLK
clk => a_ram_data_in_bus[9]~reg0.CLK
clk => a_ram_data_in_bus[10]~reg0.CLK
clk => a_ram_data_in_bus[11]~reg0.CLK
clk => a_ram_data_in_bus[12]~reg0.CLK
clk => a_ram_data_in_bus[13]~reg0.CLK
clk => a_ram_data_in_bus[14]~reg0.CLK
clk => a_ram_data_in_bus[15]~reg0.CLK
clk => a_ram_data_in_bus[16]~reg0.CLK
clk => a_ram_data_in_bus[17]~reg0.CLK
clk => a_ram_data_in_bus[18]~reg0.CLK
clk => a_ram_data_in_bus[19]~reg0.CLK
clk => a_ram_data_in_bus[20]~reg0.CLK
clk => a_ram_data_in_bus[21]~reg0.CLK
clk => a_ram_data_in_bus[22]~reg0.CLK
clk => a_ram_data_in_bus[23]~reg0.CLK
clk => a_ram_data_in_bus[24]~reg0.CLK
clk => a_ram_data_in_bus[25]~reg0.CLK
clk => a_ram_data_in_bus[26]~reg0.CLK
clk => a_ram_data_in_bus[27]~reg0.CLK
clk => a_ram_data_in_bus[28]~reg0.CLK
clk => a_ram_data_in_bus[29]~reg0.CLK
clk => a_ram_data_in_bus[30]~reg0.CLK
clk => a_ram_data_in_bus[31]~reg0.CLK
clk => a_ram_data_in_bus[32]~reg0.CLK
clk => a_ram_data_in_bus[33]~reg0.CLK
clk => a_ram_data_in_bus[34]~reg0.CLK
clk => a_ram_data_in_bus[35]~reg0.CLK
clk => a_ram_data_in_bus[36]~reg0.CLK
clk => a_ram_data_in_bus[37]~reg0.CLK
clk => a_ram_data_in_bus[38]~reg0.CLK
clk => a_ram_data_in_bus[39]~reg0.CLK
clk => a_ram_data_in_bus[40]~reg0.CLK
clk => a_ram_data_in_bus[41]~reg0.CLK
clk => a_ram_data_in_bus[42]~reg0.CLK
clk => a_ram_data_in_bus[43]~reg0.CLK
clk => a_ram_data_in_bus[44]~reg0.CLK
clk => a_ram_data_in_bus[45]~reg0.CLK
clk => a_ram_data_in_bus[46]~reg0.CLK
clk => a_ram_data_in_bus[47]~reg0.CLK
clk => a_ram_data_in_bus[48]~reg0.CLK
clk => a_ram_data_in_bus[49]~reg0.CLK
clk => a_ram_data_in_bus[50]~reg0.CLK
clk => a_ram_data_in_bus[51]~reg0.CLK
clk => a_ram_data_in_bus[52]~reg0.CLK
clk => a_ram_data_in_bus[53]~reg0.CLK
clk => a_ram_data_in_bus[54]~reg0.CLK
clk => a_ram_data_in_bus[55]~reg0.CLK
clk => a_ram_data_in_bus[56]~reg0.CLK
clk => a_ram_data_in_bus[57]~reg0.CLK
clk => a_ram_data_in_bus[58]~reg0.CLK
clk => a_ram_data_in_bus[59]~reg0.CLK
clk => a_ram_data_in_bus[60]~reg0.CLK
clk => a_ram_data_in_bus[61]~reg0.CLK
clk => a_ram_data_in_bus[62]~reg0.CLK
clk => a_ram_data_in_bus[63]~reg0.CLK
clk => wraddress_b_bus[0]~reg0.CLK
clk => wraddress_b_bus[1]~reg0.CLK
clk => wraddress_b_bus[2]~reg0.CLK
clk => wraddress_b_bus[3]~reg0.CLK
clk => wraddress_b_bus[4]~reg0.CLK
clk => wraddress_b_bus[5]~reg0.CLK
clk => wraddress_b_bus[6]~reg0.CLK
clk => wraddress_b_bus[7]~reg0.CLK
clk => wraddress_b_bus[8]~reg0.CLK
clk => wraddress_b_bus[9]~reg0.CLK
clk => wraddress_b_bus[10]~reg0.CLK
clk => wraddress_b_bus[11]~reg0.CLK
clk => wraddress_b_bus[12]~reg0.CLK
clk => wraddress_b_bus[13]~reg0.CLK
clk => wraddress_b_bus[14]~reg0.CLK
clk => wraddress_b_bus[15]~reg0.CLK
clk => wraddress_b_bus[16]~reg0.CLK
clk => wraddress_b_bus[17]~reg0.CLK
clk => wraddress_b_bus[18]~reg0.CLK
clk => wraddress_b_bus[19]~reg0.CLK
clk => wraddress_b_bus[20]~reg0.CLK
clk => wraddress_b_bus[21]~reg0.CLK
clk => wraddress_b_bus[22]~reg0.CLK
clk => wraddress_b_bus[23]~reg0.CLK
clk => wraddress_b_bus[24]~reg0.CLK
clk => wraddress_b_bus[25]~reg0.CLK
clk => wraddress_b_bus[26]~reg0.CLK
clk => wraddress_b_bus[27]~reg0.CLK
clk => wraddress_b_bus[28]~reg0.CLK
clk => wraddress_b_bus[29]~reg0.CLK
clk => wraddress_b_bus[30]~reg0.CLK
clk => wraddress_b_bus[31]~reg0.CLK
clk => wraddress_a_bus[0]~reg0.CLK
clk => wraddress_a_bus[1]~reg0.CLK
clk => wraddress_a_bus[2]~reg0.CLK
clk => wraddress_a_bus[3]~reg0.CLK
clk => wraddress_a_bus[4]~reg0.CLK
clk => wraddress_a_bus[5]~reg0.CLK
clk => wraddress_a_bus[6]~reg0.CLK
clk => wraddress_a_bus[7]~reg0.CLK
clk => wraddress_a_bus[8]~reg0.CLK
clk => wraddress_a_bus[9]~reg0.CLK
clk => wraddress_a_bus[10]~reg0.CLK
clk => wraddress_a_bus[11]~reg0.CLK
clk => wraddress_a_bus[12]~reg0.CLK
clk => wraddress_a_bus[13]~reg0.CLK
clk => wraddress_a_bus[14]~reg0.CLK
clk => wraddress_a_bus[15]~reg0.CLK
clk => wraddress_a_bus[16]~reg0.CLK
clk => wraddress_a_bus[17]~reg0.CLK
clk => wraddress_a_bus[18]~reg0.CLK
clk => wraddress_a_bus[19]~reg0.CLK
clk => wraddress_a_bus[20]~reg0.CLK
clk => wraddress_a_bus[21]~reg0.CLK
clk => wraddress_a_bus[22]~reg0.CLK
clk => wraddress_a_bus[23]~reg0.CLK
clk => wraddress_a_bus[24]~reg0.CLK
clk => wraddress_a_bus[25]~reg0.CLK
clk => wraddress_a_bus[26]~reg0.CLK
clk => wraddress_a_bus[27]~reg0.CLK
clk => wraddress_a_bus[28]~reg0.CLK
clk => wraddress_a_bus[29]~reg0.CLK
clk => wraddress_a_bus[30]~reg0.CLK
clk => wraddress_a_bus[31]~reg0.CLK
global_clock_enable => rdaddress_a_bus[0]~reg0.ENA
global_clock_enable => rdaddress_a_bus[1]~reg0.ENA
global_clock_enable => rdaddress_a_bus[2]~reg0.ENA
global_clock_enable => rdaddress_a_bus[3]~reg0.ENA
global_clock_enable => rdaddress_a_bus[4]~reg0.ENA
global_clock_enable => rdaddress_a_bus[5]~reg0.ENA
global_clock_enable => rdaddress_a_bus[6]~reg0.ENA
global_clock_enable => rdaddress_a_bus[7]~reg0.ENA
global_clock_enable => rdaddress_a_bus[8]~reg0.ENA
global_clock_enable => rdaddress_a_bus[9]~reg0.ENA
global_clock_enable => rdaddress_a_bus[10]~reg0.ENA
global_clock_enable => rdaddress_a_bus[11]~reg0.ENA
global_clock_enable => rdaddress_a_bus[12]~reg0.ENA
global_clock_enable => rdaddress_a_bus[13]~reg0.ENA
global_clock_enable => rdaddress_a_bus[14]~reg0.ENA
global_clock_enable => rdaddress_a_bus[15]~reg0.ENA
global_clock_enable => rdaddress_a_bus[16]~reg0.ENA
global_clock_enable => rdaddress_a_bus[17]~reg0.ENA
global_clock_enable => rdaddress_a_bus[18]~reg0.ENA
global_clock_enable => rdaddress_a_bus[19]~reg0.ENA
global_clock_enable => rdaddress_a_bus[20]~reg0.ENA
global_clock_enable => rdaddress_a_bus[21]~reg0.ENA
global_clock_enable => rdaddress_a_bus[22]~reg0.ENA
global_clock_enable => rdaddress_a_bus[23]~reg0.ENA
global_clock_enable => rdaddress_a_bus[24]~reg0.ENA
global_clock_enable => rdaddress_a_bus[25]~reg0.ENA
global_clock_enable => rdaddress_a_bus[26]~reg0.ENA
global_clock_enable => rdaddress_a_bus[27]~reg0.ENA
global_clock_enable => rdaddress_a_bus[28]~reg0.ENA
global_clock_enable => rdaddress_a_bus[29]~reg0.ENA
global_clock_enable => rdaddress_a_bus[30]~reg0.ENA
global_clock_enable => rdaddress_a_bus[31]~reg0.ENA
global_clock_enable => rdaddress_b_bus[0]~reg0.ENA
global_clock_enable => rdaddress_b_bus[1]~reg0.ENA
global_clock_enable => rdaddress_b_bus[2]~reg0.ENA
global_clock_enable => rdaddress_b_bus[3]~reg0.ENA
global_clock_enable => rdaddress_b_bus[4]~reg0.ENA
global_clock_enable => rdaddress_b_bus[5]~reg0.ENA
global_clock_enable => rdaddress_b_bus[6]~reg0.ENA
global_clock_enable => rdaddress_b_bus[7]~reg0.ENA
global_clock_enable => rdaddress_b_bus[8]~reg0.ENA
global_clock_enable => rdaddress_b_bus[9]~reg0.ENA
global_clock_enable => rdaddress_b_bus[10]~reg0.ENA
global_clock_enable => rdaddress_b_bus[11]~reg0.ENA
global_clock_enable => rdaddress_b_bus[12]~reg0.ENA
global_clock_enable => rdaddress_b_bus[13]~reg0.ENA
global_clock_enable => rdaddress_b_bus[14]~reg0.ENA
global_clock_enable => rdaddress_b_bus[15]~reg0.ENA
global_clock_enable => rdaddress_b_bus[16]~reg0.ENA
global_clock_enable => rdaddress_b_bus[17]~reg0.ENA
global_clock_enable => rdaddress_b_bus[18]~reg0.ENA
global_clock_enable => rdaddress_b_bus[19]~reg0.ENA
global_clock_enable => rdaddress_b_bus[20]~reg0.ENA
global_clock_enable => rdaddress_b_bus[21]~reg0.ENA
global_clock_enable => rdaddress_b_bus[22]~reg0.ENA
global_clock_enable => rdaddress_b_bus[23]~reg0.ENA
global_clock_enable => rdaddress_b_bus[24]~reg0.ENA
global_clock_enable => rdaddress_b_bus[25]~reg0.ENA
global_clock_enable => rdaddress_b_bus[26]~reg0.ENA
global_clock_enable => rdaddress_b_bus[27]~reg0.ENA
global_clock_enable => rdaddress_b_bus[28]~reg0.ENA
global_clock_enable => rdaddress_b_bus[29]~reg0.ENA
global_clock_enable => rdaddress_b_bus[30]~reg0.ENA
global_clock_enable => rdaddress_b_bus[31]~reg0.ENA
global_clock_enable => ram_data_out3[0]~reg0.ENA
global_clock_enable => ram_data_out3[1]~reg0.ENA
global_clock_enable => ram_data_out3[2]~reg0.ENA
global_clock_enable => ram_data_out3[3]~reg0.ENA
global_clock_enable => ram_data_out3[4]~reg0.ENA
global_clock_enable => ram_data_out3[5]~reg0.ENA
global_clock_enable => ram_data_out3[6]~reg0.ENA
global_clock_enable => ram_data_out3[7]~reg0.ENA
global_clock_enable => ram_data_out3[8]~reg0.ENA
global_clock_enable => ram_data_out3[9]~reg0.ENA
global_clock_enable => ram_data_out3[10]~reg0.ENA
global_clock_enable => ram_data_out3[11]~reg0.ENA
global_clock_enable => ram_data_out3[12]~reg0.ENA
global_clock_enable => ram_data_out3[13]~reg0.ENA
global_clock_enable => ram_data_out3[14]~reg0.ENA
global_clock_enable => ram_data_out3[15]~reg0.ENA
global_clock_enable => ram_data_out2[0]~reg0.ENA
global_clock_enable => ram_data_out2[1]~reg0.ENA
global_clock_enable => ram_data_out2[2]~reg0.ENA
global_clock_enable => ram_data_out2[3]~reg0.ENA
global_clock_enable => ram_data_out2[4]~reg0.ENA
global_clock_enable => ram_data_out2[5]~reg0.ENA
global_clock_enable => ram_data_out2[6]~reg0.ENA
global_clock_enable => ram_data_out2[7]~reg0.ENA
global_clock_enable => ram_data_out2[8]~reg0.ENA
global_clock_enable => ram_data_out2[9]~reg0.ENA
global_clock_enable => ram_data_out2[10]~reg0.ENA
global_clock_enable => ram_data_out2[11]~reg0.ENA
global_clock_enable => ram_data_out2[12]~reg0.ENA
global_clock_enable => ram_data_out2[13]~reg0.ENA
global_clock_enable => ram_data_out2[14]~reg0.ENA
global_clock_enable => ram_data_out2[15]~reg0.ENA
global_clock_enable => ram_data_out1[0]~reg0.ENA
global_clock_enable => ram_data_out1[1]~reg0.ENA
global_clock_enable => ram_data_out1[2]~reg0.ENA
global_clock_enable => ram_data_out1[3]~reg0.ENA
global_clock_enable => ram_data_out1[4]~reg0.ENA
global_clock_enable => ram_data_out1[5]~reg0.ENA
global_clock_enable => ram_data_out1[6]~reg0.ENA
global_clock_enable => ram_data_out1[7]~reg0.ENA
global_clock_enable => ram_data_out1[8]~reg0.ENA
global_clock_enable => ram_data_out1[9]~reg0.ENA
global_clock_enable => ram_data_out1[10]~reg0.ENA
global_clock_enable => ram_data_out1[11]~reg0.ENA
global_clock_enable => ram_data_out1[12]~reg0.ENA
global_clock_enable => ram_data_out1[13]~reg0.ENA
global_clock_enable => ram_data_out1[14]~reg0.ENA
global_clock_enable => ram_data_out1[15]~reg0.ENA
global_clock_enable => ram_data_out0[0]~reg0.ENA
global_clock_enable => ram_data_out0[1]~reg0.ENA
global_clock_enable => ram_data_out0[2]~reg0.ENA
global_clock_enable => ram_data_out0[3]~reg0.ENA
global_clock_enable => ram_data_out0[4]~reg0.ENA
global_clock_enable => ram_data_out0[5]~reg0.ENA
global_clock_enable => ram_data_out0[6]~reg0.ENA
global_clock_enable => ram_data_out0[7]~reg0.ENA
global_clock_enable => ram_data_out0[8]~reg0.ENA
global_clock_enable => ram_data_out0[9]~reg0.ENA
global_clock_enable => ram_data_out0[10]~reg0.ENA
global_clock_enable => ram_data_out0[11]~reg0.ENA
global_clock_enable => ram_data_out0[12]~reg0.ENA
global_clock_enable => ram_data_out0[13]~reg0.ENA
global_clock_enable => ram_data_out0[14]~reg0.ENA
global_clock_enable => ram_data_out0[15]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[0]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[1]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[2]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[3]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[4]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[5]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[6]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[7]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[8]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[9]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[10]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[11]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[12]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[13]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[14]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[15]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[16]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[17]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[18]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[19]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[20]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[21]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[22]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[23]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[24]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[25]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[26]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[27]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[28]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[29]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[30]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[31]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[32]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[33]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[34]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[35]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[36]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[37]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[38]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[39]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[40]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[41]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[42]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[43]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[44]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[45]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[46]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[47]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[48]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[49]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[50]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[51]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[52]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[53]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[54]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[55]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[56]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[57]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[58]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[59]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[60]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[61]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[62]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[63]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[0]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[1]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[2]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[3]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[4]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[5]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[6]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[7]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[8]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[9]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[10]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[11]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[12]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[13]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[14]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[15]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[16]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[17]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[18]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[19]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[20]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[21]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[22]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[23]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[24]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[25]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[26]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[27]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[28]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[29]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[30]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[31]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[32]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[33]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[34]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[35]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[36]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[37]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[38]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[39]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[40]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[41]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[42]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[43]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[44]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[45]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[46]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[47]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[48]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[49]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[50]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[51]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[52]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[53]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[54]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[55]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[56]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[57]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[58]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[59]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[60]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[61]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[62]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[63]~reg0.ENA
global_clock_enable => wraddress_b_bus[0]~reg0.ENA
global_clock_enable => wraddress_b_bus[1]~reg0.ENA
global_clock_enable => wraddress_b_bus[2]~reg0.ENA
global_clock_enable => wraddress_b_bus[3]~reg0.ENA
global_clock_enable => wraddress_b_bus[4]~reg0.ENA
global_clock_enable => wraddress_b_bus[5]~reg0.ENA
global_clock_enable => wraddress_b_bus[6]~reg0.ENA
global_clock_enable => wraddress_b_bus[7]~reg0.ENA
global_clock_enable => wraddress_b_bus[8]~reg0.ENA
global_clock_enable => wraddress_b_bus[9]~reg0.ENA
global_clock_enable => wraddress_b_bus[10]~reg0.ENA
global_clock_enable => wraddress_b_bus[11]~reg0.ENA
global_clock_enable => wraddress_b_bus[12]~reg0.ENA
global_clock_enable => wraddress_b_bus[13]~reg0.ENA
global_clock_enable => wraddress_b_bus[14]~reg0.ENA
global_clock_enable => wraddress_b_bus[15]~reg0.ENA
global_clock_enable => wraddress_b_bus[16]~reg0.ENA
global_clock_enable => wraddress_b_bus[17]~reg0.ENA
global_clock_enable => wraddress_b_bus[18]~reg0.ENA
global_clock_enable => wraddress_b_bus[19]~reg0.ENA
global_clock_enable => wraddress_b_bus[20]~reg0.ENA
global_clock_enable => wraddress_b_bus[21]~reg0.ENA
global_clock_enable => wraddress_b_bus[22]~reg0.ENA
global_clock_enable => wraddress_b_bus[23]~reg0.ENA
global_clock_enable => wraddress_b_bus[24]~reg0.ENA
global_clock_enable => wraddress_b_bus[25]~reg0.ENA
global_clock_enable => wraddress_b_bus[26]~reg0.ENA
global_clock_enable => wraddress_b_bus[27]~reg0.ENA
global_clock_enable => wraddress_b_bus[28]~reg0.ENA
global_clock_enable => wraddress_b_bus[29]~reg0.ENA
global_clock_enable => wraddress_b_bus[30]~reg0.ENA
global_clock_enable => wraddress_b_bus[31]~reg0.ENA
global_clock_enable => wraddress_a_bus[0]~reg0.ENA
global_clock_enable => wraddress_a_bus[1]~reg0.ENA
global_clock_enable => wraddress_a_bus[2]~reg0.ENA
global_clock_enable => wraddress_a_bus[3]~reg0.ENA
global_clock_enable => wraddress_a_bus[4]~reg0.ENA
global_clock_enable => wraddress_a_bus[5]~reg0.ENA
global_clock_enable => wraddress_a_bus[6]~reg0.ENA
global_clock_enable => wraddress_a_bus[7]~reg0.ENA
global_clock_enable => wraddress_a_bus[8]~reg0.ENA
global_clock_enable => wraddress_a_bus[9]~reg0.ENA
global_clock_enable => wraddress_a_bus[10]~reg0.ENA
global_clock_enable => wraddress_a_bus[11]~reg0.ENA
global_clock_enable => wraddress_a_bus[12]~reg0.ENA
global_clock_enable => wraddress_a_bus[13]~reg0.ENA
global_clock_enable => wraddress_a_bus[14]~reg0.ENA
global_clock_enable => wraddress_a_bus[15]~reg0.ENA
global_clock_enable => wraddress_a_bus[16]~reg0.ENA
global_clock_enable => wraddress_a_bus[17]~reg0.ENA
global_clock_enable => wraddress_a_bus[18]~reg0.ENA
global_clock_enable => wraddress_a_bus[19]~reg0.ENA
global_clock_enable => wraddress_a_bus[20]~reg0.ENA
global_clock_enable => wraddress_a_bus[21]~reg0.ENA
global_clock_enable => wraddress_a_bus[22]~reg0.ENA
global_clock_enable => wraddress_a_bus[23]~reg0.ENA
global_clock_enable => wraddress_a_bus[24]~reg0.ENA
global_clock_enable => wraddress_a_bus[25]~reg0.ENA
global_clock_enable => wraddress_a_bus[26]~reg0.ENA
global_clock_enable => wraddress_a_bus[27]~reg0.ENA
global_clock_enable => wraddress_a_bus[28]~reg0.ENA
global_clock_enable => wraddress_a_bus[29]~reg0.ENA
global_clock_enable => wraddress_a_bus[30]~reg0.ENA
global_clock_enable => wraddress_a_bus[31]~reg0.ENA
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_a_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => wraddress_b_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => a_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_in => b_ram_data_in_bus.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
data_rdy => ~NO_FANOUT~
wraddr_i0_sw[0] => wraddress_a_bus.DATAB
wraddr_i0_sw[0] => wraddress_b_bus.DATAA
wraddr_i0_sw[1] => wraddress_a_bus.DATAB
wraddr_i0_sw[1] => wraddress_b_bus.DATAA
wraddr_i0_sw[2] => wraddress_a_bus.DATAB
wraddr_i0_sw[2] => wraddress_b_bus.DATAA
wraddr_i0_sw[3] => wraddress_a_bus.DATAB
wraddr_i0_sw[3] => wraddress_b_bus.DATAA
wraddr_i0_sw[4] => wraddress_a_bus.DATAB
wraddr_i0_sw[4] => wraddress_b_bus.DATAA
wraddr_i0_sw[5] => wraddress_a_bus.DATAB
wraddr_i0_sw[5] => wraddress_b_bus.DATAA
wraddr_i0_sw[6] => wraddress_a_bus.DATAB
wraddr_i0_sw[6] => wraddress_b_bus.DATAA
wraddr_i0_sw[7] => wraddress_a_bus.DATAB
wraddr_i0_sw[7] => wraddress_b_bus.DATAA
wraddr_i1_sw[0] => wraddress_a_bus.DATAB
wraddr_i1_sw[0] => wraddress_b_bus.DATAA
wraddr_i1_sw[1] => wraddress_a_bus.DATAB
wraddr_i1_sw[1] => wraddress_b_bus.DATAA
wraddr_i1_sw[2] => wraddress_a_bus.DATAB
wraddr_i1_sw[2] => wraddress_b_bus.DATAA
wraddr_i1_sw[3] => wraddress_a_bus.DATAB
wraddr_i1_sw[3] => wraddress_b_bus.DATAA
wraddr_i1_sw[4] => wraddress_a_bus.DATAB
wraddr_i1_sw[4] => wraddress_b_bus.DATAA
wraddr_i1_sw[5] => wraddress_a_bus.DATAB
wraddr_i1_sw[5] => wraddress_b_bus.DATAA
wraddr_i1_sw[6] => wraddress_a_bus.DATAB
wraddr_i1_sw[6] => wraddress_b_bus.DATAA
wraddr_i1_sw[7] => wraddress_a_bus.DATAB
wraddr_i1_sw[7] => wraddress_b_bus.DATAA
wraddr_i2_sw[0] => wraddress_a_bus.DATAB
wraddr_i2_sw[0] => wraddress_b_bus.DATAA
wraddr_i2_sw[1] => wraddress_a_bus.DATAB
wraddr_i2_sw[1] => wraddress_b_bus.DATAA
wraddr_i2_sw[2] => wraddress_a_bus.DATAB
wraddr_i2_sw[2] => wraddress_b_bus.DATAA
wraddr_i2_sw[3] => wraddress_a_bus.DATAB
wraddr_i2_sw[3] => wraddress_b_bus.DATAA
wraddr_i2_sw[4] => wraddress_a_bus.DATAB
wraddr_i2_sw[4] => wraddress_b_bus.DATAA
wraddr_i2_sw[5] => wraddress_a_bus.DATAB
wraddr_i2_sw[5] => wraddress_b_bus.DATAA
wraddr_i2_sw[6] => wraddress_a_bus.DATAB
wraddr_i2_sw[6] => wraddress_b_bus.DATAA
wraddr_i2_sw[7] => wraddress_a_bus.DATAB
wraddr_i2_sw[7] => wraddress_b_bus.DATAA
wraddr_i3_sw[0] => wraddress_a_bus.DATAB
wraddr_i3_sw[0] => wraddress_b_bus.DATAA
wraddr_i3_sw[1] => wraddress_a_bus.DATAB
wraddr_i3_sw[1] => wraddress_b_bus.DATAA
wraddr_i3_sw[2] => wraddress_a_bus.DATAB
wraddr_i3_sw[2] => wraddress_b_bus.DATAA
wraddr_i3_sw[3] => wraddress_a_bus.DATAB
wraddr_i3_sw[3] => wraddress_b_bus.DATAA
wraddr_i3_sw[4] => wraddress_a_bus.DATAB
wraddr_i3_sw[4] => wraddress_b_bus.DATAA
wraddr_i3_sw[5] => wraddress_a_bus.DATAB
wraddr_i3_sw[5] => wraddress_b_bus.DATAA
wraddr_i3_sw[6] => wraddress_a_bus.DATAB
wraddr_i3_sw[6] => wraddress_b_bus.DATAA
wraddr_i3_sw[7] => wraddress_a_bus.DATAB
wraddr_i3_sw[7] => wraddress_b_bus.DATAA
wraddr0_sw[0] => wraddress_a_bus.DATAA
wraddr0_sw[0] => wraddress_b_bus.DATAB
wraddr0_sw[1] => wraddress_a_bus.DATAA
wraddr0_sw[1] => wraddress_b_bus.DATAB
wraddr0_sw[2] => wraddress_a_bus.DATAA
wraddr0_sw[2] => wraddress_b_bus.DATAB
wraddr0_sw[3] => wraddress_a_bus.DATAA
wraddr0_sw[3] => wraddress_b_bus.DATAB
wraddr0_sw[4] => wraddress_a_bus.DATAA
wraddr0_sw[4] => wraddress_b_bus.DATAB
wraddr0_sw[5] => wraddress_a_bus.DATAA
wraddr0_sw[5] => wraddress_b_bus.DATAB
wraddr0_sw[6] => wraddress_a_bus.DATAA
wraddr0_sw[6] => wraddress_b_bus.DATAB
wraddr0_sw[7] => wraddress_a_bus.DATAA
wraddr0_sw[7] => wraddress_b_bus.DATAB
wraddr1_sw[0] => wraddress_a_bus.DATAA
wraddr1_sw[0] => wraddress_b_bus.DATAB
wraddr1_sw[1] => wraddress_a_bus.DATAA
wraddr1_sw[1] => wraddress_b_bus.DATAB
wraddr1_sw[2] => wraddress_a_bus.DATAA
wraddr1_sw[2] => wraddress_b_bus.DATAB
wraddr1_sw[3] => wraddress_a_bus.DATAA
wraddr1_sw[3] => wraddress_b_bus.DATAB
wraddr1_sw[4] => wraddress_a_bus.DATAA
wraddr1_sw[4] => wraddress_b_bus.DATAB
wraddr1_sw[5] => wraddress_a_bus.DATAA
wraddr1_sw[5] => wraddress_b_bus.DATAB
wraddr1_sw[6] => wraddress_a_bus.DATAA
wraddr1_sw[6] => wraddress_b_bus.DATAB
wraddr1_sw[7] => wraddress_a_bus.DATAA
wraddr1_sw[7] => wraddress_b_bus.DATAB
wraddr2_sw[0] => wraddress_a_bus.DATAA
wraddr2_sw[0] => wraddress_b_bus.DATAB
wraddr2_sw[1] => wraddress_a_bus.DATAA
wraddr2_sw[1] => wraddress_b_bus.DATAB
wraddr2_sw[2] => wraddress_a_bus.DATAA
wraddr2_sw[2] => wraddress_b_bus.DATAB
wraddr2_sw[3] => wraddress_a_bus.DATAA
wraddr2_sw[3] => wraddress_b_bus.DATAB
wraddr2_sw[4] => wraddress_a_bus.DATAA
wraddr2_sw[4] => wraddress_b_bus.DATAB
wraddr2_sw[5] => wraddress_a_bus.DATAA
wraddr2_sw[5] => wraddress_b_bus.DATAB
wraddr2_sw[6] => wraddress_a_bus.DATAA
wraddr2_sw[6] => wraddress_b_bus.DATAB
wraddr2_sw[7] => wraddress_a_bus.DATAA
wraddr2_sw[7] => wraddress_b_bus.DATAB
wraddr3_sw[0] => wraddress_a_bus.DATAA
wraddr3_sw[0] => wraddress_b_bus.DATAB
wraddr3_sw[1] => wraddress_a_bus.DATAA
wraddr3_sw[1] => wraddress_b_bus.DATAB
wraddr3_sw[2] => wraddress_a_bus.DATAA
wraddr3_sw[2] => wraddress_b_bus.DATAB
wraddr3_sw[3] => wraddress_a_bus.DATAA
wraddr3_sw[3] => wraddress_b_bus.DATAB
wraddr3_sw[4] => wraddress_a_bus.DATAA
wraddr3_sw[4] => wraddress_b_bus.DATAB
wraddr3_sw[5] => wraddress_a_bus.DATAA
wraddr3_sw[5] => wraddress_b_bus.DATAB
wraddr3_sw[6] => wraddress_a_bus.DATAA
wraddr3_sw[6] => wraddress_b_bus.DATAB
wraddr3_sw[7] => wraddress_a_bus.DATAA
wraddr3_sw[7] => wraddress_b_bus.DATAB
rdaddr0_sw[0] => rdaddress_b_bus.DATAB
rdaddr0_sw[0] => rdaddress_a_bus.DATAA
rdaddr0_sw[1] => rdaddress_b_bus.DATAB
rdaddr0_sw[1] => rdaddress_a_bus.DATAA
rdaddr0_sw[2] => rdaddress_b_bus.DATAB
rdaddr0_sw[2] => rdaddress_a_bus.DATAA
rdaddr0_sw[3] => rdaddress_b_bus.DATAB
rdaddr0_sw[3] => rdaddress_a_bus.DATAA
rdaddr0_sw[4] => rdaddress_b_bus.DATAB
rdaddr0_sw[4] => rdaddress_a_bus.DATAA
rdaddr0_sw[5] => rdaddress_b_bus.DATAB
rdaddr0_sw[5] => rdaddress_a_bus.DATAA
rdaddr0_sw[6] => rdaddress_b_bus.DATAB
rdaddr0_sw[6] => rdaddress_a_bus.DATAA
rdaddr0_sw[7] => rdaddress_b_bus.DATAB
rdaddr0_sw[7] => rdaddress_a_bus.DATAA
rdaddr1_sw[0] => rdaddress_b_bus.DATAB
rdaddr1_sw[0] => rdaddress_a_bus.DATAA
rdaddr1_sw[1] => rdaddress_b_bus.DATAB
rdaddr1_sw[1] => rdaddress_a_bus.DATAA
rdaddr1_sw[2] => rdaddress_b_bus.DATAB
rdaddr1_sw[2] => rdaddress_a_bus.DATAA
rdaddr1_sw[3] => rdaddress_b_bus.DATAB
rdaddr1_sw[3] => rdaddress_a_bus.DATAA
rdaddr1_sw[4] => rdaddress_b_bus.DATAB
rdaddr1_sw[4] => rdaddress_a_bus.DATAA
rdaddr1_sw[5] => rdaddress_b_bus.DATAB
rdaddr1_sw[5] => rdaddress_a_bus.DATAA
rdaddr1_sw[6] => rdaddress_b_bus.DATAB
rdaddr1_sw[6] => rdaddress_a_bus.DATAA
rdaddr1_sw[7] => rdaddress_b_bus.DATAB
rdaddr1_sw[7] => rdaddress_a_bus.DATAA
rdaddr2_sw[0] => rdaddress_b_bus.DATAB
rdaddr2_sw[0] => rdaddress_a_bus.DATAA
rdaddr2_sw[1] => rdaddress_b_bus.DATAB
rdaddr2_sw[1] => rdaddress_a_bus.DATAA
rdaddr2_sw[2] => rdaddress_b_bus.DATAB
rdaddr2_sw[2] => rdaddress_a_bus.DATAA
rdaddr2_sw[3] => rdaddress_b_bus.DATAB
rdaddr2_sw[3] => rdaddress_a_bus.DATAA
rdaddr2_sw[4] => rdaddress_b_bus.DATAB
rdaddr2_sw[4] => rdaddress_a_bus.DATAA
rdaddr2_sw[5] => rdaddress_b_bus.DATAB
rdaddr2_sw[5] => rdaddress_a_bus.DATAA
rdaddr2_sw[6] => rdaddress_b_bus.DATAB
rdaddr2_sw[6] => rdaddress_a_bus.DATAA
rdaddr2_sw[7] => rdaddress_b_bus.DATAB
rdaddr2_sw[7] => rdaddress_a_bus.DATAA
rdaddr3_sw[0] => rdaddress_b_bus.DATAB
rdaddr3_sw[0] => rdaddress_a_bus.DATAA
rdaddr3_sw[1] => rdaddress_b_bus.DATAB
rdaddr3_sw[1] => rdaddress_a_bus.DATAA
rdaddr3_sw[2] => rdaddress_b_bus.DATAB
rdaddr3_sw[2] => rdaddress_a_bus.DATAA
rdaddr3_sw[3] => rdaddress_b_bus.DATAB
rdaddr3_sw[3] => rdaddress_a_bus.DATAA
rdaddr3_sw[4] => rdaddress_b_bus.DATAB
rdaddr3_sw[4] => rdaddress_a_bus.DATAA
rdaddr3_sw[5] => rdaddress_b_bus.DATAB
rdaddr3_sw[5] => rdaddress_a_bus.DATAA
rdaddr3_sw[6] => rdaddress_b_bus.DATAB
rdaddr3_sw[6] => rdaddress_a_bus.DATAA
rdaddr3_sw[7] => rdaddress_b_bus.DATAB
rdaddr3_sw[7] => rdaddress_a_bus.DATAA
ram_data_in0_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[0] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[1] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[2] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[3] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[4] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[5] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[6] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[7] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[8] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[9] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[10] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[11] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[12] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[13] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[14] => b_ram_data_in_bus.DATAB
ram_data_in0_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in0_sw[15] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[0] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[1] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[2] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[3] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[4] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[5] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[6] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[7] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[8] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[9] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[10] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[11] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[12] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[13] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[14] => b_ram_data_in_bus.DATAB
ram_data_in1_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in1_sw[15] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[0] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[1] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[2] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[3] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[4] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[5] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[6] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[7] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[8] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[9] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[10] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[11] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[12] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[13] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[14] => b_ram_data_in_bus.DATAB
ram_data_in2_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in2_sw[15] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[0] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[1] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[2] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[3] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[4] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[5] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[6] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[7] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[8] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[9] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[10] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[11] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[12] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[13] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[14] => b_ram_data_in_bus.DATAB
ram_data_in3_sw[15] => a_ram_data_in_bus.DATAA
ram_data_in3_sw[15] => b_ram_data_in_bus.DATAB
i_ram_data_in0_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[0] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[1] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[2] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[3] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[4] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[5] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[6] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[7] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[8] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[9] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[10] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[11] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[12] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[13] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[14] => b_ram_data_in_bus.DATAA
i_ram_data_in0_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in0_sw[15] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[0] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[1] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[2] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[3] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[4] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[5] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[6] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[7] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[8] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[9] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[10] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[11] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[12] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[13] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[14] => b_ram_data_in_bus.DATAA
i_ram_data_in1_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in1_sw[15] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[0] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[1] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[2] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[3] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[4] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[5] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[6] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[7] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[8] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[9] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[10] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[11] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[12] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[13] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[14] => b_ram_data_in_bus.DATAA
i_ram_data_in2_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in2_sw[15] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[0] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[1] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[2] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[3] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[4] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[5] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[6] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[7] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[8] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[9] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[10] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[11] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[12] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[13] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[14] => b_ram_data_in_bus.DATAA
i_ram_data_in3_sw[15] => a_ram_data_in_bus.DATAB
i_ram_data_in3_sw[15] => b_ram_data_in_bus.DATAA
a_ram_data_out_bus[0] => ram_data_out3.DATAA
a_ram_data_out_bus[1] => ram_data_out3.DATAA
a_ram_data_out_bus[2] => ram_data_out3.DATAA
a_ram_data_out_bus[3] => ram_data_out3.DATAA
a_ram_data_out_bus[4] => ram_data_out3.DATAA
a_ram_data_out_bus[5] => ram_data_out3.DATAA
a_ram_data_out_bus[6] => ram_data_out3.DATAA
a_ram_data_out_bus[7] => ram_data_out3.DATAA
a_ram_data_out_bus[8] => ram_data_out3.DATAA
a_ram_data_out_bus[9] => ram_data_out3.DATAA
a_ram_data_out_bus[10] => ram_data_out3.DATAA
a_ram_data_out_bus[11] => ram_data_out3.DATAA
a_ram_data_out_bus[12] => ram_data_out3.DATAA
a_ram_data_out_bus[13] => ram_data_out3.DATAA
a_ram_data_out_bus[14] => ram_data_out3.DATAA
a_ram_data_out_bus[15] => ram_data_out3.DATAA
a_ram_data_out_bus[16] => ram_data_out2.DATAA
a_ram_data_out_bus[17] => ram_data_out2.DATAA
a_ram_data_out_bus[18] => ram_data_out2.DATAA
a_ram_data_out_bus[19] => ram_data_out2.DATAA
a_ram_data_out_bus[20] => ram_data_out2.DATAA
a_ram_data_out_bus[21] => ram_data_out2.DATAA
a_ram_data_out_bus[22] => ram_data_out2.DATAA
a_ram_data_out_bus[23] => ram_data_out2.DATAA
a_ram_data_out_bus[24] => ram_data_out2.DATAA
a_ram_data_out_bus[25] => ram_data_out2.DATAA
a_ram_data_out_bus[26] => ram_data_out2.DATAA
a_ram_data_out_bus[27] => ram_data_out2.DATAA
a_ram_data_out_bus[28] => ram_data_out2.DATAA
a_ram_data_out_bus[29] => ram_data_out2.DATAA
a_ram_data_out_bus[30] => ram_data_out2.DATAA
a_ram_data_out_bus[31] => ram_data_out2.DATAA
a_ram_data_out_bus[32] => ram_data_out1.DATAA
a_ram_data_out_bus[33] => ram_data_out1.DATAA
a_ram_data_out_bus[34] => ram_data_out1.DATAA
a_ram_data_out_bus[35] => ram_data_out1.DATAA
a_ram_data_out_bus[36] => ram_data_out1.DATAA
a_ram_data_out_bus[37] => ram_data_out1.DATAA
a_ram_data_out_bus[38] => ram_data_out1.DATAA
a_ram_data_out_bus[39] => ram_data_out1.DATAA
a_ram_data_out_bus[40] => ram_data_out1.DATAA
a_ram_data_out_bus[41] => ram_data_out1.DATAA
a_ram_data_out_bus[42] => ram_data_out1.DATAA
a_ram_data_out_bus[43] => ram_data_out1.DATAA
a_ram_data_out_bus[44] => ram_data_out1.DATAA
a_ram_data_out_bus[45] => ram_data_out1.DATAA
a_ram_data_out_bus[46] => ram_data_out1.DATAA
a_ram_data_out_bus[47] => ram_data_out1.DATAA
a_ram_data_out_bus[48] => ram_data_out0.DATAA
a_ram_data_out_bus[49] => ram_data_out0.DATAA
a_ram_data_out_bus[50] => ram_data_out0.DATAA
a_ram_data_out_bus[51] => ram_data_out0.DATAA
a_ram_data_out_bus[52] => ram_data_out0.DATAA
a_ram_data_out_bus[53] => ram_data_out0.DATAA
a_ram_data_out_bus[54] => ram_data_out0.DATAA
a_ram_data_out_bus[55] => ram_data_out0.DATAA
a_ram_data_out_bus[56] => ram_data_out0.DATAA
a_ram_data_out_bus[57] => ram_data_out0.DATAA
a_ram_data_out_bus[58] => ram_data_out0.DATAA
a_ram_data_out_bus[59] => ram_data_out0.DATAA
a_ram_data_out_bus[60] => ram_data_out0.DATAA
a_ram_data_out_bus[61] => ram_data_out0.DATAA
a_ram_data_out_bus[62] => ram_data_out0.DATAA
a_ram_data_out_bus[63] => ram_data_out0.DATAA
b_ram_data_out_bus[0] => ram_data_out3.DATAB
b_ram_data_out_bus[1] => ram_data_out3.DATAB
b_ram_data_out_bus[2] => ram_data_out3.DATAB
b_ram_data_out_bus[3] => ram_data_out3.DATAB
b_ram_data_out_bus[4] => ram_data_out3.DATAB
b_ram_data_out_bus[5] => ram_data_out3.DATAB
b_ram_data_out_bus[6] => ram_data_out3.DATAB
b_ram_data_out_bus[7] => ram_data_out3.DATAB
b_ram_data_out_bus[8] => ram_data_out3.DATAB
b_ram_data_out_bus[9] => ram_data_out3.DATAB
b_ram_data_out_bus[10] => ram_data_out3.DATAB
b_ram_data_out_bus[11] => ram_data_out3.DATAB
b_ram_data_out_bus[12] => ram_data_out3.DATAB
b_ram_data_out_bus[13] => ram_data_out3.DATAB
b_ram_data_out_bus[14] => ram_data_out3.DATAB
b_ram_data_out_bus[15] => ram_data_out3.DATAB
b_ram_data_out_bus[16] => ram_data_out2.DATAB
b_ram_data_out_bus[17] => ram_data_out2.DATAB
b_ram_data_out_bus[18] => ram_data_out2.DATAB
b_ram_data_out_bus[19] => ram_data_out2.DATAB
b_ram_data_out_bus[20] => ram_data_out2.DATAB
b_ram_data_out_bus[21] => ram_data_out2.DATAB
b_ram_data_out_bus[22] => ram_data_out2.DATAB
b_ram_data_out_bus[23] => ram_data_out2.DATAB
b_ram_data_out_bus[24] => ram_data_out2.DATAB
b_ram_data_out_bus[25] => ram_data_out2.DATAB
b_ram_data_out_bus[26] => ram_data_out2.DATAB
b_ram_data_out_bus[27] => ram_data_out2.DATAB
b_ram_data_out_bus[28] => ram_data_out2.DATAB
b_ram_data_out_bus[29] => ram_data_out2.DATAB
b_ram_data_out_bus[30] => ram_data_out2.DATAB
b_ram_data_out_bus[31] => ram_data_out2.DATAB
b_ram_data_out_bus[32] => ram_data_out1.DATAB
b_ram_data_out_bus[33] => ram_data_out1.DATAB
b_ram_data_out_bus[34] => ram_data_out1.DATAB
b_ram_data_out_bus[35] => ram_data_out1.DATAB
b_ram_data_out_bus[36] => ram_data_out1.DATAB
b_ram_data_out_bus[37] => ram_data_out1.DATAB
b_ram_data_out_bus[38] => ram_data_out1.DATAB
b_ram_data_out_bus[39] => ram_data_out1.DATAB
b_ram_data_out_bus[40] => ram_data_out1.DATAB
b_ram_data_out_bus[41] => ram_data_out1.DATAB
b_ram_data_out_bus[42] => ram_data_out1.DATAB
b_ram_data_out_bus[43] => ram_data_out1.DATAB
b_ram_data_out_bus[44] => ram_data_out1.DATAB
b_ram_data_out_bus[45] => ram_data_out1.DATAB
b_ram_data_out_bus[46] => ram_data_out1.DATAB
b_ram_data_out_bus[47] => ram_data_out1.DATAB
b_ram_data_out_bus[48] => ram_data_out0.DATAB
b_ram_data_out_bus[49] => ram_data_out0.DATAB
b_ram_data_out_bus[50] => ram_data_out0.DATAB
b_ram_data_out_bus[51] => ram_data_out0.DATAB
b_ram_data_out_bus[52] => ram_data_out0.DATAB
b_ram_data_out_bus[53] => ram_data_out0.DATAB
b_ram_data_out_bus[54] => ram_data_out0.DATAB
b_ram_data_out_bus[55] => ram_data_out0.DATAB
b_ram_data_out_bus[56] => ram_data_out0.DATAB
b_ram_data_out_bus[57] => ram_data_out0.DATAB
b_ram_data_out_bus[58] => ram_data_out0.DATAB
b_ram_data_out_bus[59] => ram_data_out0.DATAB
b_ram_data_out_bus[60] => ram_data_out0.DATAB
b_ram_data_out_bus[61] => ram_data_out0.DATAB
b_ram_data_out_bus[62] => ram_data_out0.DATAB
b_ram_data_out_bus[63] => ram_data_out0.DATAB
a_ram_data_in_bus[0] <= a_ram_data_in_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[1] <= a_ram_data_in_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[2] <= a_ram_data_in_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[3] <= a_ram_data_in_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[4] <= a_ram_data_in_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[5] <= a_ram_data_in_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[6] <= a_ram_data_in_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[7] <= a_ram_data_in_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[8] <= a_ram_data_in_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[9] <= a_ram_data_in_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[10] <= a_ram_data_in_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[11] <= a_ram_data_in_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[12] <= a_ram_data_in_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[13] <= a_ram_data_in_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[14] <= a_ram_data_in_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[15] <= a_ram_data_in_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[16] <= a_ram_data_in_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[17] <= a_ram_data_in_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[18] <= a_ram_data_in_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[19] <= a_ram_data_in_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[20] <= a_ram_data_in_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[21] <= a_ram_data_in_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[22] <= a_ram_data_in_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[23] <= a_ram_data_in_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[24] <= a_ram_data_in_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[25] <= a_ram_data_in_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[26] <= a_ram_data_in_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[27] <= a_ram_data_in_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[28] <= a_ram_data_in_bus[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[29] <= a_ram_data_in_bus[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[30] <= a_ram_data_in_bus[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[31] <= a_ram_data_in_bus[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[32] <= a_ram_data_in_bus[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[33] <= a_ram_data_in_bus[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[34] <= a_ram_data_in_bus[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[35] <= a_ram_data_in_bus[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[36] <= a_ram_data_in_bus[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[37] <= a_ram_data_in_bus[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[38] <= a_ram_data_in_bus[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[39] <= a_ram_data_in_bus[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[40] <= a_ram_data_in_bus[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[41] <= a_ram_data_in_bus[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[42] <= a_ram_data_in_bus[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[43] <= a_ram_data_in_bus[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[44] <= a_ram_data_in_bus[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[45] <= a_ram_data_in_bus[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[46] <= a_ram_data_in_bus[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[47] <= a_ram_data_in_bus[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[48] <= a_ram_data_in_bus[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[49] <= a_ram_data_in_bus[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[50] <= a_ram_data_in_bus[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[51] <= a_ram_data_in_bus[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[52] <= a_ram_data_in_bus[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[53] <= a_ram_data_in_bus[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[54] <= a_ram_data_in_bus[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[55] <= a_ram_data_in_bus[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[56] <= a_ram_data_in_bus[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[57] <= a_ram_data_in_bus[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[58] <= a_ram_data_in_bus[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[59] <= a_ram_data_in_bus[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[60] <= a_ram_data_in_bus[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[61] <= a_ram_data_in_bus[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[62] <= a_ram_data_in_bus[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[63] <= a_ram_data_in_bus[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[0] <= b_ram_data_in_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[1] <= b_ram_data_in_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[2] <= b_ram_data_in_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[3] <= b_ram_data_in_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[4] <= b_ram_data_in_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[5] <= b_ram_data_in_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[6] <= b_ram_data_in_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[7] <= b_ram_data_in_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[8] <= b_ram_data_in_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[9] <= b_ram_data_in_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[10] <= b_ram_data_in_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[11] <= b_ram_data_in_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[12] <= b_ram_data_in_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[13] <= b_ram_data_in_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[14] <= b_ram_data_in_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[15] <= b_ram_data_in_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[16] <= b_ram_data_in_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[17] <= b_ram_data_in_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[18] <= b_ram_data_in_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[19] <= b_ram_data_in_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[20] <= b_ram_data_in_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[21] <= b_ram_data_in_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[22] <= b_ram_data_in_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[23] <= b_ram_data_in_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[24] <= b_ram_data_in_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[25] <= b_ram_data_in_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[26] <= b_ram_data_in_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[27] <= b_ram_data_in_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[28] <= b_ram_data_in_bus[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[29] <= b_ram_data_in_bus[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[30] <= b_ram_data_in_bus[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[31] <= b_ram_data_in_bus[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[32] <= b_ram_data_in_bus[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[33] <= b_ram_data_in_bus[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[34] <= b_ram_data_in_bus[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[35] <= b_ram_data_in_bus[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[36] <= b_ram_data_in_bus[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[37] <= b_ram_data_in_bus[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[38] <= b_ram_data_in_bus[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[39] <= b_ram_data_in_bus[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[40] <= b_ram_data_in_bus[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[41] <= b_ram_data_in_bus[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[42] <= b_ram_data_in_bus[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[43] <= b_ram_data_in_bus[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[44] <= b_ram_data_in_bus[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[45] <= b_ram_data_in_bus[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[46] <= b_ram_data_in_bus[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[47] <= b_ram_data_in_bus[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[48] <= b_ram_data_in_bus[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[49] <= b_ram_data_in_bus[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[50] <= b_ram_data_in_bus[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[51] <= b_ram_data_in_bus[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[52] <= b_ram_data_in_bus[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[53] <= b_ram_data_in_bus[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[54] <= b_ram_data_in_bus[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[55] <= b_ram_data_in_bus[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[56] <= b_ram_data_in_bus[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[57] <= b_ram_data_in_bus[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[58] <= b_ram_data_in_bus[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[59] <= b_ram_data_in_bus[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[60] <= b_ram_data_in_bus[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[61] <= b_ram_data_in_bus[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[62] <= b_ram_data_in_bus[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[63] <= b_ram_data_in_bus[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[0] <= wraddress_a_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[1] <= wraddress_a_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[2] <= wraddress_a_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[3] <= wraddress_a_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[4] <= wraddress_a_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[5] <= wraddress_a_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[6] <= wraddress_a_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[7] <= wraddress_a_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[8] <= wraddress_a_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[9] <= wraddress_a_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[10] <= wraddress_a_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[11] <= wraddress_a_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[12] <= wraddress_a_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[13] <= wraddress_a_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[14] <= wraddress_a_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[15] <= wraddress_a_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[16] <= wraddress_a_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[17] <= wraddress_a_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[18] <= wraddress_a_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[19] <= wraddress_a_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[20] <= wraddress_a_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[21] <= wraddress_a_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[22] <= wraddress_a_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[23] <= wraddress_a_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[24] <= wraddress_a_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[25] <= wraddress_a_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[26] <= wraddress_a_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[27] <= wraddress_a_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[28] <= wraddress_a_bus[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[29] <= wraddress_a_bus[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[30] <= wraddress_a_bus[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[31] <= wraddress_a_bus[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[0] <= wraddress_b_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[1] <= wraddress_b_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[2] <= wraddress_b_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[3] <= wraddress_b_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[4] <= wraddress_b_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[5] <= wraddress_b_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[6] <= wraddress_b_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[7] <= wraddress_b_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[8] <= wraddress_b_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[9] <= wraddress_b_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[10] <= wraddress_b_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[11] <= wraddress_b_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[12] <= wraddress_b_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[13] <= wraddress_b_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[14] <= wraddress_b_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[15] <= wraddress_b_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[16] <= wraddress_b_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[17] <= wraddress_b_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[18] <= wraddress_b_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[19] <= wraddress_b_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[20] <= wraddress_b_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[21] <= wraddress_b_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[22] <= wraddress_b_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[23] <= wraddress_b_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[24] <= wraddress_b_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[25] <= wraddress_b_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[26] <= wraddress_b_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[27] <= wraddress_b_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[28] <= wraddress_b_bus[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[29] <= wraddress_b_bus[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[30] <= wraddress_b_bus[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[31] <= wraddress_b_bus[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[0] <= rdaddress_a_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[1] <= rdaddress_a_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[2] <= rdaddress_a_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[3] <= rdaddress_a_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[4] <= rdaddress_a_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[5] <= rdaddress_a_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[6] <= rdaddress_a_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[7] <= rdaddress_a_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[8] <= rdaddress_a_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[9] <= rdaddress_a_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[10] <= rdaddress_a_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[11] <= rdaddress_a_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[12] <= rdaddress_a_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[13] <= rdaddress_a_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[14] <= rdaddress_a_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[15] <= rdaddress_a_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[16] <= rdaddress_a_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[17] <= rdaddress_a_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[18] <= rdaddress_a_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[19] <= rdaddress_a_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[20] <= rdaddress_a_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[21] <= rdaddress_a_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[22] <= rdaddress_a_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[23] <= rdaddress_a_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[24] <= rdaddress_a_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[25] <= rdaddress_a_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[26] <= rdaddress_a_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[27] <= rdaddress_a_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[28] <= rdaddress_a_bus[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[29] <= rdaddress_a_bus[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[30] <= rdaddress_a_bus[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[31] <= rdaddress_a_bus[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[0] <= rdaddress_b_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[1] <= rdaddress_b_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[2] <= rdaddress_b_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[3] <= rdaddress_b_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[4] <= rdaddress_b_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[5] <= rdaddress_b_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[6] <= rdaddress_b_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[7] <= rdaddress_b_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[8] <= rdaddress_b_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[9] <= rdaddress_b_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[10] <= rdaddress_b_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[11] <= rdaddress_b_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[12] <= rdaddress_b_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[13] <= rdaddress_b_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[14] <= rdaddress_b_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[15] <= rdaddress_b_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[16] <= rdaddress_b_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[17] <= rdaddress_b_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[18] <= rdaddress_b_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[19] <= rdaddress_b_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[20] <= rdaddress_b_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[21] <= rdaddress_b_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[22] <= rdaddress_b_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[23] <= rdaddress_b_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[24] <= rdaddress_b_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[25] <= rdaddress_b_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[26] <= rdaddress_b_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[27] <= rdaddress_b_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[28] <= rdaddress_b_bus[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[29] <= rdaddress_b_bus[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[30] <= rdaddress_b_bus[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[31] <= rdaddress_b_bus[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[0] <= ram_data_out0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[1] <= ram_data_out0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[2] <= ram_data_out0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[3] <= ram_data_out0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[4] <= ram_data_out0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[5] <= ram_data_out0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[6] <= ram_data_out0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[7] <= ram_data_out0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[8] <= ram_data_out0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[9] <= ram_data_out0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[10] <= ram_data_out0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[11] <= ram_data_out0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[12] <= ram_data_out0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[13] <= ram_data_out0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[14] <= ram_data_out0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[15] <= ram_data_out0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[0] <= ram_data_out1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[1] <= ram_data_out1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[2] <= ram_data_out1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[3] <= ram_data_out1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[4] <= ram_data_out1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[5] <= ram_data_out1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[6] <= ram_data_out1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[7] <= ram_data_out1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[8] <= ram_data_out1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[9] <= ram_data_out1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[10] <= ram_data_out1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[11] <= ram_data_out1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[12] <= ram_data_out1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[13] <= ram_data_out1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[14] <= ram_data_out1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[15] <= ram_data_out1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[0] <= ram_data_out2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[1] <= ram_data_out2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[2] <= ram_data_out2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[3] <= ram_data_out2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[4] <= ram_data_out2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[5] <= ram_data_out2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[6] <= ram_data_out2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[7] <= ram_data_out2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[8] <= ram_data_out2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[9] <= ram_data_out2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[10] <= ram_data_out2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[11] <= ram_data_out2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[12] <= ram_data_out2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[13] <= ram_data_out2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[14] <= ram_data_out2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[15] <= ram_data_out2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[0] <= ram_data_out3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[1] <= ram_data_out3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[2] <= ram_data_out3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[3] <= ram_data_out3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[4] <= ram_data_out3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[5] <= ram_data_out3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[6] <= ram_data_out3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[7] <= ram_data_out3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[8] <= ram_data_out3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[9] <= ram_data_out3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[10] <= ram_data_out3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[11] <= ram_data_out3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[12] <= ram_data_out3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[13] <= ram_data_out3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[14] <= ram_data_out3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[15] <= ram_data_out3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A
clk => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[5]
rdaddress[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[6]
rdaddress[7] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[7]
rdaddress[8] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[0]
rdaddress[9] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[1]
rdaddress[10] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[2]
rdaddress[11] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[3]
rdaddress[12] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[4]
rdaddress[13] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[5]
rdaddress[14] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[6]
rdaddress[15] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[7]
rdaddress[16] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[0]
rdaddress[17] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[1]
rdaddress[18] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[2]
rdaddress[19] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[3]
rdaddress[20] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[4]
rdaddress[21] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[5]
rdaddress[22] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[6]
rdaddress[23] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[7]
rdaddress[24] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[0]
rdaddress[25] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[1]
rdaddress[26] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[2]
rdaddress[27] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[3]
rdaddress[28] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[4]
rdaddress[29] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[5]
rdaddress[30] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[6]
rdaddress[31] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[7]
wraddress[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[5]
wraddress[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[6]
wraddress[7] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[7]
wraddress[8] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[0]
wraddress[9] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[1]
wraddress[10] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[2]
wraddress[11] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[3]
wraddress[12] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[4]
wraddress[13] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[5]
wraddress[14] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[6]
wraddress[15] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[7]
wraddress[16] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[0]
wraddress[17] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[1]
wraddress[18] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[2]
wraddress[19] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[3]
wraddress[20] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[4]
wraddress[21] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[5]
wraddress[22] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[6]
wraddress[23] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[7]
wraddress[24] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[0]
wraddress[25] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[1]
wraddress[26] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[2]
wraddress[27] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[3]
wraddress[28] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[4]
wraddress[29] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[5]
wraddress[30] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[6]
wraddress[31] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[7]
data_in[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[0]
data_in[17] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[1]
data_in[18] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[2]
data_in[19] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[3]
data_in[20] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[4]
data_in[21] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[5]
data_in[22] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[6]
data_in[23] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[7]
data_in[24] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[8]
data_in[25] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[9]
data_in[26] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[10]
data_in[27] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[11]
data_in[28] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[12]
data_in[29] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[13]
data_in[30] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[14]
data_in[31] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[15]
data_in[32] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[0]
data_in[33] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[1]
data_in[34] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[2]
data_in[35] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[3]
data_in[36] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[4]
data_in[37] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[5]
data_in[38] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[6]
data_in[39] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[7]
data_in[40] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[8]
data_in[41] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[9]
data_in[42] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[10]
data_in[43] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[11]
data_in[44] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[12]
data_in[45] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[13]
data_in[46] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[14]
data_in[47] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[15]
data_in[48] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[0]
data_in[49] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[1]
data_in[50] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[2]
data_in[51] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[3]
data_in[52] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[4]
data_in[53] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[5]
data_in[54] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[6]
data_in[55] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[7]
data_in[56] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[8]
data_in[57] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[9]
data_in[58] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[10]
data_in[59] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[11]
data_in[60] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[12]
data_in[61] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[13]
data_in[62] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[14]
data_in[63] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[15]
wren[0] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[0]
data_out[17] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[1]
data_out[18] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[2]
data_out[19] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[3]
data_out[20] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[4]
data_out[21] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[5]
data_out[22] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[6]
data_out[23] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[7]
data_out[24] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[8]
data_out[25] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[9]
data_out[26] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[10]
data_out[27] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[11]
data_out[28] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[12]
data_out[29] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[13]
data_out[30] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[14]
data_out[31] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[15]
data_out[32] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[0]
data_out[33] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[1]
data_out[34] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[2]
data_out[35] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[3]
data_out[36] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[4]
data_out[37] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[5]
data_out[38] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[6]
data_out[39] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[7]
data_out[40] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[8]
data_out[41] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[9]
data_out[42] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[10]
data_out[43] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[11]
data_out[44] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[12]
data_out[45] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[13]
data_out[46] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[14]
data_out[47] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[15]
data_out[48] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[0]
data_out[49] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[1]
data_out[50] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[2]
data_out[51] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[3]
data_out[52] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[4]
data_out[53] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[5]
data_out[54] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[6]
data_out[55] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[7]
data_out[56] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[8]
data_out[57] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[9]
data_out[58] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[10]
data_out[59] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[11]
data_out[60] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[12]
data_out[61] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[13]
data_out[62] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[14]
data_out[63] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:gen_M4K:altsyncram_component.address_a[7]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:gen_M4K:altsyncram_component.address_b[7]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_iju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iju3:auto_generated.data_a[0]
data_a[1] => altsyncram_iju3:auto_generated.data_a[1]
data_a[2] => altsyncram_iju3:auto_generated.data_a[2]
data_a[3] => altsyncram_iju3:auto_generated.data_a[3]
data_a[4] => altsyncram_iju3:auto_generated.data_a[4]
data_a[5] => altsyncram_iju3:auto_generated.data_a[5]
data_a[6] => altsyncram_iju3:auto_generated.data_a[6]
data_a[7] => altsyncram_iju3:auto_generated.data_a[7]
data_a[8] => altsyncram_iju3:auto_generated.data_a[8]
data_a[9] => altsyncram_iju3:auto_generated.data_a[9]
data_a[10] => altsyncram_iju3:auto_generated.data_a[10]
data_a[11] => altsyncram_iju3:auto_generated.data_a[11]
data_a[12] => altsyncram_iju3:auto_generated.data_a[12]
data_a[13] => altsyncram_iju3:auto_generated.data_a[13]
data_a[14] => altsyncram_iju3:auto_generated.data_a[14]
data_a[15] => altsyncram_iju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_iju3:auto_generated.address_a[0]
address_a[1] => altsyncram_iju3:auto_generated.address_a[1]
address_a[2] => altsyncram_iju3:auto_generated.address_a[2]
address_a[3] => altsyncram_iju3:auto_generated.address_a[3]
address_a[4] => altsyncram_iju3:auto_generated.address_a[4]
address_a[5] => altsyncram_iju3:auto_generated.address_a[5]
address_a[6] => altsyncram_iju3:auto_generated.address_a[6]
address_a[7] => altsyncram_iju3:auto_generated.address_a[7]
address_b[0] => altsyncram_iju3:auto_generated.address_b[0]
address_b[1] => altsyncram_iju3:auto_generated.address_b[1]
address_b[2] => altsyncram_iju3:auto_generated.address_b[2]
address_b[3] => altsyncram_iju3:auto_generated.address_b[3]
address_b[4] => altsyncram_iju3:auto_generated.address_b[4]
address_b[5] => altsyncram_iju3:auto_generated.address_b[5]
address_b[6] => altsyncram_iju3:auto_generated.address_b[6]
address_b[7] => altsyncram_iju3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_iju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_iju3:auto_generated.q_b[0]
q_b[1] <= altsyncram_iju3:auto_generated.q_b[1]
q_b[2] <= altsyncram_iju3:auto_generated.q_b[2]
q_b[3] <= altsyncram_iju3:auto_generated.q_b[3]
q_b[4] <= altsyncram_iju3:auto_generated.q_b[4]
q_b[5] <= altsyncram_iju3:auto_generated.q_b[5]
q_b[6] <= altsyncram_iju3:auto_generated.q_b[6]
q_b[7] <= altsyncram_iju3:auto_generated.q_b[7]
q_b[8] <= altsyncram_iju3:auto_generated.q_b[8]
q_b[9] <= altsyncram_iju3:auto_generated.q_b[9]
q_b[10] <= altsyncram_iju3:auto_generated.q_b[10]
q_b[11] <= altsyncram_iju3:auto_generated.q_b[11]
q_b[12] <= altsyncram_iju3:auto_generated.q_b[12]
q_b[13] <= altsyncram_iju3:auto_generated.q_b[13]
q_b[14] <= altsyncram_iju3:auto_generated.q_b[14]
q_b[15] <= altsyncram_iju3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:gen_M4K:altsyncram_component.address_a[7]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:gen_M4K:altsyncram_component.address_b[7]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_iju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iju3:auto_generated.data_a[0]
data_a[1] => altsyncram_iju3:auto_generated.data_a[1]
data_a[2] => altsyncram_iju3:auto_generated.data_a[2]
data_a[3] => altsyncram_iju3:auto_generated.data_a[3]
data_a[4] => altsyncram_iju3:auto_generated.data_a[4]
data_a[5] => altsyncram_iju3:auto_generated.data_a[5]
data_a[6] => altsyncram_iju3:auto_generated.data_a[6]
data_a[7] => altsyncram_iju3:auto_generated.data_a[7]
data_a[8] => altsyncram_iju3:auto_generated.data_a[8]
data_a[9] => altsyncram_iju3:auto_generated.data_a[9]
data_a[10] => altsyncram_iju3:auto_generated.data_a[10]
data_a[11] => altsyncram_iju3:auto_generated.data_a[11]
data_a[12] => altsyncram_iju3:auto_generated.data_a[12]
data_a[13] => altsyncram_iju3:auto_generated.data_a[13]
data_a[14] => altsyncram_iju3:auto_generated.data_a[14]
data_a[15] => altsyncram_iju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_iju3:auto_generated.address_a[0]
address_a[1] => altsyncram_iju3:auto_generated.address_a[1]
address_a[2] => altsyncram_iju3:auto_generated.address_a[2]
address_a[3] => altsyncram_iju3:auto_generated.address_a[3]
address_a[4] => altsyncram_iju3:auto_generated.address_a[4]
address_a[5] => altsyncram_iju3:auto_generated.address_a[5]
address_a[6] => altsyncram_iju3:auto_generated.address_a[6]
address_a[7] => altsyncram_iju3:auto_generated.address_a[7]
address_b[0] => altsyncram_iju3:auto_generated.address_b[0]
address_b[1] => altsyncram_iju3:auto_generated.address_b[1]
address_b[2] => altsyncram_iju3:auto_generated.address_b[2]
address_b[3] => altsyncram_iju3:auto_generated.address_b[3]
address_b[4] => altsyncram_iju3:auto_generated.address_b[4]
address_b[5] => altsyncram_iju3:auto_generated.address_b[5]
address_b[6] => altsyncram_iju3:auto_generated.address_b[6]
address_b[7] => altsyncram_iju3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_iju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_iju3:auto_generated.q_b[0]
q_b[1] <= altsyncram_iju3:auto_generated.q_b[1]
q_b[2] <= altsyncram_iju3:auto_generated.q_b[2]
q_b[3] <= altsyncram_iju3:auto_generated.q_b[3]
q_b[4] <= altsyncram_iju3:auto_generated.q_b[4]
q_b[5] <= altsyncram_iju3:auto_generated.q_b[5]
q_b[6] <= altsyncram_iju3:auto_generated.q_b[6]
q_b[7] <= altsyncram_iju3:auto_generated.q_b[7]
q_b[8] <= altsyncram_iju3:auto_generated.q_b[8]
q_b[9] <= altsyncram_iju3:auto_generated.q_b[9]
q_b[10] <= altsyncram_iju3:auto_generated.q_b[10]
q_b[11] <= altsyncram_iju3:auto_generated.q_b[11]
q_b[12] <= altsyncram_iju3:auto_generated.q_b[12]
q_b[13] <= altsyncram_iju3:auto_generated.q_b[13]
q_b[14] <= altsyncram_iju3:auto_generated.q_b[14]
q_b[15] <= altsyncram_iju3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:gen_M4K:altsyncram_component.address_a[7]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:gen_M4K:altsyncram_component.address_b[7]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_iju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iju3:auto_generated.data_a[0]
data_a[1] => altsyncram_iju3:auto_generated.data_a[1]
data_a[2] => altsyncram_iju3:auto_generated.data_a[2]
data_a[3] => altsyncram_iju3:auto_generated.data_a[3]
data_a[4] => altsyncram_iju3:auto_generated.data_a[4]
data_a[5] => altsyncram_iju3:auto_generated.data_a[5]
data_a[6] => altsyncram_iju3:auto_generated.data_a[6]
data_a[7] => altsyncram_iju3:auto_generated.data_a[7]
data_a[8] => altsyncram_iju3:auto_generated.data_a[8]
data_a[9] => altsyncram_iju3:auto_generated.data_a[9]
data_a[10] => altsyncram_iju3:auto_generated.data_a[10]
data_a[11] => altsyncram_iju3:auto_generated.data_a[11]
data_a[12] => altsyncram_iju3:auto_generated.data_a[12]
data_a[13] => altsyncram_iju3:auto_generated.data_a[13]
data_a[14] => altsyncram_iju3:auto_generated.data_a[14]
data_a[15] => altsyncram_iju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_iju3:auto_generated.address_a[0]
address_a[1] => altsyncram_iju3:auto_generated.address_a[1]
address_a[2] => altsyncram_iju3:auto_generated.address_a[2]
address_a[3] => altsyncram_iju3:auto_generated.address_a[3]
address_a[4] => altsyncram_iju3:auto_generated.address_a[4]
address_a[5] => altsyncram_iju3:auto_generated.address_a[5]
address_a[6] => altsyncram_iju3:auto_generated.address_a[6]
address_a[7] => altsyncram_iju3:auto_generated.address_a[7]
address_b[0] => altsyncram_iju3:auto_generated.address_b[0]
address_b[1] => altsyncram_iju3:auto_generated.address_b[1]
address_b[2] => altsyncram_iju3:auto_generated.address_b[2]
address_b[3] => altsyncram_iju3:auto_generated.address_b[3]
address_b[4] => altsyncram_iju3:auto_generated.address_b[4]
address_b[5] => altsyncram_iju3:auto_generated.address_b[5]
address_b[6] => altsyncram_iju3:auto_generated.address_b[6]
address_b[7] => altsyncram_iju3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_iju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_iju3:auto_generated.q_b[0]
q_b[1] <= altsyncram_iju3:auto_generated.q_b[1]
q_b[2] <= altsyncram_iju3:auto_generated.q_b[2]
q_b[3] <= altsyncram_iju3:auto_generated.q_b[3]
q_b[4] <= altsyncram_iju3:auto_generated.q_b[4]
q_b[5] <= altsyncram_iju3:auto_generated.q_b[5]
q_b[6] <= altsyncram_iju3:auto_generated.q_b[6]
q_b[7] <= altsyncram_iju3:auto_generated.q_b[7]
q_b[8] <= altsyncram_iju3:auto_generated.q_b[8]
q_b[9] <= altsyncram_iju3:auto_generated.q_b[9]
q_b[10] <= altsyncram_iju3:auto_generated.q_b[10]
q_b[11] <= altsyncram_iju3:auto_generated.q_b[11]
q_b[12] <= altsyncram_iju3:auto_generated.q_b[12]
q_b[13] <= altsyncram_iju3:auto_generated.q_b[13]
q_b[14] <= altsyncram_iju3:auto_generated.q_b[14]
q_b[15] <= altsyncram_iju3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:gen_M4K:altsyncram_component.address_a[7]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:gen_M4K:altsyncram_component.address_b[7]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_iju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iju3:auto_generated.data_a[0]
data_a[1] => altsyncram_iju3:auto_generated.data_a[1]
data_a[2] => altsyncram_iju3:auto_generated.data_a[2]
data_a[3] => altsyncram_iju3:auto_generated.data_a[3]
data_a[4] => altsyncram_iju3:auto_generated.data_a[4]
data_a[5] => altsyncram_iju3:auto_generated.data_a[5]
data_a[6] => altsyncram_iju3:auto_generated.data_a[6]
data_a[7] => altsyncram_iju3:auto_generated.data_a[7]
data_a[8] => altsyncram_iju3:auto_generated.data_a[8]
data_a[9] => altsyncram_iju3:auto_generated.data_a[9]
data_a[10] => altsyncram_iju3:auto_generated.data_a[10]
data_a[11] => altsyncram_iju3:auto_generated.data_a[11]
data_a[12] => altsyncram_iju3:auto_generated.data_a[12]
data_a[13] => altsyncram_iju3:auto_generated.data_a[13]
data_a[14] => altsyncram_iju3:auto_generated.data_a[14]
data_a[15] => altsyncram_iju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_iju3:auto_generated.address_a[0]
address_a[1] => altsyncram_iju3:auto_generated.address_a[1]
address_a[2] => altsyncram_iju3:auto_generated.address_a[2]
address_a[3] => altsyncram_iju3:auto_generated.address_a[3]
address_a[4] => altsyncram_iju3:auto_generated.address_a[4]
address_a[5] => altsyncram_iju3:auto_generated.address_a[5]
address_a[6] => altsyncram_iju3:auto_generated.address_a[6]
address_a[7] => altsyncram_iju3:auto_generated.address_a[7]
address_b[0] => altsyncram_iju3:auto_generated.address_b[0]
address_b[1] => altsyncram_iju3:auto_generated.address_b[1]
address_b[2] => altsyncram_iju3:auto_generated.address_b[2]
address_b[3] => altsyncram_iju3:auto_generated.address_b[3]
address_b[4] => altsyncram_iju3:auto_generated.address_b[4]
address_b[5] => altsyncram_iju3:auto_generated.address_b[5]
address_b[6] => altsyncram_iju3:auto_generated.address_b[6]
address_b[7] => altsyncram_iju3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_iju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_iju3:auto_generated.q_b[0]
q_b[1] <= altsyncram_iju3:auto_generated.q_b[1]
q_b[2] <= altsyncram_iju3:auto_generated.q_b[2]
q_b[3] <= altsyncram_iju3:auto_generated.q_b[3]
q_b[4] <= altsyncram_iju3:auto_generated.q_b[4]
q_b[5] <= altsyncram_iju3:auto_generated.q_b[5]
q_b[6] <= altsyncram_iju3:auto_generated.q_b[6]
q_b[7] <= altsyncram_iju3:auto_generated.q_b[7]
q_b[8] <= altsyncram_iju3:auto_generated.q_b[8]
q_b[9] <= altsyncram_iju3:auto_generated.q_b[9]
q_b[10] <= altsyncram_iju3:auto_generated.q_b[10]
q_b[11] <= altsyncram_iju3:auto_generated.q_b[11]
q_b[12] <= altsyncram_iju3:auto_generated.q_b[12]
q_b[13] <= altsyncram_iju3:auto_generated.q_b[13]
q_b[14] <= altsyncram_iju3:auto_generated.q_b[14]
q_b[15] <= altsyncram_iju3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_A|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B
clk => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[5]
rdaddress[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[6]
rdaddress[7] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[7]
rdaddress[8] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[0]
rdaddress[9] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[1]
rdaddress[10] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[2]
rdaddress[11] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[3]
rdaddress[12] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[4]
rdaddress[13] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[5]
rdaddress[14] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[6]
rdaddress[15] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[7]
rdaddress[16] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[0]
rdaddress[17] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[1]
rdaddress[18] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[2]
rdaddress[19] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[3]
rdaddress[20] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[4]
rdaddress[21] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[5]
rdaddress[22] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[6]
rdaddress[23] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[7]
rdaddress[24] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[0]
rdaddress[25] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[1]
rdaddress[26] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[2]
rdaddress[27] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[3]
rdaddress[28] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[4]
rdaddress[29] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[5]
rdaddress[30] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[6]
rdaddress[31] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[7]
wraddress[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[5]
wraddress[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[6]
wraddress[7] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[7]
wraddress[8] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[0]
wraddress[9] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[1]
wraddress[10] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[2]
wraddress[11] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[3]
wraddress[12] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[4]
wraddress[13] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[5]
wraddress[14] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[6]
wraddress[15] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[7]
wraddress[16] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[0]
wraddress[17] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[1]
wraddress[18] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[2]
wraddress[19] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[3]
wraddress[20] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[4]
wraddress[21] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[5]
wraddress[22] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[6]
wraddress[23] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[7]
wraddress[24] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[0]
wraddress[25] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[1]
wraddress[26] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[2]
wraddress[27] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[3]
wraddress[28] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[4]
wraddress[29] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[5]
wraddress[30] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[6]
wraddress[31] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[7]
data_in[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[0]
data_in[17] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[1]
data_in[18] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[2]
data_in[19] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[3]
data_in[20] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[4]
data_in[21] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[5]
data_in[22] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[6]
data_in[23] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[7]
data_in[24] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[8]
data_in[25] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[9]
data_in[26] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[10]
data_in[27] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[11]
data_in[28] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[12]
data_in[29] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[13]
data_in[30] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[14]
data_in[31] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[15]
data_in[32] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[0]
data_in[33] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[1]
data_in[34] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[2]
data_in[35] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[3]
data_in[36] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[4]
data_in[37] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[5]
data_in[38] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[6]
data_in[39] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[7]
data_in[40] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[8]
data_in[41] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[9]
data_in[42] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[10]
data_in[43] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[11]
data_in[44] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[12]
data_in[45] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[13]
data_in[46] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[14]
data_in[47] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[15]
data_in[48] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[0]
data_in[49] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[1]
data_in[50] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[2]
data_in[51] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[3]
data_in[52] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[4]
data_in[53] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[5]
data_in[54] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[6]
data_in[55] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[7]
data_in[56] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[8]
data_in[57] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[9]
data_in[58] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[10]
data_in[59] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[11]
data_in[60] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[12]
data_in[61] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[13]
data_in[62] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[14]
data_in[63] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[15]
wren[0] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[0]
data_out[17] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[1]
data_out[18] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[2]
data_out[19] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[3]
data_out[20] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[4]
data_out[21] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[5]
data_out[22] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[6]
data_out[23] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[7]
data_out[24] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[8]
data_out[25] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[9]
data_out[26] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[10]
data_out[27] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[11]
data_out[28] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[12]
data_out[29] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[13]
data_out[30] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[14]
data_out[31] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[15]
data_out[32] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[0]
data_out[33] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[1]
data_out[34] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[2]
data_out[35] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[3]
data_out[36] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[4]
data_out[37] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[5]
data_out[38] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[6]
data_out[39] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[7]
data_out[40] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[8]
data_out[41] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[9]
data_out[42] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[10]
data_out[43] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[11]
data_out[44] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[12]
data_out[45] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[13]
data_out[46] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[14]
data_out[47] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[15]
data_out[48] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[0]
data_out[49] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[1]
data_out[50] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[2]
data_out[51] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[3]
data_out[52] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[4]
data_out[53] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[5]
data_out[54] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[6]
data_out[55] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[7]
data_out[56] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[8]
data_out[57] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[9]
data_out[58] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[10]
data_out[59] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[11]
data_out[60] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[12]
data_out[61] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[13]
data_out[62] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[14]
data_out[63] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:gen_M4K:altsyncram_component.address_a[7]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:gen_M4K:altsyncram_component.address_b[7]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_iju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iju3:auto_generated.data_a[0]
data_a[1] => altsyncram_iju3:auto_generated.data_a[1]
data_a[2] => altsyncram_iju3:auto_generated.data_a[2]
data_a[3] => altsyncram_iju3:auto_generated.data_a[3]
data_a[4] => altsyncram_iju3:auto_generated.data_a[4]
data_a[5] => altsyncram_iju3:auto_generated.data_a[5]
data_a[6] => altsyncram_iju3:auto_generated.data_a[6]
data_a[7] => altsyncram_iju3:auto_generated.data_a[7]
data_a[8] => altsyncram_iju3:auto_generated.data_a[8]
data_a[9] => altsyncram_iju3:auto_generated.data_a[9]
data_a[10] => altsyncram_iju3:auto_generated.data_a[10]
data_a[11] => altsyncram_iju3:auto_generated.data_a[11]
data_a[12] => altsyncram_iju3:auto_generated.data_a[12]
data_a[13] => altsyncram_iju3:auto_generated.data_a[13]
data_a[14] => altsyncram_iju3:auto_generated.data_a[14]
data_a[15] => altsyncram_iju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_iju3:auto_generated.address_a[0]
address_a[1] => altsyncram_iju3:auto_generated.address_a[1]
address_a[2] => altsyncram_iju3:auto_generated.address_a[2]
address_a[3] => altsyncram_iju3:auto_generated.address_a[3]
address_a[4] => altsyncram_iju3:auto_generated.address_a[4]
address_a[5] => altsyncram_iju3:auto_generated.address_a[5]
address_a[6] => altsyncram_iju3:auto_generated.address_a[6]
address_a[7] => altsyncram_iju3:auto_generated.address_a[7]
address_b[0] => altsyncram_iju3:auto_generated.address_b[0]
address_b[1] => altsyncram_iju3:auto_generated.address_b[1]
address_b[2] => altsyncram_iju3:auto_generated.address_b[2]
address_b[3] => altsyncram_iju3:auto_generated.address_b[3]
address_b[4] => altsyncram_iju3:auto_generated.address_b[4]
address_b[5] => altsyncram_iju3:auto_generated.address_b[5]
address_b[6] => altsyncram_iju3:auto_generated.address_b[6]
address_b[7] => altsyncram_iju3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_iju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_iju3:auto_generated.q_b[0]
q_b[1] <= altsyncram_iju3:auto_generated.q_b[1]
q_b[2] <= altsyncram_iju3:auto_generated.q_b[2]
q_b[3] <= altsyncram_iju3:auto_generated.q_b[3]
q_b[4] <= altsyncram_iju3:auto_generated.q_b[4]
q_b[5] <= altsyncram_iju3:auto_generated.q_b[5]
q_b[6] <= altsyncram_iju3:auto_generated.q_b[6]
q_b[7] <= altsyncram_iju3:auto_generated.q_b[7]
q_b[8] <= altsyncram_iju3:auto_generated.q_b[8]
q_b[9] <= altsyncram_iju3:auto_generated.q_b[9]
q_b[10] <= altsyncram_iju3:auto_generated.q_b[10]
q_b[11] <= altsyncram_iju3:auto_generated.q_b[11]
q_b[12] <= altsyncram_iju3:auto_generated.q_b[12]
q_b[13] <= altsyncram_iju3:auto_generated.q_b[13]
q_b[14] <= altsyncram_iju3:auto_generated.q_b[14]
q_b[15] <= altsyncram_iju3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:gen_M4K:altsyncram_component.address_a[7]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:gen_M4K:altsyncram_component.address_b[7]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_iju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iju3:auto_generated.data_a[0]
data_a[1] => altsyncram_iju3:auto_generated.data_a[1]
data_a[2] => altsyncram_iju3:auto_generated.data_a[2]
data_a[3] => altsyncram_iju3:auto_generated.data_a[3]
data_a[4] => altsyncram_iju3:auto_generated.data_a[4]
data_a[5] => altsyncram_iju3:auto_generated.data_a[5]
data_a[6] => altsyncram_iju3:auto_generated.data_a[6]
data_a[7] => altsyncram_iju3:auto_generated.data_a[7]
data_a[8] => altsyncram_iju3:auto_generated.data_a[8]
data_a[9] => altsyncram_iju3:auto_generated.data_a[9]
data_a[10] => altsyncram_iju3:auto_generated.data_a[10]
data_a[11] => altsyncram_iju3:auto_generated.data_a[11]
data_a[12] => altsyncram_iju3:auto_generated.data_a[12]
data_a[13] => altsyncram_iju3:auto_generated.data_a[13]
data_a[14] => altsyncram_iju3:auto_generated.data_a[14]
data_a[15] => altsyncram_iju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_iju3:auto_generated.address_a[0]
address_a[1] => altsyncram_iju3:auto_generated.address_a[1]
address_a[2] => altsyncram_iju3:auto_generated.address_a[2]
address_a[3] => altsyncram_iju3:auto_generated.address_a[3]
address_a[4] => altsyncram_iju3:auto_generated.address_a[4]
address_a[5] => altsyncram_iju3:auto_generated.address_a[5]
address_a[6] => altsyncram_iju3:auto_generated.address_a[6]
address_a[7] => altsyncram_iju3:auto_generated.address_a[7]
address_b[0] => altsyncram_iju3:auto_generated.address_b[0]
address_b[1] => altsyncram_iju3:auto_generated.address_b[1]
address_b[2] => altsyncram_iju3:auto_generated.address_b[2]
address_b[3] => altsyncram_iju3:auto_generated.address_b[3]
address_b[4] => altsyncram_iju3:auto_generated.address_b[4]
address_b[5] => altsyncram_iju3:auto_generated.address_b[5]
address_b[6] => altsyncram_iju3:auto_generated.address_b[6]
address_b[7] => altsyncram_iju3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_iju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_iju3:auto_generated.q_b[0]
q_b[1] <= altsyncram_iju3:auto_generated.q_b[1]
q_b[2] <= altsyncram_iju3:auto_generated.q_b[2]
q_b[3] <= altsyncram_iju3:auto_generated.q_b[3]
q_b[4] <= altsyncram_iju3:auto_generated.q_b[4]
q_b[5] <= altsyncram_iju3:auto_generated.q_b[5]
q_b[6] <= altsyncram_iju3:auto_generated.q_b[6]
q_b[7] <= altsyncram_iju3:auto_generated.q_b[7]
q_b[8] <= altsyncram_iju3:auto_generated.q_b[8]
q_b[9] <= altsyncram_iju3:auto_generated.q_b[9]
q_b[10] <= altsyncram_iju3:auto_generated.q_b[10]
q_b[11] <= altsyncram_iju3:auto_generated.q_b[11]
q_b[12] <= altsyncram_iju3:auto_generated.q_b[12]
q_b[13] <= altsyncram_iju3:auto_generated.q_b[13]
q_b[14] <= altsyncram_iju3:auto_generated.q_b[14]
q_b[15] <= altsyncram_iju3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:gen_M4K:altsyncram_component.address_a[7]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:gen_M4K:altsyncram_component.address_b[7]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_iju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iju3:auto_generated.data_a[0]
data_a[1] => altsyncram_iju3:auto_generated.data_a[1]
data_a[2] => altsyncram_iju3:auto_generated.data_a[2]
data_a[3] => altsyncram_iju3:auto_generated.data_a[3]
data_a[4] => altsyncram_iju3:auto_generated.data_a[4]
data_a[5] => altsyncram_iju3:auto_generated.data_a[5]
data_a[6] => altsyncram_iju3:auto_generated.data_a[6]
data_a[7] => altsyncram_iju3:auto_generated.data_a[7]
data_a[8] => altsyncram_iju3:auto_generated.data_a[8]
data_a[9] => altsyncram_iju3:auto_generated.data_a[9]
data_a[10] => altsyncram_iju3:auto_generated.data_a[10]
data_a[11] => altsyncram_iju3:auto_generated.data_a[11]
data_a[12] => altsyncram_iju3:auto_generated.data_a[12]
data_a[13] => altsyncram_iju3:auto_generated.data_a[13]
data_a[14] => altsyncram_iju3:auto_generated.data_a[14]
data_a[15] => altsyncram_iju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_iju3:auto_generated.address_a[0]
address_a[1] => altsyncram_iju3:auto_generated.address_a[1]
address_a[2] => altsyncram_iju3:auto_generated.address_a[2]
address_a[3] => altsyncram_iju3:auto_generated.address_a[3]
address_a[4] => altsyncram_iju3:auto_generated.address_a[4]
address_a[5] => altsyncram_iju3:auto_generated.address_a[5]
address_a[6] => altsyncram_iju3:auto_generated.address_a[6]
address_a[7] => altsyncram_iju3:auto_generated.address_a[7]
address_b[0] => altsyncram_iju3:auto_generated.address_b[0]
address_b[1] => altsyncram_iju3:auto_generated.address_b[1]
address_b[2] => altsyncram_iju3:auto_generated.address_b[2]
address_b[3] => altsyncram_iju3:auto_generated.address_b[3]
address_b[4] => altsyncram_iju3:auto_generated.address_b[4]
address_b[5] => altsyncram_iju3:auto_generated.address_b[5]
address_b[6] => altsyncram_iju3:auto_generated.address_b[6]
address_b[7] => altsyncram_iju3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_iju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_iju3:auto_generated.q_b[0]
q_b[1] <= altsyncram_iju3:auto_generated.q_b[1]
q_b[2] <= altsyncram_iju3:auto_generated.q_b[2]
q_b[3] <= altsyncram_iju3:auto_generated.q_b[3]
q_b[4] <= altsyncram_iju3:auto_generated.q_b[4]
q_b[5] <= altsyncram_iju3:auto_generated.q_b[5]
q_b[6] <= altsyncram_iju3:auto_generated.q_b[6]
q_b[7] <= altsyncram_iju3:auto_generated.q_b[7]
q_b[8] <= altsyncram_iju3:auto_generated.q_b[8]
q_b[9] <= altsyncram_iju3:auto_generated.q_b[9]
q_b[10] <= altsyncram_iju3:auto_generated.q_b[10]
q_b[11] <= altsyncram_iju3:auto_generated.q_b[11]
q_b[12] <= altsyncram_iju3:auto_generated.q_b[12]
q_b[13] <= altsyncram_iju3:auto_generated.q_b[13]
q_b[14] <= altsyncram_iju3:auto_generated.q_b[14]
q_b[15] <= altsyncram_iju3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:gen_M4K:altsyncram_component.address_a[7]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:gen_M4K:altsyncram_component.address_b[7]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_iju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iju3:auto_generated.data_a[0]
data_a[1] => altsyncram_iju3:auto_generated.data_a[1]
data_a[2] => altsyncram_iju3:auto_generated.data_a[2]
data_a[3] => altsyncram_iju3:auto_generated.data_a[3]
data_a[4] => altsyncram_iju3:auto_generated.data_a[4]
data_a[5] => altsyncram_iju3:auto_generated.data_a[5]
data_a[6] => altsyncram_iju3:auto_generated.data_a[6]
data_a[7] => altsyncram_iju3:auto_generated.data_a[7]
data_a[8] => altsyncram_iju3:auto_generated.data_a[8]
data_a[9] => altsyncram_iju3:auto_generated.data_a[9]
data_a[10] => altsyncram_iju3:auto_generated.data_a[10]
data_a[11] => altsyncram_iju3:auto_generated.data_a[11]
data_a[12] => altsyncram_iju3:auto_generated.data_a[12]
data_a[13] => altsyncram_iju3:auto_generated.data_a[13]
data_a[14] => altsyncram_iju3:auto_generated.data_a[14]
data_a[15] => altsyncram_iju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_iju3:auto_generated.address_a[0]
address_a[1] => altsyncram_iju3:auto_generated.address_a[1]
address_a[2] => altsyncram_iju3:auto_generated.address_a[2]
address_a[3] => altsyncram_iju3:auto_generated.address_a[3]
address_a[4] => altsyncram_iju3:auto_generated.address_a[4]
address_a[5] => altsyncram_iju3:auto_generated.address_a[5]
address_a[6] => altsyncram_iju3:auto_generated.address_a[6]
address_a[7] => altsyncram_iju3:auto_generated.address_a[7]
address_b[0] => altsyncram_iju3:auto_generated.address_b[0]
address_b[1] => altsyncram_iju3:auto_generated.address_b[1]
address_b[2] => altsyncram_iju3:auto_generated.address_b[2]
address_b[3] => altsyncram_iju3:auto_generated.address_b[3]
address_b[4] => altsyncram_iju3:auto_generated.address_b[4]
address_b[5] => altsyncram_iju3:auto_generated.address_b[5]
address_b[6] => altsyncram_iju3:auto_generated.address_b[6]
address_b[7] => altsyncram_iju3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_iju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_iju3:auto_generated.q_b[0]
q_b[1] <= altsyncram_iju3:auto_generated.q_b[1]
q_b[2] <= altsyncram_iju3:auto_generated.q_b[2]
q_b[3] <= altsyncram_iju3:auto_generated.q_b[3]
q_b[4] <= altsyncram_iju3:auto_generated.q_b[4]
q_b[5] <= altsyncram_iju3:auto_generated.q_b[5]
q_b[6] <= altsyncram_iju3:auto_generated.q_b[6]
q_b[7] <= altsyncram_iju3:auto_generated.q_b[7]
q_b[8] <= altsyncram_iju3:auto_generated.q_b[8]
q_b[9] <= altsyncram_iju3:auto_generated.q_b[9]
q_b[10] <= altsyncram_iju3:auto_generated.q_b[10]
q_b[11] <= altsyncram_iju3:auto_generated.q_b[11]
q_b[12] <= altsyncram_iju3:auto_generated.q_b[12]
q_b[13] <= altsyncram_iju3:auto_generated.q_b[13]
q_b[14] <= altsyncram_iju3:auto_generated.q_b[14]
q_b[15] <= altsyncram_iju3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:dat_B|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C
clk => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[5]
rdaddress[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[6]
rdaddress[7] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[7]
rdaddress[8] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[0]
rdaddress[9] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[1]
rdaddress[10] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[2]
rdaddress[11] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[3]
rdaddress[12] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[4]
rdaddress[13] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[5]
rdaddress[14] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[6]
rdaddress[15] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[7]
rdaddress[16] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[0]
rdaddress[17] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[1]
rdaddress[18] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[2]
rdaddress[19] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[3]
rdaddress[20] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[4]
rdaddress[21] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[5]
rdaddress[22] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[6]
rdaddress[23] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[7]
rdaddress[24] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[0]
rdaddress[25] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[1]
rdaddress[26] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[2]
rdaddress[27] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[3]
rdaddress[28] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[4]
rdaddress[29] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[5]
rdaddress[30] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[6]
rdaddress[31] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[7]
wraddress[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[5]
wraddress[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[6]
wraddress[7] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[7]
wraddress[8] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[0]
wraddress[9] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[1]
wraddress[10] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[2]
wraddress[11] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[3]
wraddress[12] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[4]
wraddress[13] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[5]
wraddress[14] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[6]
wraddress[15] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[7]
wraddress[16] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[0]
wraddress[17] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[1]
wraddress[18] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[2]
wraddress[19] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[3]
wraddress[20] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[4]
wraddress[21] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[5]
wraddress[22] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[6]
wraddress[23] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[7]
wraddress[24] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[0]
wraddress[25] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[1]
wraddress[26] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[2]
wraddress[27] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[3]
wraddress[28] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[4]
wraddress[29] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[5]
wraddress[30] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[6]
wraddress[31] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[7]
data_in[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[0]
data_in[17] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[1]
data_in[18] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[2]
data_in[19] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[3]
data_in[20] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[4]
data_in[21] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[5]
data_in[22] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[6]
data_in[23] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[7]
data_in[24] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[8]
data_in[25] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[9]
data_in[26] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[10]
data_in[27] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[11]
data_in[28] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[12]
data_in[29] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[13]
data_in[30] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[14]
data_in[31] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[15]
data_in[32] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[0]
data_in[33] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[1]
data_in[34] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[2]
data_in[35] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[3]
data_in[36] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[4]
data_in[37] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[5]
data_in[38] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[6]
data_in[39] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[7]
data_in[40] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[8]
data_in[41] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[9]
data_in[42] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[10]
data_in[43] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[11]
data_in[44] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[12]
data_in[45] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[13]
data_in[46] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[14]
data_in[47] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[15]
data_in[48] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[0]
data_in[49] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[1]
data_in[50] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[2]
data_in[51] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[3]
data_in[52] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[4]
data_in[53] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[5]
data_in[54] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[6]
data_in[55] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[7]
data_in[56] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[8]
data_in[57] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[9]
data_in[58] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[10]
data_in[59] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[11]
data_in[60] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[12]
data_in[61] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[13]
data_in[62] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[14]
data_in[63] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[15]
wren[0] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[0]
data_out[17] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[1]
data_out[18] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[2]
data_out[19] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[3]
data_out[20] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[4]
data_out[21] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[5]
data_out[22] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[6]
data_out[23] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[7]
data_out[24] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[8]
data_out[25] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[9]
data_out[26] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[10]
data_out[27] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[11]
data_out[28] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[12]
data_out[29] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[13]
data_out[30] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[14]
data_out[31] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[15]
data_out[32] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[0]
data_out[33] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[1]
data_out[34] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[2]
data_out[35] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[3]
data_out[36] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[4]
data_out[37] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[5]
data_out[38] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[6]
data_out[39] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[7]
data_out[40] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[8]
data_out[41] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[9]
data_out[42] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[10]
data_out[43] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[11]
data_out[44] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[12]
data_out[45] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[13]
data_out[46] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[14]
data_out[47] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[15]
data_out[48] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[0]
data_out[49] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[1]
data_out[50] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[2]
data_out[51] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[3]
data_out[52] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[4]
data_out[53] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[5]
data_out[54] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[6]
data_out[55] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[7]
data_out[56] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[8]
data_out[57] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[9]
data_out[58] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[10]
data_out[59] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[11]
data_out[60] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[12]
data_out[61] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[13]
data_out[62] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[14]
data_out[63] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:gen_M4K:altsyncram_component.address_a[7]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:gen_M4K:altsyncram_component.address_b[7]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_iju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iju3:auto_generated.data_a[0]
data_a[1] => altsyncram_iju3:auto_generated.data_a[1]
data_a[2] => altsyncram_iju3:auto_generated.data_a[2]
data_a[3] => altsyncram_iju3:auto_generated.data_a[3]
data_a[4] => altsyncram_iju3:auto_generated.data_a[4]
data_a[5] => altsyncram_iju3:auto_generated.data_a[5]
data_a[6] => altsyncram_iju3:auto_generated.data_a[6]
data_a[7] => altsyncram_iju3:auto_generated.data_a[7]
data_a[8] => altsyncram_iju3:auto_generated.data_a[8]
data_a[9] => altsyncram_iju3:auto_generated.data_a[9]
data_a[10] => altsyncram_iju3:auto_generated.data_a[10]
data_a[11] => altsyncram_iju3:auto_generated.data_a[11]
data_a[12] => altsyncram_iju3:auto_generated.data_a[12]
data_a[13] => altsyncram_iju3:auto_generated.data_a[13]
data_a[14] => altsyncram_iju3:auto_generated.data_a[14]
data_a[15] => altsyncram_iju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_iju3:auto_generated.address_a[0]
address_a[1] => altsyncram_iju3:auto_generated.address_a[1]
address_a[2] => altsyncram_iju3:auto_generated.address_a[2]
address_a[3] => altsyncram_iju3:auto_generated.address_a[3]
address_a[4] => altsyncram_iju3:auto_generated.address_a[4]
address_a[5] => altsyncram_iju3:auto_generated.address_a[5]
address_a[6] => altsyncram_iju3:auto_generated.address_a[6]
address_a[7] => altsyncram_iju3:auto_generated.address_a[7]
address_b[0] => altsyncram_iju3:auto_generated.address_b[0]
address_b[1] => altsyncram_iju3:auto_generated.address_b[1]
address_b[2] => altsyncram_iju3:auto_generated.address_b[2]
address_b[3] => altsyncram_iju3:auto_generated.address_b[3]
address_b[4] => altsyncram_iju3:auto_generated.address_b[4]
address_b[5] => altsyncram_iju3:auto_generated.address_b[5]
address_b[6] => altsyncram_iju3:auto_generated.address_b[6]
address_b[7] => altsyncram_iju3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_iju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_iju3:auto_generated.q_b[0]
q_b[1] <= altsyncram_iju3:auto_generated.q_b[1]
q_b[2] <= altsyncram_iju3:auto_generated.q_b[2]
q_b[3] <= altsyncram_iju3:auto_generated.q_b[3]
q_b[4] <= altsyncram_iju3:auto_generated.q_b[4]
q_b[5] <= altsyncram_iju3:auto_generated.q_b[5]
q_b[6] <= altsyncram_iju3:auto_generated.q_b[6]
q_b[7] <= altsyncram_iju3:auto_generated.q_b[7]
q_b[8] <= altsyncram_iju3:auto_generated.q_b[8]
q_b[9] <= altsyncram_iju3:auto_generated.q_b[9]
q_b[10] <= altsyncram_iju3:auto_generated.q_b[10]
q_b[11] <= altsyncram_iju3:auto_generated.q_b[11]
q_b[12] <= altsyncram_iju3:auto_generated.q_b[12]
q_b[13] <= altsyncram_iju3:auto_generated.q_b[13]
q_b[14] <= altsyncram_iju3:auto_generated.q_b[14]
q_b[15] <= altsyncram_iju3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:gen_M4K:altsyncram_component.address_a[7]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:gen_M4K:altsyncram_component.address_b[7]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_iju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iju3:auto_generated.data_a[0]
data_a[1] => altsyncram_iju3:auto_generated.data_a[1]
data_a[2] => altsyncram_iju3:auto_generated.data_a[2]
data_a[3] => altsyncram_iju3:auto_generated.data_a[3]
data_a[4] => altsyncram_iju3:auto_generated.data_a[4]
data_a[5] => altsyncram_iju3:auto_generated.data_a[5]
data_a[6] => altsyncram_iju3:auto_generated.data_a[6]
data_a[7] => altsyncram_iju3:auto_generated.data_a[7]
data_a[8] => altsyncram_iju3:auto_generated.data_a[8]
data_a[9] => altsyncram_iju3:auto_generated.data_a[9]
data_a[10] => altsyncram_iju3:auto_generated.data_a[10]
data_a[11] => altsyncram_iju3:auto_generated.data_a[11]
data_a[12] => altsyncram_iju3:auto_generated.data_a[12]
data_a[13] => altsyncram_iju3:auto_generated.data_a[13]
data_a[14] => altsyncram_iju3:auto_generated.data_a[14]
data_a[15] => altsyncram_iju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_iju3:auto_generated.address_a[0]
address_a[1] => altsyncram_iju3:auto_generated.address_a[1]
address_a[2] => altsyncram_iju3:auto_generated.address_a[2]
address_a[3] => altsyncram_iju3:auto_generated.address_a[3]
address_a[4] => altsyncram_iju3:auto_generated.address_a[4]
address_a[5] => altsyncram_iju3:auto_generated.address_a[5]
address_a[6] => altsyncram_iju3:auto_generated.address_a[6]
address_a[7] => altsyncram_iju3:auto_generated.address_a[7]
address_b[0] => altsyncram_iju3:auto_generated.address_b[0]
address_b[1] => altsyncram_iju3:auto_generated.address_b[1]
address_b[2] => altsyncram_iju3:auto_generated.address_b[2]
address_b[3] => altsyncram_iju3:auto_generated.address_b[3]
address_b[4] => altsyncram_iju3:auto_generated.address_b[4]
address_b[5] => altsyncram_iju3:auto_generated.address_b[5]
address_b[6] => altsyncram_iju3:auto_generated.address_b[6]
address_b[7] => altsyncram_iju3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_iju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_iju3:auto_generated.q_b[0]
q_b[1] <= altsyncram_iju3:auto_generated.q_b[1]
q_b[2] <= altsyncram_iju3:auto_generated.q_b[2]
q_b[3] <= altsyncram_iju3:auto_generated.q_b[3]
q_b[4] <= altsyncram_iju3:auto_generated.q_b[4]
q_b[5] <= altsyncram_iju3:auto_generated.q_b[5]
q_b[6] <= altsyncram_iju3:auto_generated.q_b[6]
q_b[7] <= altsyncram_iju3:auto_generated.q_b[7]
q_b[8] <= altsyncram_iju3:auto_generated.q_b[8]
q_b[9] <= altsyncram_iju3:auto_generated.q_b[9]
q_b[10] <= altsyncram_iju3:auto_generated.q_b[10]
q_b[11] <= altsyncram_iju3:auto_generated.q_b[11]
q_b[12] <= altsyncram_iju3:auto_generated.q_b[12]
q_b[13] <= altsyncram_iju3:auto_generated.q_b[13]
q_b[14] <= altsyncram_iju3:auto_generated.q_b[14]
q_b[15] <= altsyncram_iju3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:gen_M4K:altsyncram_component.address_a[7]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:gen_M4K:altsyncram_component.address_b[7]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_iju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iju3:auto_generated.data_a[0]
data_a[1] => altsyncram_iju3:auto_generated.data_a[1]
data_a[2] => altsyncram_iju3:auto_generated.data_a[2]
data_a[3] => altsyncram_iju3:auto_generated.data_a[3]
data_a[4] => altsyncram_iju3:auto_generated.data_a[4]
data_a[5] => altsyncram_iju3:auto_generated.data_a[5]
data_a[6] => altsyncram_iju3:auto_generated.data_a[6]
data_a[7] => altsyncram_iju3:auto_generated.data_a[7]
data_a[8] => altsyncram_iju3:auto_generated.data_a[8]
data_a[9] => altsyncram_iju3:auto_generated.data_a[9]
data_a[10] => altsyncram_iju3:auto_generated.data_a[10]
data_a[11] => altsyncram_iju3:auto_generated.data_a[11]
data_a[12] => altsyncram_iju3:auto_generated.data_a[12]
data_a[13] => altsyncram_iju3:auto_generated.data_a[13]
data_a[14] => altsyncram_iju3:auto_generated.data_a[14]
data_a[15] => altsyncram_iju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_iju3:auto_generated.address_a[0]
address_a[1] => altsyncram_iju3:auto_generated.address_a[1]
address_a[2] => altsyncram_iju3:auto_generated.address_a[2]
address_a[3] => altsyncram_iju3:auto_generated.address_a[3]
address_a[4] => altsyncram_iju3:auto_generated.address_a[4]
address_a[5] => altsyncram_iju3:auto_generated.address_a[5]
address_a[6] => altsyncram_iju3:auto_generated.address_a[6]
address_a[7] => altsyncram_iju3:auto_generated.address_a[7]
address_b[0] => altsyncram_iju3:auto_generated.address_b[0]
address_b[1] => altsyncram_iju3:auto_generated.address_b[1]
address_b[2] => altsyncram_iju3:auto_generated.address_b[2]
address_b[3] => altsyncram_iju3:auto_generated.address_b[3]
address_b[4] => altsyncram_iju3:auto_generated.address_b[4]
address_b[5] => altsyncram_iju3:auto_generated.address_b[5]
address_b[6] => altsyncram_iju3:auto_generated.address_b[6]
address_b[7] => altsyncram_iju3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_iju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_iju3:auto_generated.q_b[0]
q_b[1] <= altsyncram_iju3:auto_generated.q_b[1]
q_b[2] <= altsyncram_iju3:auto_generated.q_b[2]
q_b[3] <= altsyncram_iju3:auto_generated.q_b[3]
q_b[4] <= altsyncram_iju3:auto_generated.q_b[4]
q_b[5] <= altsyncram_iju3:auto_generated.q_b[5]
q_b[6] <= altsyncram_iju3:auto_generated.q_b[6]
q_b[7] <= altsyncram_iju3:auto_generated.q_b[7]
q_b[8] <= altsyncram_iju3:auto_generated.q_b[8]
q_b[9] <= altsyncram_iju3:auto_generated.q_b[9]
q_b[10] <= altsyncram_iju3:auto_generated.q_b[10]
q_b[11] <= altsyncram_iju3:auto_generated.q_b[11]
q_b[12] <= altsyncram_iju3:auto_generated.q_b[12]
q_b[13] <= altsyncram_iju3:auto_generated.q_b[13]
q_b[14] <= altsyncram_iju3:auto_generated.q_b[14]
q_b[15] <= altsyncram_iju3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:gen_M4K:altsyncram_component.address_a[7]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:gen_M4K:altsyncram_component.address_b[7]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_iju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iju3:auto_generated.data_a[0]
data_a[1] => altsyncram_iju3:auto_generated.data_a[1]
data_a[2] => altsyncram_iju3:auto_generated.data_a[2]
data_a[3] => altsyncram_iju3:auto_generated.data_a[3]
data_a[4] => altsyncram_iju3:auto_generated.data_a[4]
data_a[5] => altsyncram_iju3:auto_generated.data_a[5]
data_a[6] => altsyncram_iju3:auto_generated.data_a[6]
data_a[7] => altsyncram_iju3:auto_generated.data_a[7]
data_a[8] => altsyncram_iju3:auto_generated.data_a[8]
data_a[9] => altsyncram_iju3:auto_generated.data_a[9]
data_a[10] => altsyncram_iju3:auto_generated.data_a[10]
data_a[11] => altsyncram_iju3:auto_generated.data_a[11]
data_a[12] => altsyncram_iju3:auto_generated.data_a[12]
data_a[13] => altsyncram_iju3:auto_generated.data_a[13]
data_a[14] => altsyncram_iju3:auto_generated.data_a[14]
data_a[15] => altsyncram_iju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_iju3:auto_generated.address_a[0]
address_a[1] => altsyncram_iju3:auto_generated.address_a[1]
address_a[2] => altsyncram_iju3:auto_generated.address_a[2]
address_a[3] => altsyncram_iju3:auto_generated.address_a[3]
address_a[4] => altsyncram_iju3:auto_generated.address_a[4]
address_a[5] => altsyncram_iju3:auto_generated.address_a[5]
address_a[6] => altsyncram_iju3:auto_generated.address_a[6]
address_a[7] => altsyncram_iju3:auto_generated.address_a[7]
address_b[0] => altsyncram_iju3:auto_generated.address_b[0]
address_b[1] => altsyncram_iju3:auto_generated.address_b[1]
address_b[2] => altsyncram_iju3:auto_generated.address_b[2]
address_b[3] => altsyncram_iju3:auto_generated.address_b[3]
address_b[4] => altsyncram_iju3:auto_generated.address_b[4]
address_b[5] => altsyncram_iju3:auto_generated.address_b[5]
address_b[6] => altsyncram_iju3:auto_generated.address_b[6]
address_b[7] => altsyncram_iju3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_iju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_iju3:auto_generated.q_b[0]
q_b[1] <= altsyncram_iju3:auto_generated.q_b[1]
q_b[2] <= altsyncram_iju3:auto_generated.q_b[2]
q_b[3] <= altsyncram_iju3:auto_generated.q_b[3]
q_b[4] <= altsyncram_iju3:auto_generated.q_b[4]
q_b[5] <= altsyncram_iju3:auto_generated.q_b[5]
q_b[6] <= altsyncram_iju3:auto_generated.q_b[6]
q_b[7] <= altsyncram_iju3:auto_generated.q_b[7]
q_b[8] <= altsyncram_iju3:auto_generated.q_b[8]
q_b[9] <= altsyncram_iju3:auto_generated.q_b[9]
q_b[10] <= altsyncram_iju3:auto_generated.q_b[10]
q_b[11] <= altsyncram_iju3:auto_generated.q_b[11]
q_b[12] <= altsyncram_iju3:auto_generated.q_b[12]
q_b[13] <= altsyncram_iju3:auto_generated.q_b[13]
q_b[14] <= altsyncram_iju3:auto_generated.q_b[14]
q_b[15] <= altsyncram_iju3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D
clk => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[5]
rdaddress[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[6]
rdaddress[7] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rdaddress[7]
rdaddress[8] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[0]
rdaddress[9] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[1]
rdaddress[10] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[2]
rdaddress[11] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[3]
rdaddress[12] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[4]
rdaddress[13] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[5]
rdaddress[14] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[6]
rdaddress[15] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rdaddress[7]
rdaddress[16] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[0]
rdaddress[17] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[1]
rdaddress[18] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[2]
rdaddress[19] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[3]
rdaddress[20] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[4]
rdaddress[21] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[5]
rdaddress[22] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[6]
rdaddress[23] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rdaddress[7]
rdaddress[24] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[0]
rdaddress[25] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[1]
rdaddress[26] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[2]
rdaddress[27] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[3]
rdaddress[28] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[4]
rdaddress[29] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[5]
rdaddress[30] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[6]
rdaddress[31] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rdaddress[7]
wraddress[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[5]
wraddress[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[6]
wraddress[7] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wraddress[7]
wraddress[8] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[0]
wraddress[9] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[1]
wraddress[10] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[2]
wraddress[11] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[3]
wraddress[12] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[4]
wraddress[13] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[5]
wraddress[14] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[6]
wraddress[15] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wraddress[7]
wraddress[16] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[0]
wraddress[17] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[1]
wraddress[18] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[2]
wraddress[19] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[3]
wraddress[20] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[4]
wraddress[21] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[5]
wraddress[22] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[6]
wraddress[23] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wraddress[7]
wraddress[24] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[0]
wraddress[25] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[1]
wraddress[26] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[2]
wraddress[27] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[3]
wraddress[28] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[4]
wraddress[29] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[5]
wraddress[30] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[6]
wraddress[31] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wraddress[7]
data_in[0] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[0]
data_in[17] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[1]
data_in[18] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[2]
data_in[19] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[3]
data_in[20] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[4]
data_in[21] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[5]
data_in[22] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[6]
data_in[23] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[7]
data_in[24] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[8]
data_in[25] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[9]
data_in[26] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[10]
data_in[27] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[11]
data_in[28] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[12]
data_in[29] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[13]
data_in[30] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[14]
data_in[31] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.data[15]
data_in[32] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[0]
data_in[33] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[1]
data_in[34] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[2]
data_in[35] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[3]
data_in[36] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[4]
data_in[37] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[5]
data_in[38] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[6]
data_in[39] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[7]
data_in[40] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[8]
data_in[41] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[9]
data_in[42] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[10]
data_in[43] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[11]
data_in[44] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[12]
data_in[45] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[13]
data_in[46] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[14]
data_in[47] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.data[15]
data_in[48] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[0]
data_in[49] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[1]
data_in[50] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[2]
data_in[51] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[3]
data_in[52] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[4]
data_in[53] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[5]
data_in[54] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[6]
data_in[55] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[7]
data_in[56] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[8]
data_in[57] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[9]
data_in[58] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[10]
data_in[59] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[11]
data_in[60] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[12]
data_in[61] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[13]
data_in[62] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[14]
data_in[63] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.data[15]
wren[0] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram_fft_111:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram_fft_111:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram_fft_111:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram_fft_111:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram_fft_111:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[0]
data_out[17] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[1]
data_out[18] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[2]
data_out[19] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[3]
data_out[20] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[4]
data_out[21] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[5]
data_out[22] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[6]
data_out[23] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[7]
data_out[24] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[8]
data_out[25] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[9]
data_out[26] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[10]
data_out[27] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[11]
data_out[28] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[12]
data_out[29] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[13]
data_out[30] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[14]
data_out[31] <= asj_fft_data_ram_fft_111:gen_rams:2:dat_A.q[15]
data_out[32] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[0]
data_out[33] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[1]
data_out[34] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[2]
data_out[35] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[3]
data_out[36] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[4]
data_out[37] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[5]
data_out[38] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[6]
data_out[39] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[7]
data_out[40] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[8]
data_out[41] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[9]
data_out[42] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[10]
data_out[43] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[11]
data_out[44] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[12]
data_out[45] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[13]
data_out[46] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[14]
data_out[47] <= asj_fft_data_ram_fft_111:gen_rams:1:dat_A.q[15]
data_out[48] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[0]
data_out[49] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[1]
data_out[50] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[2]
data_out[51] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[3]
data_out[52] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[4]
data_out[53] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[5]
data_out[54] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[6]
data_out[55] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[7]
data_out[56] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[8]
data_out[57] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[9]
data_out[58] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[10]
data_out[59] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[11]
data_out[60] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[12]
data_out[61] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[13]
data_out[62] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[14]
data_out[63] <= asj_fft_data_ram_fft_111:gen_rams:0:dat_A.q[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:gen_M4K:altsyncram_component.address_a[7]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:gen_M4K:altsyncram_component.address_b[7]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_iju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iju3:auto_generated.data_a[0]
data_a[1] => altsyncram_iju3:auto_generated.data_a[1]
data_a[2] => altsyncram_iju3:auto_generated.data_a[2]
data_a[3] => altsyncram_iju3:auto_generated.data_a[3]
data_a[4] => altsyncram_iju3:auto_generated.data_a[4]
data_a[5] => altsyncram_iju3:auto_generated.data_a[5]
data_a[6] => altsyncram_iju3:auto_generated.data_a[6]
data_a[7] => altsyncram_iju3:auto_generated.data_a[7]
data_a[8] => altsyncram_iju3:auto_generated.data_a[8]
data_a[9] => altsyncram_iju3:auto_generated.data_a[9]
data_a[10] => altsyncram_iju3:auto_generated.data_a[10]
data_a[11] => altsyncram_iju3:auto_generated.data_a[11]
data_a[12] => altsyncram_iju3:auto_generated.data_a[12]
data_a[13] => altsyncram_iju3:auto_generated.data_a[13]
data_a[14] => altsyncram_iju3:auto_generated.data_a[14]
data_a[15] => altsyncram_iju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_iju3:auto_generated.address_a[0]
address_a[1] => altsyncram_iju3:auto_generated.address_a[1]
address_a[2] => altsyncram_iju3:auto_generated.address_a[2]
address_a[3] => altsyncram_iju3:auto_generated.address_a[3]
address_a[4] => altsyncram_iju3:auto_generated.address_a[4]
address_a[5] => altsyncram_iju3:auto_generated.address_a[5]
address_a[6] => altsyncram_iju3:auto_generated.address_a[6]
address_a[7] => altsyncram_iju3:auto_generated.address_a[7]
address_b[0] => altsyncram_iju3:auto_generated.address_b[0]
address_b[1] => altsyncram_iju3:auto_generated.address_b[1]
address_b[2] => altsyncram_iju3:auto_generated.address_b[2]
address_b[3] => altsyncram_iju3:auto_generated.address_b[3]
address_b[4] => altsyncram_iju3:auto_generated.address_b[4]
address_b[5] => altsyncram_iju3:auto_generated.address_b[5]
address_b[6] => altsyncram_iju3:auto_generated.address_b[6]
address_b[7] => altsyncram_iju3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_iju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_iju3:auto_generated.q_b[0]
q_b[1] <= altsyncram_iju3:auto_generated.q_b[1]
q_b[2] <= altsyncram_iju3:auto_generated.q_b[2]
q_b[3] <= altsyncram_iju3:auto_generated.q_b[3]
q_b[4] <= altsyncram_iju3:auto_generated.q_b[4]
q_b[5] <= altsyncram_iju3:auto_generated.q_b[5]
q_b[6] <= altsyncram_iju3:auto_generated.q_b[6]
q_b[7] <= altsyncram_iju3:auto_generated.q_b[7]
q_b[8] <= altsyncram_iju3:auto_generated.q_b[8]
q_b[9] <= altsyncram_iju3:auto_generated.q_b[9]
q_b[10] <= altsyncram_iju3:auto_generated.q_b[10]
q_b[11] <= altsyncram_iju3:auto_generated.q_b[11]
q_b[12] <= altsyncram_iju3:auto_generated.q_b[12]
q_b[13] <= altsyncram_iju3:auto_generated.q_b[13]
q_b[14] <= altsyncram_iju3:auto_generated.q_b[14]
q_b[15] <= altsyncram_iju3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:gen_M4K:altsyncram_component.address_a[7]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:gen_M4K:altsyncram_component.address_b[7]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_iju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iju3:auto_generated.data_a[0]
data_a[1] => altsyncram_iju3:auto_generated.data_a[1]
data_a[2] => altsyncram_iju3:auto_generated.data_a[2]
data_a[3] => altsyncram_iju3:auto_generated.data_a[3]
data_a[4] => altsyncram_iju3:auto_generated.data_a[4]
data_a[5] => altsyncram_iju3:auto_generated.data_a[5]
data_a[6] => altsyncram_iju3:auto_generated.data_a[6]
data_a[7] => altsyncram_iju3:auto_generated.data_a[7]
data_a[8] => altsyncram_iju3:auto_generated.data_a[8]
data_a[9] => altsyncram_iju3:auto_generated.data_a[9]
data_a[10] => altsyncram_iju3:auto_generated.data_a[10]
data_a[11] => altsyncram_iju3:auto_generated.data_a[11]
data_a[12] => altsyncram_iju3:auto_generated.data_a[12]
data_a[13] => altsyncram_iju3:auto_generated.data_a[13]
data_a[14] => altsyncram_iju3:auto_generated.data_a[14]
data_a[15] => altsyncram_iju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_iju3:auto_generated.address_a[0]
address_a[1] => altsyncram_iju3:auto_generated.address_a[1]
address_a[2] => altsyncram_iju3:auto_generated.address_a[2]
address_a[3] => altsyncram_iju3:auto_generated.address_a[3]
address_a[4] => altsyncram_iju3:auto_generated.address_a[4]
address_a[5] => altsyncram_iju3:auto_generated.address_a[5]
address_a[6] => altsyncram_iju3:auto_generated.address_a[6]
address_a[7] => altsyncram_iju3:auto_generated.address_a[7]
address_b[0] => altsyncram_iju3:auto_generated.address_b[0]
address_b[1] => altsyncram_iju3:auto_generated.address_b[1]
address_b[2] => altsyncram_iju3:auto_generated.address_b[2]
address_b[3] => altsyncram_iju3:auto_generated.address_b[3]
address_b[4] => altsyncram_iju3:auto_generated.address_b[4]
address_b[5] => altsyncram_iju3:auto_generated.address_b[5]
address_b[6] => altsyncram_iju3:auto_generated.address_b[6]
address_b[7] => altsyncram_iju3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_iju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_iju3:auto_generated.q_b[0]
q_b[1] <= altsyncram_iju3:auto_generated.q_b[1]
q_b[2] <= altsyncram_iju3:auto_generated.q_b[2]
q_b[3] <= altsyncram_iju3:auto_generated.q_b[3]
q_b[4] <= altsyncram_iju3:auto_generated.q_b[4]
q_b[5] <= altsyncram_iju3:auto_generated.q_b[5]
q_b[6] <= altsyncram_iju3:auto_generated.q_b[6]
q_b[7] <= altsyncram_iju3:auto_generated.q_b[7]
q_b[8] <= altsyncram_iju3:auto_generated.q_b[8]
q_b[9] <= altsyncram_iju3:auto_generated.q_b[9]
q_b[10] <= altsyncram_iju3:auto_generated.q_b[10]
q_b[11] <= altsyncram_iju3:auto_generated.q_b[11]
q_b[12] <= altsyncram_iju3:auto_generated.q_b[12]
q_b[13] <= altsyncram_iju3:auto_generated.q_b[13]
q_b[14] <= altsyncram_iju3:auto_generated.q_b[14]
q_b[15] <= altsyncram_iju3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:gen_M4K:altsyncram_component.address_a[7]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:gen_M4K:altsyncram_component.address_b[7]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_iju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iju3:auto_generated.data_a[0]
data_a[1] => altsyncram_iju3:auto_generated.data_a[1]
data_a[2] => altsyncram_iju3:auto_generated.data_a[2]
data_a[3] => altsyncram_iju3:auto_generated.data_a[3]
data_a[4] => altsyncram_iju3:auto_generated.data_a[4]
data_a[5] => altsyncram_iju3:auto_generated.data_a[5]
data_a[6] => altsyncram_iju3:auto_generated.data_a[6]
data_a[7] => altsyncram_iju3:auto_generated.data_a[7]
data_a[8] => altsyncram_iju3:auto_generated.data_a[8]
data_a[9] => altsyncram_iju3:auto_generated.data_a[9]
data_a[10] => altsyncram_iju3:auto_generated.data_a[10]
data_a[11] => altsyncram_iju3:auto_generated.data_a[11]
data_a[12] => altsyncram_iju3:auto_generated.data_a[12]
data_a[13] => altsyncram_iju3:auto_generated.data_a[13]
data_a[14] => altsyncram_iju3:auto_generated.data_a[14]
data_a[15] => altsyncram_iju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_iju3:auto_generated.address_a[0]
address_a[1] => altsyncram_iju3:auto_generated.address_a[1]
address_a[2] => altsyncram_iju3:auto_generated.address_a[2]
address_a[3] => altsyncram_iju3:auto_generated.address_a[3]
address_a[4] => altsyncram_iju3:auto_generated.address_a[4]
address_a[5] => altsyncram_iju3:auto_generated.address_a[5]
address_a[6] => altsyncram_iju3:auto_generated.address_a[6]
address_a[7] => altsyncram_iju3:auto_generated.address_a[7]
address_b[0] => altsyncram_iju3:auto_generated.address_b[0]
address_b[1] => altsyncram_iju3:auto_generated.address_b[1]
address_b[2] => altsyncram_iju3:auto_generated.address_b[2]
address_b[3] => altsyncram_iju3:auto_generated.address_b[3]
address_b[4] => altsyncram_iju3:auto_generated.address_b[4]
address_b[5] => altsyncram_iju3:auto_generated.address_b[5]
address_b[6] => altsyncram_iju3:auto_generated.address_b[6]
address_b[7] => altsyncram_iju3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_iju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_iju3:auto_generated.q_b[0]
q_b[1] <= altsyncram_iju3:auto_generated.q_b[1]
q_b[2] <= altsyncram_iju3:auto_generated.q_b[2]
q_b[3] <= altsyncram_iju3:auto_generated.q_b[3]
q_b[4] <= altsyncram_iju3:auto_generated.q_b[4]
q_b[5] <= altsyncram_iju3:auto_generated.q_b[5]
q_b[6] <= altsyncram_iju3:auto_generated.q_b[6]
q_b[7] <= altsyncram_iju3:auto_generated.q_b[7]
q_b[8] <= altsyncram_iju3:auto_generated.q_b[8]
q_b[9] <= altsyncram_iju3:auto_generated.q_b[9]
q_b[10] <= altsyncram_iju3:auto_generated.q_b[10]
q_b[11] <= altsyncram_iju3:auto_generated.q_b[11]
q_b[12] <= altsyncram_iju3:auto_generated.q_b[12]
q_b[13] <= altsyncram_iju3:auto_generated.q_b[13]
q_b[14] <= altsyncram_iju3:auto_generated.q_b[14]
q_b[15] <= altsyncram_iju3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:gen_M4K:altsyncram_component.address_a[7]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:gen_M4K:altsyncram_component.address_b[7]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_iju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iju3:auto_generated.data_a[0]
data_a[1] => altsyncram_iju3:auto_generated.data_a[1]
data_a[2] => altsyncram_iju3:auto_generated.data_a[2]
data_a[3] => altsyncram_iju3:auto_generated.data_a[3]
data_a[4] => altsyncram_iju3:auto_generated.data_a[4]
data_a[5] => altsyncram_iju3:auto_generated.data_a[5]
data_a[6] => altsyncram_iju3:auto_generated.data_a[6]
data_a[7] => altsyncram_iju3:auto_generated.data_a[7]
data_a[8] => altsyncram_iju3:auto_generated.data_a[8]
data_a[9] => altsyncram_iju3:auto_generated.data_a[9]
data_a[10] => altsyncram_iju3:auto_generated.data_a[10]
data_a[11] => altsyncram_iju3:auto_generated.data_a[11]
data_a[12] => altsyncram_iju3:auto_generated.data_a[12]
data_a[13] => altsyncram_iju3:auto_generated.data_a[13]
data_a[14] => altsyncram_iju3:auto_generated.data_a[14]
data_a[15] => altsyncram_iju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_iju3:auto_generated.address_a[0]
address_a[1] => altsyncram_iju3:auto_generated.address_a[1]
address_a[2] => altsyncram_iju3:auto_generated.address_a[2]
address_a[3] => altsyncram_iju3:auto_generated.address_a[3]
address_a[4] => altsyncram_iju3:auto_generated.address_a[4]
address_a[5] => altsyncram_iju3:auto_generated.address_a[5]
address_a[6] => altsyncram_iju3:auto_generated.address_a[6]
address_a[7] => altsyncram_iju3:auto_generated.address_a[7]
address_b[0] => altsyncram_iju3:auto_generated.address_b[0]
address_b[1] => altsyncram_iju3:auto_generated.address_b[1]
address_b[2] => altsyncram_iju3:auto_generated.address_b[2]
address_b[3] => altsyncram_iju3:auto_generated.address_b[3]
address_b[4] => altsyncram_iju3:auto_generated.address_b[4]
address_b[5] => altsyncram_iju3:auto_generated.address_b[5]
address_b[6] => altsyncram_iju3:auto_generated.address_b[6]
address_b[7] => altsyncram_iju3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_iju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_iju3:auto_generated.q_b[0]
q_b[1] <= altsyncram_iju3:auto_generated.q_b[1]
q_b[2] <= altsyncram_iju3:auto_generated.q_b[2]
q_b[3] <= altsyncram_iju3:auto_generated.q_b[3]
q_b[4] <= altsyncram_iju3:auto_generated.q_b[4]
q_b[5] <= altsyncram_iju3:auto_generated.q_b[5]
q_b[6] <= altsyncram_iju3:auto_generated.q_b[6]
q_b[7] <= altsyncram_iju3:auto_generated.q_b[7]
q_b[8] <= altsyncram_iju3:auto_generated.q_b[8]
q_b[9] <= altsyncram_iju3:auto_generated.q_b[9]
q_b[10] <= altsyncram_iju3:auto_generated.q_b[10]
q_b[11] <= altsyncram_iju3:auto_generated.q_b[11]
q_b[12] <= altsyncram_iju3:auto_generated.q_b[12]
q_b[13] <= altsyncram_iju3:auto_generated.q_b[13]
q_b[14] <= altsyncram_iju3:auto_generated.q_b[14]
q_b[15] <= altsyncram_iju3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_4dp_ram_fft_111:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_111:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:rd_adgen
clk => rd_addr_d[0]~reg0.CLK
clk => rd_addr_d[1]~reg0.CLK
clk => rd_addr_d[2]~reg0.CLK
clk => rd_addr_d[3]~reg0.CLK
clk => rd_addr_d[4]~reg0.CLK
clk => rd_addr_d[5]~reg0.CLK
clk => rd_addr_d[6]~reg0.CLK
clk => rd_addr_d[7]~reg0.CLK
clk => rd_addr_c[0]~reg0.CLK
clk => rd_addr_c[1]~reg0.CLK
clk => rd_addr_c[2]~reg0.CLK
clk => rd_addr_c[3]~reg0.CLK
clk => rd_addr_c[4]~reg0.CLK
clk => rd_addr_c[5]~reg0.CLK
clk => rd_addr_c[6]~reg0.CLK
clk => rd_addr_c[7]~reg0.CLK
clk => rd_addr_b[0]~reg0.CLK
clk => rd_addr_b[1]~reg0.CLK
clk => rd_addr_b[2]~reg0.CLK
clk => rd_addr_b[3]~reg0.CLK
clk => rd_addr_b[4]~reg0.CLK
clk => rd_addr_b[5]~reg0.CLK
clk => rd_addr_b[6]~reg0.CLK
clk => rd_addr_b[7]~reg0.CLK
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => rd_addr_a[4]~reg0.CLK
clk => rd_addr_a[5]~reg0.CLK
clk => rd_addr_a[6]~reg0.CLK
clk => rd_addr_a[7]~reg0.CLK
clk => sw[0].CLK
clk => sw[1].CLK
global_clock_enable => rd_addr_d[0]~reg0.ENA
global_clock_enable => rd_addr_d[1]~reg0.ENA
global_clock_enable => rd_addr_d[2]~reg0.ENA
global_clock_enable => rd_addr_d[3]~reg0.ENA
global_clock_enable => rd_addr_d[4]~reg0.ENA
global_clock_enable => rd_addr_d[5]~reg0.ENA
global_clock_enable => rd_addr_d[6]~reg0.ENA
global_clock_enable => rd_addr_d[7]~reg0.ENA
global_clock_enable => rd_addr_c[0]~reg0.ENA
global_clock_enable => rd_addr_c[1]~reg0.ENA
global_clock_enable => rd_addr_c[2]~reg0.ENA
global_clock_enable => rd_addr_c[3]~reg0.ENA
global_clock_enable => rd_addr_c[4]~reg0.ENA
global_clock_enable => rd_addr_c[5]~reg0.ENA
global_clock_enable => rd_addr_c[6]~reg0.ENA
global_clock_enable => rd_addr_c[7]~reg0.ENA
global_clock_enable => rd_addr_b[0]~reg0.ENA
global_clock_enable => rd_addr_b[1]~reg0.ENA
global_clock_enable => rd_addr_b[2]~reg0.ENA
global_clock_enable => rd_addr_b[3]~reg0.ENA
global_clock_enable => rd_addr_b[4]~reg0.ENA
global_clock_enable => rd_addr_b[5]~reg0.ENA
global_clock_enable => rd_addr_b[6]~reg0.ENA
global_clock_enable => rd_addr_b[7]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => rd_addr_a[4]~reg0.ENA
global_clock_enable => rd_addr_a[5]~reg0.ENA
global_clock_enable => rd_addr_a[6]~reg0.ENA
global_clock_enable => rd_addr_a[7]~reg0.ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
k_count[0] => Add0.IN4
k_count[0] => Mux1.IN7
k_count[0] => Mux7.IN3
k_count[0] => Mux7.IN4
k_count[0] => Mux7.IN5
k_count[0] => Mux7.IN6
k_count[0] => Mux7.IN7
k_count[0] => Mux10.IN3
k_count[0] => Mux10.IN4
k_count[0] => Mux10.IN5
k_count[0] => Mux10.IN6
k_count[0] => Mux10.IN7
k_count[1] => Add0.IN3
k_count[1] => Mux0.IN7
k_count[1] => Mux6.IN3
k_count[1] => Mux6.IN4
k_count[1] => Mux6.IN5
k_count[1] => Mux6.IN6
k_count[1] => Mux6.IN7
k_count[1] => Mux13.IN3
k_count[1] => Mux13.IN4
k_count[1] => Mux13.IN5
k_count[1] => Mux13.IN6
k_count[1] => Mux13.IN7
k_count[2] => Add0.IN2
k_count[2] => Mux5.IN2
k_count[2] => Mux5.IN3
k_count[2] => Mux5.IN4
k_count[2] => Mux5.IN5
k_count[2] => Mux5.IN6
k_count[2] => Mux5.IN7
k_count[2] => Mux7.IN1
k_count[2] => Mux7.IN2
k_count[2] => Mux9.IN2
k_count[2] => Mux9.IN3
k_count[2] => Mux9.IN4
k_count[2] => Mux9.IN5
k_count[2] => Mux9.IN6
k_count[2] => Mux9.IN7
k_count[2] => Mux10.IN1
k_count[2] => Mux10.IN2
k_count[3] => Add0.IN1
k_count[3] => Mux4.IN2
k_count[3] => Mux4.IN3
k_count[3] => Mux4.IN4
k_count[3] => Mux4.IN5
k_count[3] => Mux4.IN6
k_count[3] => Mux4.IN7
k_count[3] => Mux6.IN1
k_count[3] => Mux6.IN2
k_count[3] => Mux12.IN2
k_count[3] => Mux12.IN3
k_count[3] => Mux12.IN4
k_count[3] => Mux12.IN5
k_count[3] => Mux12.IN6
k_count[3] => Mux12.IN7
k_count[3] => Mux13.IN1
k_count[3] => Mux13.IN2
k_count[4] => Add1.IN4
k_count[4] => Mux3.IN1
k_count[4] => Mux3.IN2
k_count[4] => Mux3.IN3
k_count[4] => Mux3.IN4
k_count[4] => Mux3.IN5
k_count[4] => Mux3.IN6
k_count[4] => Mux3.IN7
k_count[4] => Mux5.IN1
k_count[4] => Mux8.IN1
k_count[4] => Mux8.IN2
k_count[4] => Mux8.IN3
k_count[4] => Mux8.IN4
k_count[4] => Mux8.IN5
k_count[4] => Mux8.IN6
k_count[4] => Mux8.IN7
k_count[4] => Mux9.IN1
k_count[5] => Add1.IN3
k_count[5] => Mux2.IN1
k_count[5] => Mux2.IN2
k_count[5] => Mux2.IN3
k_count[5] => Mux2.IN4
k_count[5] => Mux2.IN5
k_count[5] => Mux2.IN6
k_count[5] => Mux2.IN7
k_count[5] => Mux4.IN1
k_count[5] => Mux11.IN1
k_count[5] => Mux11.IN2
k_count[5] => Mux11.IN3
k_count[5] => Mux11.IN4
k_count[5] => Mux11.IN5
k_count[5] => Mux11.IN6
k_count[5] => Mux11.IN7
k_count[5] => Mux12.IN1
k_count[6] => Mux1.IN6
k_count[6] => rd_addr_d[6]~reg0.DATAIN
k_count[6] => rd_addr_c[6]~reg0.DATAIN
k_count[6] => rd_addr_b[6]~reg0.DATAIN
k_count[6] => rd_addr_a[6]~reg0.DATAIN
k_count[7] => Mux0.IN6
k_count[7] => rd_addr_d[7]~reg0.DATAIN
k_count[7] => rd_addr_c[7]~reg0.DATAIN
k_count[7] => rd_addr_b[7]~reg0.DATAIN
k_count[7] => rd_addr_a[7]~reg0.DATAIN
p_count[0] => Mux0.IN10
p_count[0] => Mux1.IN10
p_count[0] => Mux2.IN10
p_count[0] => Mux3.IN10
p_count[0] => Mux4.IN10
p_count[0] => Mux5.IN10
p_count[0] => Mux6.IN10
p_count[0] => Mux7.IN10
p_count[0] => Mux8.IN10
p_count[0] => Mux9.IN10
p_count[0] => Mux10.IN10
p_count[0] => Mux11.IN10
p_count[0] => Mux12.IN10
p_count[0] => Mux13.IN10
p_count[1] => Mux0.IN9
p_count[1] => Mux1.IN9
p_count[1] => Mux2.IN9
p_count[1] => Mux3.IN9
p_count[1] => Mux4.IN9
p_count[1] => Mux5.IN9
p_count[1] => Mux6.IN9
p_count[1] => Mux7.IN9
p_count[1] => Mux8.IN9
p_count[1] => Mux9.IN9
p_count[1] => Mux10.IN9
p_count[1] => Mux11.IN9
p_count[1] => Mux12.IN9
p_count[1] => Mux13.IN9
p_count[2] => Mux0.IN8
p_count[2] => Mux1.IN8
p_count[2] => Mux2.IN8
p_count[2] => Mux3.IN8
p_count[2] => Mux4.IN8
p_count[2] => Mux5.IN8
p_count[2] => Mux6.IN8
p_count[2] => Mux7.IN8
p_count[2] => Mux8.IN8
p_count[2] => Mux9.IN8
p_count[2] => Mux10.IN8
p_count[2] => Mux11.IN8
p_count[2] => Mux12.IN8
p_count[2] => Mux13.IN8
rd_addr_a[0] <= rd_addr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[1] <= rd_addr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[2] <= rd_addr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[3] <= rd_addr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[4] <= rd_addr_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[5] <= rd_addr_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[6] <= rd_addr_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[7] <= rd_addr_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[0] <= rd_addr_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[1] <= rd_addr_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[2] <= rd_addr_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[3] <= rd_addr_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[4] <= rd_addr_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[5] <= rd_addr_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[6] <= rd_addr_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[7] <= rd_addr_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[0] <= rd_addr_c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[1] <= rd_addr_c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[2] <= rd_addr_c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[3] <= rd_addr_c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[4] <= rd_addr_c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[5] <= rd_addr_c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[6] <= rd_addr_c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[7] <= rd_addr_c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[0] <= rd_addr_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[1] <= rd_addr_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[2] <= rd_addr_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[3] <= rd_addr_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[4] <= rd_addr_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[5] <= rd_addr_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[6] <= rd_addr_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[7] <= rd_addr_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sw_data_read[0] <= sw[0].DB_MAX_OUTPUT_PORT_TYPE
sw_data_read[1] <= sw[1].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:ram_cxb_rd
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
sw_0_in[0] => Mux7.IN2
sw_0_in[0] => Mux15.IN2
sw_0_in[0] => Mux23.IN2
sw_0_in[0] => Mux31.IN2
sw_0_in[1] => Mux6.IN2
sw_0_in[1] => Mux14.IN2
sw_0_in[1] => Mux22.IN2
sw_0_in[1] => Mux30.IN2
sw_0_in[2] => Mux5.IN2
sw_0_in[2] => Mux13.IN2
sw_0_in[2] => Mux21.IN2
sw_0_in[2] => Mux29.IN2
sw_0_in[3] => Mux4.IN2
sw_0_in[3] => Mux12.IN2
sw_0_in[3] => Mux20.IN2
sw_0_in[3] => Mux28.IN2
sw_0_in[4] => Mux3.IN2
sw_0_in[4] => Mux11.IN2
sw_0_in[4] => Mux19.IN2
sw_0_in[4] => Mux27.IN2
sw_0_in[5] => Mux2.IN2
sw_0_in[5] => Mux10.IN2
sw_0_in[5] => Mux18.IN2
sw_0_in[5] => Mux26.IN2
sw_0_in[6] => Mux1.IN2
sw_0_in[6] => Mux9.IN2
sw_0_in[6] => Mux17.IN2
sw_0_in[6] => Mux25.IN2
sw_0_in[7] => Mux0.IN2
sw_0_in[7] => Mux8.IN2
sw_0_in[7] => Mux16.IN2
sw_0_in[7] => Mux24.IN2
sw_1_in[0] => Mux7.IN3
sw_1_in[0] => Mux15.IN3
sw_1_in[0] => Mux23.IN3
sw_1_in[0] => Mux31.IN3
sw_1_in[1] => Mux6.IN3
sw_1_in[1] => Mux14.IN3
sw_1_in[1] => Mux22.IN3
sw_1_in[1] => Mux30.IN3
sw_1_in[2] => Mux5.IN3
sw_1_in[2] => Mux13.IN3
sw_1_in[2] => Mux21.IN3
sw_1_in[2] => Mux29.IN3
sw_1_in[3] => Mux4.IN3
sw_1_in[3] => Mux12.IN3
sw_1_in[3] => Mux20.IN3
sw_1_in[3] => Mux28.IN3
sw_1_in[4] => Mux3.IN3
sw_1_in[4] => Mux11.IN3
sw_1_in[4] => Mux19.IN3
sw_1_in[4] => Mux27.IN3
sw_1_in[5] => Mux2.IN3
sw_1_in[5] => Mux10.IN3
sw_1_in[5] => Mux18.IN3
sw_1_in[5] => Mux26.IN3
sw_1_in[6] => Mux1.IN3
sw_1_in[6] => Mux9.IN3
sw_1_in[6] => Mux17.IN3
sw_1_in[6] => Mux25.IN3
sw_1_in[7] => Mux0.IN3
sw_1_in[7] => Mux8.IN3
sw_1_in[7] => Mux16.IN3
sw_1_in[7] => Mux24.IN3
sw_2_in[0] => Mux7.IN4
sw_2_in[0] => Mux15.IN4
sw_2_in[0] => Mux23.IN4
sw_2_in[0] => Mux31.IN4
sw_2_in[1] => Mux6.IN4
sw_2_in[1] => Mux14.IN4
sw_2_in[1] => Mux22.IN4
sw_2_in[1] => Mux30.IN4
sw_2_in[2] => Mux5.IN4
sw_2_in[2] => Mux13.IN4
sw_2_in[2] => Mux21.IN4
sw_2_in[2] => Mux29.IN4
sw_2_in[3] => Mux4.IN4
sw_2_in[3] => Mux12.IN4
sw_2_in[3] => Mux20.IN4
sw_2_in[3] => Mux28.IN4
sw_2_in[4] => Mux3.IN4
sw_2_in[4] => Mux11.IN4
sw_2_in[4] => Mux19.IN4
sw_2_in[4] => Mux27.IN4
sw_2_in[5] => Mux2.IN4
sw_2_in[5] => Mux10.IN4
sw_2_in[5] => Mux18.IN4
sw_2_in[5] => Mux26.IN4
sw_2_in[6] => Mux1.IN4
sw_2_in[6] => Mux9.IN4
sw_2_in[6] => Mux17.IN4
sw_2_in[6] => Mux25.IN4
sw_2_in[7] => Mux0.IN4
sw_2_in[7] => Mux8.IN4
sw_2_in[7] => Mux16.IN4
sw_2_in[7] => Mux24.IN4
sw_3_in[0] => Mux7.IN5
sw_3_in[0] => Mux15.IN5
sw_3_in[0] => Mux23.IN5
sw_3_in[0] => Mux31.IN5
sw_3_in[1] => Mux6.IN5
sw_3_in[1] => Mux14.IN5
sw_3_in[1] => Mux22.IN5
sw_3_in[1] => Mux30.IN5
sw_3_in[2] => Mux5.IN5
sw_3_in[2] => Mux13.IN5
sw_3_in[2] => Mux21.IN5
sw_3_in[2] => Mux29.IN5
sw_3_in[3] => Mux4.IN5
sw_3_in[3] => Mux12.IN5
sw_3_in[3] => Mux20.IN5
sw_3_in[3] => Mux28.IN5
sw_3_in[4] => Mux3.IN5
sw_3_in[4] => Mux11.IN5
sw_3_in[4] => Mux19.IN5
sw_3_in[4] => Mux27.IN5
sw_3_in[5] => Mux2.IN5
sw_3_in[5] => Mux10.IN5
sw_3_in[5] => Mux18.IN5
sw_3_in[5] => Mux26.IN5
sw_3_in[6] => Mux1.IN5
sw_3_in[6] => Mux9.IN5
sw_3_in[6] => Mux17.IN5
sw_3_in[6] => Mux25.IN5
sw_3_in[7] => Mux0.IN5
sw_3_in[7] => Mux8.IN5
sw_3_in[7] => Mux16.IN5
sw_3_in[7] => Mux24.IN5
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[0] => Mux16.IN1
ram_sel[0] => Mux17.IN1
ram_sel[0] => Mux18.IN1
ram_sel[0] => Mux19.IN1
ram_sel[0] => Mux20.IN1
ram_sel[0] => Mux21.IN1
ram_sel[0] => Mux22.IN1
ram_sel[0] => Mux23.IN1
ram_sel[0] => Mux24.IN1
ram_sel[0] => Mux25.IN1
ram_sel[0] => Mux26.IN1
ram_sel[0] => Mux27.IN1
ram_sel[0] => Mux28.IN1
ram_sel[0] => Mux29.IN1
ram_sel[0] => Mux30.IN1
ram_sel[0] => Mux31.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
ram_sel[1] => Mux16.IN0
ram_sel[1] => Mux17.IN0
ram_sel[1] => Mux18.IN0
ram_sel[1] => Mux19.IN0
ram_sel[1] => Mux20.IN0
ram_sel[1] => Mux21.IN0
ram_sel[1] => Mux22.IN0
ram_sel[1] => Mux23.IN0
ram_sel[1] => Mux24.IN0
ram_sel[1] => Mux25.IN0
ram_sel[1] => Mux26.IN0
ram_sel[1] => Mux27.IN0
ram_sel[1] => Mux28.IN0
ram_sel[1] => Mux29.IN0
ram_sel[1] => Mux30.IN0
ram_sel[1] => Mux31.IN0
sw_0_out[0] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:k_delay
clk => tdl_arr[20][0].CLK
clk => tdl_arr[20][1].CLK
clk => tdl_arr[20][2].CLK
clk => tdl_arr[20][3].CLK
clk => tdl_arr[20][4].CLK
clk => tdl_arr[20][5].CLK
clk => tdl_arr[20][6].CLK
clk => tdl_arr[20][7].CLK
clk => tdl_arr[19][0].CLK
clk => tdl_arr[19][1].CLK
clk => tdl_arr[19][2].CLK
clk => tdl_arr[19][3].CLK
clk => tdl_arr[19][4].CLK
clk => tdl_arr[19][5].CLK
clk => tdl_arr[19][6].CLK
clk => tdl_arr[19][7].CLK
clk => tdl_arr[18][0].CLK
clk => tdl_arr[18][1].CLK
clk => tdl_arr[18][2].CLK
clk => tdl_arr[18][3].CLK
clk => tdl_arr[18][4].CLK
clk => tdl_arr[18][5].CLK
clk => tdl_arr[18][6].CLK
clk => tdl_arr[18][7].CLK
clk => tdl_arr[17][0].CLK
clk => tdl_arr[17][1].CLK
clk => tdl_arr[17][2].CLK
clk => tdl_arr[17][3].CLK
clk => tdl_arr[17][4].CLK
clk => tdl_arr[17][5].CLK
clk => tdl_arr[17][6].CLK
clk => tdl_arr[17][7].CLK
clk => tdl_arr[16][0].CLK
clk => tdl_arr[16][1].CLK
clk => tdl_arr[16][2].CLK
clk => tdl_arr[16][3].CLK
clk => tdl_arr[16][4].CLK
clk => tdl_arr[16][5].CLK
clk => tdl_arr[16][6].CLK
clk => tdl_arr[16][7].CLK
clk => tdl_arr[15][0].CLK
clk => tdl_arr[15][1].CLK
clk => tdl_arr[15][2].CLK
clk => tdl_arr[15][3].CLK
clk => tdl_arr[15][4].CLK
clk => tdl_arr[15][5].CLK
clk => tdl_arr[15][6].CLK
clk => tdl_arr[15][7].CLK
clk => tdl_arr[14][0].CLK
clk => tdl_arr[14][1].CLK
clk => tdl_arr[14][2].CLK
clk => tdl_arr[14][3].CLK
clk => tdl_arr[14][4].CLK
clk => tdl_arr[14][5].CLK
clk => tdl_arr[14][6].CLK
clk => tdl_arr[14][7].CLK
clk => tdl_arr[13][0].CLK
clk => tdl_arr[13][1].CLK
clk => tdl_arr[13][2].CLK
clk => tdl_arr[13][3].CLK
clk => tdl_arr[13][4].CLK
clk => tdl_arr[13][5].CLK
clk => tdl_arr[13][6].CLK
clk => tdl_arr[13][7].CLK
clk => tdl_arr[12][0].CLK
clk => tdl_arr[12][1].CLK
clk => tdl_arr[12][2].CLK
clk => tdl_arr[12][3].CLK
clk => tdl_arr[12][4].CLK
clk => tdl_arr[12][5].CLK
clk => tdl_arr[12][6].CLK
clk => tdl_arr[12][7].CLK
clk => tdl_arr[11][0].CLK
clk => tdl_arr[11][1].CLK
clk => tdl_arr[11][2].CLK
clk => tdl_arr[11][3].CLK
clk => tdl_arr[11][4].CLK
clk => tdl_arr[11][5].CLK
clk => tdl_arr[11][6].CLK
clk => tdl_arr[11][7].CLK
clk => tdl_arr[10][0].CLK
clk => tdl_arr[10][1].CLK
clk => tdl_arr[10][2].CLK
clk => tdl_arr[10][3].CLK
clk => tdl_arr[10][4].CLK
clk => tdl_arr[10][5].CLK
clk => tdl_arr[10][6].CLK
clk => tdl_arr[10][7].CLK
clk => tdl_arr[9][0].CLK
clk => tdl_arr[9][1].CLK
clk => tdl_arr[9][2].CLK
clk => tdl_arr[9][3].CLK
clk => tdl_arr[9][4].CLK
clk => tdl_arr[9][5].CLK
clk => tdl_arr[9][6].CLK
clk => tdl_arr[9][7].CLK
clk => tdl_arr[8][0].CLK
clk => tdl_arr[8][1].CLK
clk => tdl_arr[8][2].CLK
clk => tdl_arr[8][3].CLK
clk => tdl_arr[8][4].CLK
clk => tdl_arr[8][5].CLK
clk => tdl_arr[8][6].CLK
clk => tdl_arr[8][7].CLK
clk => tdl_arr[7][0].CLK
clk => tdl_arr[7][1].CLK
clk => tdl_arr[7][2].CLK
clk => tdl_arr[7][3].CLK
clk => tdl_arr[7][4].CLK
clk => tdl_arr[7][5].CLK
clk => tdl_arr[7][6].CLK
clk => tdl_arr[7][7].CLK
clk => tdl_arr[6][0].CLK
clk => tdl_arr[6][1].CLK
clk => tdl_arr[6][2].CLK
clk => tdl_arr[6][3].CLK
clk => tdl_arr[6][4].CLK
clk => tdl_arr[6][5].CLK
clk => tdl_arr[6][6].CLK
clk => tdl_arr[6][7].CLK
clk => tdl_arr[5][0].CLK
clk => tdl_arr[5][1].CLK
clk => tdl_arr[5][2].CLK
clk => tdl_arr[5][3].CLK
clk => tdl_arr[5][4].CLK
clk => tdl_arr[5][5].CLK
clk => tdl_arr[5][6].CLK
clk => tdl_arr[5][7].CLK
clk => tdl_arr[4][0].CLK
clk => tdl_arr[4][1].CLK
clk => tdl_arr[4][2].CLK
clk => tdl_arr[4][3].CLK
clk => tdl_arr[4][4].CLK
clk => tdl_arr[4][5].CLK
clk => tdl_arr[4][6].CLK
clk => tdl_arr[4][7].CLK
clk => tdl_arr[3][0].CLK
clk => tdl_arr[3][1].CLK
clk => tdl_arr[3][2].CLK
clk => tdl_arr[3][3].CLK
clk => tdl_arr[3][4].CLK
clk => tdl_arr[3][5].CLK
clk => tdl_arr[3][6].CLK
clk => tdl_arr[3][7].CLK
clk => tdl_arr[2][0].CLK
clk => tdl_arr[2][1].CLK
clk => tdl_arr[2][2].CLK
clk => tdl_arr[2][3].CLK
clk => tdl_arr[2][4].CLK
clk => tdl_arr[2][5].CLK
clk => tdl_arr[2][6].CLK
clk => tdl_arr[2][7].CLK
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[20][0].ENA
global_clock_enable => tdl_arr[20][1].ENA
global_clock_enable => tdl_arr[20][2].ENA
global_clock_enable => tdl_arr[20][3].ENA
global_clock_enable => tdl_arr[20][4].ENA
global_clock_enable => tdl_arr[20][5].ENA
global_clock_enable => tdl_arr[20][6].ENA
global_clock_enable => tdl_arr[20][7].ENA
global_clock_enable => tdl_arr[19][0].ENA
global_clock_enable => tdl_arr[19][1].ENA
global_clock_enable => tdl_arr[19][2].ENA
global_clock_enable => tdl_arr[19][3].ENA
global_clock_enable => tdl_arr[19][4].ENA
global_clock_enable => tdl_arr[19][5].ENA
global_clock_enable => tdl_arr[19][6].ENA
global_clock_enable => tdl_arr[19][7].ENA
global_clock_enable => tdl_arr[18][0].ENA
global_clock_enable => tdl_arr[18][1].ENA
global_clock_enable => tdl_arr[18][2].ENA
global_clock_enable => tdl_arr[18][3].ENA
global_clock_enable => tdl_arr[18][4].ENA
global_clock_enable => tdl_arr[18][5].ENA
global_clock_enable => tdl_arr[18][6].ENA
global_clock_enable => tdl_arr[18][7].ENA
global_clock_enable => tdl_arr[17][0].ENA
global_clock_enable => tdl_arr[17][1].ENA
global_clock_enable => tdl_arr[17][2].ENA
global_clock_enable => tdl_arr[17][3].ENA
global_clock_enable => tdl_arr[17][4].ENA
global_clock_enable => tdl_arr[17][5].ENA
global_clock_enable => tdl_arr[17][6].ENA
global_clock_enable => tdl_arr[17][7].ENA
global_clock_enable => tdl_arr[16][0].ENA
global_clock_enable => tdl_arr[16][1].ENA
global_clock_enable => tdl_arr[16][2].ENA
global_clock_enable => tdl_arr[16][3].ENA
global_clock_enable => tdl_arr[16][4].ENA
global_clock_enable => tdl_arr[16][5].ENA
global_clock_enable => tdl_arr[16][6].ENA
global_clock_enable => tdl_arr[16][7].ENA
global_clock_enable => tdl_arr[15][0].ENA
global_clock_enable => tdl_arr[15][1].ENA
global_clock_enable => tdl_arr[15][2].ENA
global_clock_enable => tdl_arr[15][3].ENA
global_clock_enable => tdl_arr[15][4].ENA
global_clock_enable => tdl_arr[15][5].ENA
global_clock_enable => tdl_arr[15][6].ENA
global_clock_enable => tdl_arr[15][7].ENA
global_clock_enable => tdl_arr[14][0].ENA
global_clock_enable => tdl_arr[14][1].ENA
global_clock_enable => tdl_arr[14][2].ENA
global_clock_enable => tdl_arr[14][3].ENA
global_clock_enable => tdl_arr[14][4].ENA
global_clock_enable => tdl_arr[14][5].ENA
global_clock_enable => tdl_arr[14][6].ENA
global_clock_enable => tdl_arr[14][7].ENA
global_clock_enable => tdl_arr[13][0].ENA
global_clock_enable => tdl_arr[13][1].ENA
global_clock_enable => tdl_arr[13][2].ENA
global_clock_enable => tdl_arr[13][3].ENA
global_clock_enable => tdl_arr[13][4].ENA
global_clock_enable => tdl_arr[13][5].ENA
global_clock_enable => tdl_arr[13][6].ENA
global_clock_enable => tdl_arr[13][7].ENA
global_clock_enable => tdl_arr[12][0].ENA
global_clock_enable => tdl_arr[12][1].ENA
global_clock_enable => tdl_arr[12][2].ENA
global_clock_enable => tdl_arr[12][3].ENA
global_clock_enable => tdl_arr[12][4].ENA
global_clock_enable => tdl_arr[12][5].ENA
global_clock_enable => tdl_arr[12][6].ENA
global_clock_enable => tdl_arr[12][7].ENA
global_clock_enable => tdl_arr[11][0].ENA
global_clock_enable => tdl_arr[11][1].ENA
global_clock_enable => tdl_arr[11][2].ENA
global_clock_enable => tdl_arr[11][3].ENA
global_clock_enable => tdl_arr[11][4].ENA
global_clock_enable => tdl_arr[11][5].ENA
global_clock_enable => tdl_arr[11][6].ENA
global_clock_enable => tdl_arr[11][7].ENA
global_clock_enable => tdl_arr[10][0].ENA
global_clock_enable => tdl_arr[10][1].ENA
global_clock_enable => tdl_arr[10][2].ENA
global_clock_enable => tdl_arr[10][3].ENA
global_clock_enable => tdl_arr[10][4].ENA
global_clock_enable => tdl_arr[10][5].ENA
global_clock_enable => tdl_arr[10][6].ENA
global_clock_enable => tdl_arr[10][7].ENA
global_clock_enable => tdl_arr[9][0].ENA
global_clock_enable => tdl_arr[9][1].ENA
global_clock_enable => tdl_arr[9][2].ENA
global_clock_enable => tdl_arr[9][3].ENA
global_clock_enable => tdl_arr[9][4].ENA
global_clock_enable => tdl_arr[9][5].ENA
global_clock_enable => tdl_arr[9][6].ENA
global_clock_enable => tdl_arr[9][7].ENA
global_clock_enable => tdl_arr[8][0].ENA
global_clock_enable => tdl_arr[8][1].ENA
global_clock_enable => tdl_arr[8][2].ENA
global_clock_enable => tdl_arr[8][3].ENA
global_clock_enable => tdl_arr[8][4].ENA
global_clock_enable => tdl_arr[8][5].ENA
global_clock_enable => tdl_arr[8][6].ENA
global_clock_enable => tdl_arr[8][7].ENA
global_clock_enable => tdl_arr[7][0].ENA
global_clock_enable => tdl_arr[7][1].ENA
global_clock_enable => tdl_arr[7][2].ENA
global_clock_enable => tdl_arr[7][3].ENA
global_clock_enable => tdl_arr[7][4].ENA
global_clock_enable => tdl_arr[7][5].ENA
global_clock_enable => tdl_arr[7][6].ENA
global_clock_enable => tdl_arr[7][7].ENA
global_clock_enable => tdl_arr[6][0].ENA
global_clock_enable => tdl_arr[6][1].ENA
global_clock_enable => tdl_arr[6][2].ENA
global_clock_enable => tdl_arr[6][3].ENA
global_clock_enable => tdl_arr[6][4].ENA
global_clock_enable => tdl_arr[6][5].ENA
global_clock_enable => tdl_arr[6][6].ENA
global_clock_enable => tdl_arr[6][7].ENA
global_clock_enable => tdl_arr[5][0].ENA
global_clock_enable => tdl_arr[5][1].ENA
global_clock_enable => tdl_arr[5][2].ENA
global_clock_enable => tdl_arr[5][3].ENA
global_clock_enable => tdl_arr[5][4].ENA
global_clock_enable => tdl_arr[5][5].ENA
global_clock_enable => tdl_arr[5][6].ENA
global_clock_enable => tdl_arr[5][7].ENA
global_clock_enable => tdl_arr[4][0].ENA
global_clock_enable => tdl_arr[4][1].ENA
global_clock_enable => tdl_arr[4][2].ENA
global_clock_enable => tdl_arr[4][3].ENA
global_clock_enable => tdl_arr[4][4].ENA
global_clock_enable => tdl_arr[4][5].ENA
global_clock_enable => tdl_arr[4][6].ENA
global_clock_enable => tdl_arr[4][7].ENA
global_clock_enable => tdl_arr[3][0].ENA
global_clock_enable => tdl_arr[3][1].ENA
global_clock_enable => tdl_arr[3][2].ENA
global_clock_enable => tdl_arr[3][3].ENA
global_clock_enable => tdl_arr[3][4].ENA
global_clock_enable => tdl_arr[3][5].ENA
global_clock_enable => tdl_arr[3][6].ENA
global_clock_enable => tdl_arr[3][7].ENA
global_clock_enable => tdl_arr[2][0].ENA
global_clock_enable => tdl_arr[2][1].ENA
global_clock_enable => tdl_arr[2][2].ENA
global_clock_enable => tdl_arr[2][3].ENA
global_clock_enable => tdl_arr[2][4].ENA
global_clock_enable => tdl_arr[2][5].ENA
global_clock_enable => tdl_arr[2][6].ENA
global_clock_enable => tdl_arr[2][7].ENA
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_out[0] <= tdl_arr[20][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[20][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[20][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[20][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[20][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[20][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[20][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[20][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_fft_111:\gen_wrsw_2:p_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_wrswgen_fft_111:\gen_wrsw_2:get_wr_swtiches
clk => swd[0].CLK
clk => swd[1].CLK
clk => swa_tdl[0][0].CLK
clk => swa_tdl[0][1].CLK
clk => swd_tdl[0][0].CLK
clk => swd_tdl[0][1].CLK
global_clock_enable => swd[0].ENA
global_clock_enable => swd[1].ENA
global_clock_enable => swa_tdl[0][0].ENA
global_clock_enable => swa_tdl[0][1].ENA
global_clock_enable => swd_tdl[0][0].ENA
global_clock_enable => swd_tdl[0][1].ENA
k_count[0] => Add0.IN4
k_count[0] => Mux1.IN7
k_count[1] => Add0.IN3
k_count[1] => Mux0.IN7
k_count[2] => Add0.IN2
k_count[3] => Add0.IN1
k_count[4] => Add1.IN4
k_count[5] => Add1.IN3
k_count[6] => Add2.IN4
k_count[7] => Add2.IN3
p_count[0] => Mux0.IN10
p_count[0] => Mux1.IN10
p_count[1] => Mux0.IN9
p_count[1] => Mux1.IN9
p_count[2] => Mux0.IN8
p_count[2] => Mux1.IN8
sw_data_write[0] <= swd_tdl[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_data_write[1] <= swd_tdl[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_addr_write[0] <= swa_tdl[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_addr_write[1] <= swa_tdl[0][1].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dataadgen_fft_111:\gen_wrsw_2:wr_adgen
clk => rd_addr_d[0]~reg0.CLK
clk => rd_addr_d[1]~reg0.CLK
clk => rd_addr_d[2]~reg0.CLK
clk => rd_addr_d[3]~reg0.CLK
clk => rd_addr_d[4]~reg0.CLK
clk => rd_addr_d[5]~reg0.CLK
clk => rd_addr_d[6]~reg0.CLK
clk => rd_addr_d[7]~reg0.CLK
clk => rd_addr_c[0]~reg0.CLK
clk => rd_addr_c[1]~reg0.CLK
clk => rd_addr_c[2]~reg0.CLK
clk => rd_addr_c[3]~reg0.CLK
clk => rd_addr_c[4]~reg0.CLK
clk => rd_addr_c[5]~reg0.CLK
clk => rd_addr_c[6]~reg0.CLK
clk => rd_addr_c[7]~reg0.CLK
clk => rd_addr_b[0]~reg0.CLK
clk => rd_addr_b[1]~reg0.CLK
clk => rd_addr_b[2]~reg0.CLK
clk => rd_addr_b[3]~reg0.CLK
clk => rd_addr_b[4]~reg0.CLK
clk => rd_addr_b[5]~reg0.CLK
clk => rd_addr_b[6]~reg0.CLK
clk => rd_addr_b[7]~reg0.CLK
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => rd_addr_a[4]~reg0.CLK
clk => rd_addr_a[5]~reg0.CLK
clk => rd_addr_a[6]~reg0.CLK
clk => rd_addr_a[7]~reg0.CLK
clk => sw[0].CLK
clk => sw[1].CLK
global_clock_enable => rd_addr_d[0]~reg0.ENA
global_clock_enable => rd_addr_d[1]~reg0.ENA
global_clock_enable => rd_addr_d[2]~reg0.ENA
global_clock_enable => rd_addr_d[3]~reg0.ENA
global_clock_enable => rd_addr_d[4]~reg0.ENA
global_clock_enable => rd_addr_d[5]~reg0.ENA
global_clock_enable => rd_addr_d[6]~reg0.ENA
global_clock_enable => rd_addr_d[7]~reg0.ENA
global_clock_enable => rd_addr_c[0]~reg0.ENA
global_clock_enable => rd_addr_c[1]~reg0.ENA
global_clock_enable => rd_addr_c[2]~reg0.ENA
global_clock_enable => rd_addr_c[3]~reg0.ENA
global_clock_enable => rd_addr_c[4]~reg0.ENA
global_clock_enable => rd_addr_c[5]~reg0.ENA
global_clock_enable => rd_addr_c[6]~reg0.ENA
global_clock_enable => rd_addr_c[7]~reg0.ENA
global_clock_enable => rd_addr_b[0]~reg0.ENA
global_clock_enable => rd_addr_b[1]~reg0.ENA
global_clock_enable => rd_addr_b[2]~reg0.ENA
global_clock_enable => rd_addr_b[3]~reg0.ENA
global_clock_enable => rd_addr_b[4]~reg0.ENA
global_clock_enable => rd_addr_b[5]~reg0.ENA
global_clock_enable => rd_addr_b[6]~reg0.ENA
global_clock_enable => rd_addr_b[7]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => rd_addr_a[4]~reg0.ENA
global_clock_enable => rd_addr_a[5]~reg0.ENA
global_clock_enable => rd_addr_a[6]~reg0.ENA
global_clock_enable => rd_addr_a[7]~reg0.ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
k_count[0] => Add0.IN4
k_count[0] => Mux1.IN7
k_count[0] => Mux7.IN3
k_count[0] => Mux7.IN4
k_count[0] => Mux7.IN5
k_count[0] => Mux7.IN6
k_count[0] => Mux7.IN7
k_count[0] => Mux10.IN3
k_count[0] => Mux10.IN4
k_count[0] => Mux10.IN5
k_count[0] => Mux10.IN6
k_count[0] => Mux10.IN7
k_count[1] => Add0.IN3
k_count[1] => Mux0.IN7
k_count[1] => Mux6.IN3
k_count[1] => Mux6.IN4
k_count[1] => Mux6.IN5
k_count[1] => Mux6.IN6
k_count[1] => Mux6.IN7
k_count[1] => Mux13.IN3
k_count[1] => Mux13.IN4
k_count[1] => Mux13.IN5
k_count[1] => Mux13.IN6
k_count[1] => Mux13.IN7
k_count[2] => Add0.IN2
k_count[2] => Mux5.IN2
k_count[2] => Mux5.IN3
k_count[2] => Mux5.IN4
k_count[2] => Mux5.IN5
k_count[2] => Mux5.IN6
k_count[2] => Mux5.IN7
k_count[2] => Mux7.IN1
k_count[2] => Mux7.IN2
k_count[2] => Mux9.IN2
k_count[2] => Mux9.IN3
k_count[2] => Mux9.IN4
k_count[2] => Mux9.IN5
k_count[2] => Mux9.IN6
k_count[2] => Mux9.IN7
k_count[2] => Mux10.IN1
k_count[2] => Mux10.IN2
k_count[3] => Add0.IN1
k_count[3] => Mux4.IN2
k_count[3] => Mux4.IN3
k_count[3] => Mux4.IN4
k_count[3] => Mux4.IN5
k_count[3] => Mux4.IN6
k_count[3] => Mux4.IN7
k_count[3] => Mux6.IN1
k_count[3] => Mux6.IN2
k_count[3] => Mux12.IN2
k_count[3] => Mux12.IN3
k_count[3] => Mux12.IN4
k_count[3] => Mux12.IN5
k_count[3] => Mux12.IN6
k_count[3] => Mux12.IN7
k_count[3] => Mux13.IN1
k_count[3] => Mux13.IN2
k_count[4] => Add1.IN4
k_count[4] => Mux3.IN1
k_count[4] => Mux3.IN2
k_count[4] => Mux3.IN3
k_count[4] => Mux3.IN4
k_count[4] => Mux3.IN5
k_count[4] => Mux3.IN6
k_count[4] => Mux3.IN7
k_count[4] => Mux5.IN1
k_count[4] => Mux8.IN1
k_count[4] => Mux8.IN2
k_count[4] => Mux8.IN3
k_count[4] => Mux8.IN4
k_count[4] => Mux8.IN5
k_count[4] => Mux8.IN6
k_count[4] => Mux8.IN7
k_count[4] => Mux9.IN1
k_count[5] => Add1.IN3
k_count[5] => Mux2.IN1
k_count[5] => Mux2.IN2
k_count[5] => Mux2.IN3
k_count[5] => Mux2.IN4
k_count[5] => Mux2.IN5
k_count[5] => Mux2.IN6
k_count[5] => Mux2.IN7
k_count[5] => Mux4.IN1
k_count[5] => Mux11.IN1
k_count[5] => Mux11.IN2
k_count[5] => Mux11.IN3
k_count[5] => Mux11.IN4
k_count[5] => Mux11.IN5
k_count[5] => Mux11.IN6
k_count[5] => Mux11.IN7
k_count[5] => Mux12.IN1
k_count[6] => Mux1.IN6
k_count[6] => rd_addr_d[6]~reg0.DATAIN
k_count[6] => rd_addr_c[6]~reg0.DATAIN
k_count[6] => rd_addr_b[6]~reg0.DATAIN
k_count[6] => rd_addr_a[6]~reg0.DATAIN
k_count[7] => Mux0.IN6
k_count[7] => rd_addr_d[7]~reg0.DATAIN
k_count[7] => rd_addr_c[7]~reg0.DATAIN
k_count[7] => rd_addr_b[7]~reg0.DATAIN
k_count[7] => rd_addr_a[7]~reg0.DATAIN
p_count[0] => Mux0.IN10
p_count[0] => Mux1.IN10
p_count[0] => Mux2.IN10
p_count[0] => Mux3.IN10
p_count[0] => Mux4.IN10
p_count[0] => Mux5.IN10
p_count[0] => Mux6.IN10
p_count[0] => Mux7.IN10
p_count[0] => Mux8.IN10
p_count[0] => Mux9.IN10
p_count[0] => Mux10.IN10
p_count[0] => Mux11.IN10
p_count[0] => Mux12.IN10
p_count[0] => Mux13.IN10
p_count[1] => Mux0.IN9
p_count[1] => Mux1.IN9
p_count[1] => Mux2.IN9
p_count[1] => Mux3.IN9
p_count[1] => Mux4.IN9
p_count[1] => Mux5.IN9
p_count[1] => Mux6.IN9
p_count[1] => Mux7.IN9
p_count[1] => Mux8.IN9
p_count[1] => Mux9.IN9
p_count[1] => Mux10.IN9
p_count[1] => Mux11.IN9
p_count[1] => Mux12.IN9
p_count[1] => Mux13.IN9
p_count[2] => Mux0.IN8
p_count[2] => Mux1.IN8
p_count[2] => Mux2.IN8
p_count[2] => Mux3.IN8
p_count[2] => Mux4.IN8
p_count[2] => Mux5.IN8
p_count[2] => Mux6.IN8
p_count[2] => Mux7.IN8
p_count[2] => Mux8.IN8
p_count[2] => Mux9.IN8
p_count[2] => Mux10.IN8
p_count[2] => Mux11.IN8
p_count[2] => Mux12.IN8
p_count[2] => Mux13.IN8
rd_addr_a[0] <= rd_addr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[1] <= rd_addr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[2] <= rd_addr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[3] <= rd_addr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[4] <= rd_addr_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[5] <= rd_addr_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[6] <= rd_addr_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[7] <= rd_addr_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[0] <= rd_addr_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[1] <= rd_addr_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[2] <= rd_addr_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[3] <= rd_addr_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[4] <= rd_addr_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[5] <= rd_addr_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[6] <= rd_addr_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[7] <= rd_addr_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[0] <= rd_addr_c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[1] <= rd_addr_c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[2] <= rd_addr_c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[3] <= rd_addr_c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[4] <= rd_addr_c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[5] <= rd_addr_c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[6] <= rd_addr_c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[7] <= rd_addr_c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[0] <= rd_addr_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[1] <= rd_addr_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[2] <= rd_addr_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[3] <= rd_addr_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[4] <= rd_addr_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[5] <= rd_addr_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[6] <= rd_addr_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[7] <= rd_addr_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sw_data_read[0] <= sw[0].DB_MAX_OUTPUT_PORT_TYPE
sw_data_read[1] <= sw[1].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_wrsw_2:ram_cxb_wr
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
clk => sw_3_arr[0][0].CLK
clk => sw_3_arr[0][1].CLK
clk => sw_3_arr[0][2].CLK
clk => sw_3_arr[0][3].CLK
clk => sw_3_arr[0][4].CLK
clk => sw_3_arr[0][5].CLK
clk => sw_3_arr[0][6].CLK
clk => sw_3_arr[0][7].CLK
clk => sw_2_arr[0][0].CLK
clk => sw_2_arr[0][1].CLK
clk => sw_2_arr[0][2].CLK
clk => sw_2_arr[0][3].CLK
clk => sw_2_arr[0][4].CLK
clk => sw_2_arr[0][5].CLK
clk => sw_2_arr[0][6].CLK
clk => sw_2_arr[0][7].CLK
clk => sw_1_arr[0][0].CLK
clk => sw_1_arr[0][1].CLK
clk => sw_1_arr[0][2].CLK
clk => sw_1_arr[0][3].CLK
clk => sw_1_arr[0][4].CLK
clk => sw_1_arr[0][5].CLK
clk => sw_1_arr[0][6].CLK
clk => sw_1_arr[0][7].CLK
clk => sw_0_arr[0][0].CLK
clk => sw_0_arr[0][1].CLK
clk => sw_0_arr[0][2].CLK
clk => sw_0_arr[0][3].CLK
clk => sw_0_arr[0][4].CLK
clk => sw_0_arr[0][5].CLK
clk => sw_0_arr[0][6].CLK
clk => sw_0_arr[0][7].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
global_clock_enable => sw_3_arr[0][0].ENA
global_clock_enable => sw_3_arr[0][1].ENA
global_clock_enable => sw_3_arr[0][2].ENA
global_clock_enable => sw_3_arr[0][3].ENA
global_clock_enable => sw_3_arr[0][4].ENA
global_clock_enable => sw_3_arr[0][5].ENA
global_clock_enable => sw_3_arr[0][6].ENA
global_clock_enable => sw_3_arr[0][7].ENA
global_clock_enable => sw_2_arr[0][0].ENA
global_clock_enable => sw_2_arr[0][1].ENA
global_clock_enable => sw_2_arr[0][2].ENA
global_clock_enable => sw_2_arr[0][3].ENA
global_clock_enable => sw_2_arr[0][4].ENA
global_clock_enable => sw_2_arr[0][5].ENA
global_clock_enable => sw_2_arr[0][6].ENA
global_clock_enable => sw_2_arr[0][7].ENA
global_clock_enable => sw_1_arr[0][0].ENA
global_clock_enable => sw_1_arr[0][1].ENA
global_clock_enable => sw_1_arr[0][2].ENA
global_clock_enable => sw_1_arr[0][3].ENA
global_clock_enable => sw_1_arr[0][4].ENA
global_clock_enable => sw_1_arr[0][5].ENA
global_clock_enable => sw_1_arr[0][6].ENA
global_clock_enable => sw_1_arr[0][7].ENA
global_clock_enable => sw_0_arr[0][0].ENA
global_clock_enable => sw_0_arr[0][1].ENA
global_clock_enable => sw_0_arr[0][2].ENA
global_clock_enable => sw_0_arr[0][3].ENA
global_clock_enable => sw_0_arr[0][4].ENA
global_clock_enable => sw_0_arr[0][5].ENA
global_clock_enable => sw_0_arr[0][6].ENA
global_clock_enable => sw_0_arr[0][7].ENA
sw_0_in[0] => sw_0_arr[0][0].DATAIN
sw_0_in[1] => sw_0_arr[0][1].DATAIN
sw_0_in[2] => sw_0_arr[0][2].DATAIN
sw_0_in[3] => sw_0_arr[0][3].DATAIN
sw_0_in[4] => sw_0_arr[0][4].DATAIN
sw_0_in[5] => sw_0_arr[0][5].DATAIN
sw_0_in[6] => sw_0_arr[0][6].DATAIN
sw_0_in[7] => sw_0_arr[0][7].DATAIN
sw_1_in[0] => sw_1_arr[0][0].DATAIN
sw_1_in[1] => sw_1_arr[0][1].DATAIN
sw_1_in[2] => sw_1_arr[0][2].DATAIN
sw_1_in[3] => sw_1_arr[0][3].DATAIN
sw_1_in[4] => sw_1_arr[0][4].DATAIN
sw_1_in[5] => sw_1_arr[0][5].DATAIN
sw_1_in[6] => sw_1_arr[0][6].DATAIN
sw_1_in[7] => sw_1_arr[0][7].DATAIN
sw_2_in[0] => sw_2_arr[0][0].DATAIN
sw_2_in[1] => sw_2_arr[0][1].DATAIN
sw_2_in[2] => sw_2_arr[0][2].DATAIN
sw_2_in[3] => sw_2_arr[0][3].DATAIN
sw_2_in[4] => sw_2_arr[0][4].DATAIN
sw_2_in[5] => sw_2_arr[0][5].DATAIN
sw_2_in[6] => sw_2_arr[0][6].DATAIN
sw_2_in[7] => sw_2_arr[0][7].DATAIN
sw_3_in[0] => sw_3_arr[0][0].DATAIN
sw_3_in[1] => sw_3_arr[0][1].DATAIN
sw_3_in[2] => sw_3_arr[0][2].DATAIN
sw_3_in[3] => sw_3_arr[0][3].DATAIN
sw_3_in[4] => sw_3_arr[0][4].DATAIN
sw_3_in[5] => sw_3_arr[0][5].DATAIN
sw_3_in[6] => sw_3_arr[0][6].DATAIN
sw_3_in[7] => sw_3_arr[0][7].DATAIN
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[0] => Mux16.IN1
ram_sel[0] => Mux17.IN1
ram_sel[0] => Mux18.IN1
ram_sel[0] => Mux19.IN1
ram_sel[0] => Mux20.IN1
ram_sel[0] => Mux21.IN1
ram_sel[0] => Mux22.IN1
ram_sel[0] => Mux23.IN1
ram_sel[0] => Mux24.IN1
ram_sel[0] => Mux25.IN1
ram_sel[0] => Mux26.IN1
ram_sel[0] => Mux27.IN1
ram_sel[0] => Mux28.IN1
ram_sel[0] => Mux29.IN1
ram_sel[0] => Mux30.IN1
ram_sel[0] => Mux31.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
ram_sel[1] => Mux16.IN0
ram_sel[1] => Mux17.IN0
ram_sel[1] => Mux18.IN0
ram_sel[1] => Mux19.IN0
ram_sel[1] => Mux20.IN0
ram_sel[1] => Mux21.IN0
ram_sel[1] => Mux22.IN0
ram_sel[1] => Mux23.IN0
ram_sel[1] => Mux24.IN0
ram_sel[1] => Mux25.IN0
ram_sel[1] => Mux26.IN0
ram_sel[1] => Mux27.IN0
ram_sel[1] => Mux28.IN0
ram_sel[1] => Mux29.IN0
ram_sel[1] => Mux30.IN0
ram_sel[1] => Mux31.IN0
sw_0_out[0] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_fft_111:ram_cxb_wr_data
clk => ram_in_reg[7][0].CLK
clk => ram_in_reg[7][1].CLK
clk => ram_in_reg[7][2].CLK
clk => ram_in_reg[7][3].CLK
clk => ram_in_reg[7][4].CLK
clk => ram_in_reg[7][5].CLK
clk => ram_in_reg[7][6].CLK
clk => ram_in_reg[7][7].CLK
clk => ram_in_reg[6][0].CLK
clk => ram_in_reg[6][1].CLK
clk => ram_in_reg[6][2].CLK
clk => ram_in_reg[6][3].CLK
clk => ram_in_reg[6][4].CLK
clk => ram_in_reg[6][5].CLK
clk => ram_in_reg[6][6].CLK
clk => ram_in_reg[6][7].CLK
clk => ram_in_reg[5][0].CLK
clk => ram_in_reg[5][1].CLK
clk => ram_in_reg[5][2].CLK
clk => ram_in_reg[5][3].CLK
clk => ram_in_reg[5][4].CLK
clk => ram_in_reg[5][5].CLK
clk => ram_in_reg[5][6].CLK
clk => ram_in_reg[5][7].CLK
clk => ram_in_reg[4][0].CLK
clk => ram_in_reg[4][1].CLK
clk => ram_in_reg[4][2].CLK
clk => ram_in_reg[4][3].CLK
clk => ram_in_reg[4][4].CLK
clk => ram_in_reg[4][5].CLK
clk => ram_in_reg[4][6].CLK
clk => ram_in_reg[4][7].CLK
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
global_clock_enable => ram_in_reg[7][0].ENA
global_clock_enable => ram_in_reg[7][1].ENA
global_clock_enable => ram_in_reg[7][2].ENA
global_clock_enable => ram_in_reg[7][3].ENA
global_clock_enable => ram_in_reg[7][4].ENA
global_clock_enable => ram_in_reg[7][5].ENA
global_clock_enable => ram_in_reg[7][6].ENA
global_clock_enable => ram_in_reg[7][7].ENA
global_clock_enable => ram_in_reg[6][0].ENA
global_clock_enable => ram_in_reg[6][1].ENA
global_clock_enable => ram_in_reg[6][2].ENA
global_clock_enable => ram_in_reg[6][3].ENA
global_clock_enable => ram_in_reg[6][4].ENA
global_clock_enable => ram_in_reg[6][5].ENA
global_clock_enable => ram_in_reg[6][6].ENA
global_clock_enable => ram_in_reg[6][7].ENA
global_clock_enable => ram_in_reg[5][0].ENA
global_clock_enable => ram_in_reg[5][1].ENA
global_clock_enable => ram_in_reg[5][2].ENA
global_clock_enable => ram_in_reg[5][3].ENA
global_clock_enable => ram_in_reg[5][4].ENA
global_clock_enable => ram_in_reg[5][5].ENA
global_clock_enable => ram_in_reg[5][6].ENA
global_clock_enable => ram_in_reg[5][7].ENA
global_clock_enable => ram_in_reg[4][0].ENA
global_clock_enable => ram_in_reg[4][1].ENA
global_clock_enable => ram_in_reg[4][2].ENA
global_clock_enable => ram_in_reg[4][3].ENA
global_clock_enable => ram_in_reg[4][4].ENA
global_clock_enable => ram_in_reg[4][5].ENA
global_clock_enable => ram_in_reg[4][6].ENA
global_clock_enable => ram_in_reg[4][7].ENA
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
sw_0_in[0] => Mux39.IN0
sw_0_in[0] => Mux47.IN0
sw_0_in[0] => Mux55.IN0
sw_0_in[0] => Mux63.IN0
sw_0_in[1] => Mux38.IN0
sw_0_in[1] => Mux46.IN0
sw_0_in[1] => Mux54.IN0
sw_0_in[1] => Mux62.IN0
sw_0_in[2] => Mux37.IN0
sw_0_in[2] => Mux45.IN0
sw_0_in[2] => Mux53.IN0
sw_0_in[2] => Mux61.IN0
sw_0_in[3] => Mux36.IN0
sw_0_in[3] => Mux44.IN0
sw_0_in[3] => Mux52.IN0
sw_0_in[3] => Mux60.IN0
sw_0_in[4] => Mux35.IN0
sw_0_in[4] => Mux43.IN0
sw_0_in[4] => Mux51.IN0
sw_0_in[4] => Mux59.IN0
sw_0_in[5] => Mux34.IN0
sw_0_in[5] => Mux42.IN0
sw_0_in[5] => Mux50.IN0
sw_0_in[5] => Mux58.IN0
sw_0_in[6] => Mux33.IN0
sw_0_in[6] => Mux41.IN0
sw_0_in[6] => Mux49.IN0
sw_0_in[6] => Mux57.IN0
sw_0_in[7] => Mux32.IN0
sw_0_in[7] => Mux40.IN0
sw_0_in[7] => Mux48.IN0
sw_0_in[7] => Mux56.IN0
sw_0_in[8] => Mux7.IN0
sw_0_in[8] => Mux15.IN0
sw_0_in[8] => Mux23.IN0
sw_0_in[8] => Mux31.IN0
sw_0_in[9] => Mux6.IN0
sw_0_in[9] => Mux14.IN0
sw_0_in[9] => Mux22.IN0
sw_0_in[9] => Mux30.IN0
sw_0_in[10] => Mux5.IN0
sw_0_in[10] => Mux13.IN0
sw_0_in[10] => Mux21.IN0
sw_0_in[10] => Mux29.IN0
sw_0_in[11] => Mux4.IN0
sw_0_in[11] => Mux12.IN0
sw_0_in[11] => Mux20.IN0
sw_0_in[11] => Mux28.IN0
sw_0_in[12] => Mux3.IN0
sw_0_in[12] => Mux11.IN0
sw_0_in[12] => Mux19.IN0
sw_0_in[12] => Mux27.IN0
sw_0_in[13] => Mux2.IN0
sw_0_in[13] => Mux10.IN0
sw_0_in[13] => Mux18.IN0
sw_0_in[13] => Mux26.IN0
sw_0_in[14] => Mux1.IN0
sw_0_in[14] => Mux9.IN0
sw_0_in[14] => Mux17.IN0
sw_0_in[14] => Mux25.IN0
sw_0_in[15] => Mux0.IN0
sw_0_in[15] => Mux8.IN0
sw_0_in[15] => Mux16.IN0
sw_0_in[15] => Mux24.IN0
sw_1_in[0] => Mux39.IN1
sw_1_in[0] => Mux47.IN1
sw_1_in[0] => Mux55.IN1
sw_1_in[0] => Mux63.IN1
sw_1_in[1] => Mux38.IN1
sw_1_in[1] => Mux46.IN1
sw_1_in[1] => Mux54.IN1
sw_1_in[1] => Mux62.IN1
sw_1_in[2] => Mux37.IN1
sw_1_in[2] => Mux45.IN1
sw_1_in[2] => Mux53.IN1
sw_1_in[2] => Mux61.IN1
sw_1_in[3] => Mux36.IN1
sw_1_in[3] => Mux44.IN1
sw_1_in[3] => Mux52.IN1
sw_1_in[3] => Mux60.IN1
sw_1_in[4] => Mux35.IN1
sw_1_in[4] => Mux43.IN1
sw_1_in[4] => Mux51.IN1
sw_1_in[4] => Mux59.IN1
sw_1_in[5] => Mux34.IN1
sw_1_in[5] => Mux42.IN1
sw_1_in[5] => Mux50.IN1
sw_1_in[5] => Mux58.IN1
sw_1_in[6] => Mux33.IN1
sw_1_in[6] => Mux41.IN1
sw_1_in[6] => Mux49.IN1
sw_1_in[6] => Mux57.IN1
sw_1_in[7] => Mux32.IN1
sw_1_in[7] => Mux40.IN1
sw_1_in[7] => Mux48.IN1
sw_1_in[7] => Mux56.IN1
sw_1_in[8] => Mux7.IN1
sw_1_in[8] => Mux15.IN1
sw_1_in[8] => Mux23.IN1
sw_1_in[8] => Mux31.IN1
sw_1_in[9] => Mux6.IN1
sw_1_in[9] => Mux14.IN1
sw_1_in[9] => Mux22.IN1
sw_1_in[9] => Mux30.IN1
sw_1_in[10] => Mux5.IN1
sw_1_in[10] => Mux13.IN1
sw_1_in[10] => Mux21.IN1
sw_1_in[10] => Mux29.IN1
sw_1_in[11] => Mux4.IN1
sw_1_in[11] => Mux12.IN1
sw_1_in[11] => Mux20.IN1
sw_1_in[11] => Mux28.IN1
sw_1_in[12] => Mux3.IN1
sw_1_in[12] => Mux11.IN1
sw_1_in[12] => Mux19.IN1
sw_1_in[12] => Mux27.IN1
sw_1_in[13] => Mux2.IN1
sw_1_in[13] => Mux10.IN1
sw_1_in[13] => Mux18.IN1
sw_1_in[13] => Mux26.IN1
sw_1_in[14] => Mux1.IN1
sw_1_in[14] => Mux9.IN1
sw_1_in[14] => Mux17.IN1
sw_1_in[14] => Mux25.IN1
sw_1_in[15] => Mux0.IN1
sw_1_in[15] => Mux8.IN1
sw_1_in[15] => Mux16.IN1
sw_1_in[15] => Mux24.IN1
sw_2_in[0] => Mux39.IN2
sw_2_in[0] => Mux47.IN2
sw_2_in[0] => Mux55.IN2
sw_2_in[0] => Mux63.IN2
sw_2_in[1] => Mux38.IN2
sw_2_in[1] => Mux46.IN2
sw_2_in[1] => Mux54.IN2
sw_2_in[1] => Mux62.IN2
sw_2_in[2] => Mux37.IN2
sw_2_in[2] => Mux45.IN2
sw_2_in[2] => Mux53.IN2
sw_2_in[2] => Mux61.IN2
sw_2_in[3] => Mux36.IN2
sw_2_in[3] => Mux44.IN2
sw_2_in[3] => Mux52.IN2
sw_2_in[3] => Mux60.IN2
sw_2_in[4] => Mux35.IN2
sw_2_in[4] => Mux43.IN2
sw_2_in[4] => Mux51.IN2
sw_2_in[4] => Mux59.IN2
sw_2_in[5] => Mux34.IN2
sw_2_in[5] => Mux42.IN2
sw_2_in[5] => Mux50.IN2
sw_2_in[5] => Mux58.IN2
sw_2_in[6] => Mux33.IN2
sw_2_in[6] => Mux41.IN2
sw_2_in[6] => Mux49.IN2
sw_2_in[6] => Mux57.IN2
sw_2_in[7] => Mux32.IN2
sw_2_in[7] => Mux40.IN2
sw_2_in[7] => Mux48.IN2
sw_2_in[7] => Mux56.IN2
sw_2_in[8] => Mux7.IN2
sw_2_in[8] => Mux15.IN2
sw_2_in[8] => Mux23.IN2
sw_2_in[8] => Mux31.IN2
sw_2_in[9] => Mux6.IN2
sw_2_in[9] => Mux14.IN2
sw_2_in[9] => Mux22.IN2
sw_2_in[9] => Mux30.IN2
sw_2_in[10] => Mux5.IN2
sw_2_in[10] => Mux13.IN2
sw_2_in[10] => Mux21.IN2
sw_2_in[10] => Mux29.IN2
sw_2_in[11] => Mux4.IN2
sw_2_in[11] => Mux12.IN2
sw_2_in[11] => Mux20.IN2
sw_2_in[11] => Mux28.IN2
sw_2_in[12] => Mux3.IN2
sw_2_in[12] => Mux11.IN2
sw_2_in[12] => Mux19.IN2
sw_2_in[12] => Mux27.IN2
sw_2_in[13] => Mux2.IN2
sw_2_in[13] => Mux10.IN2
sw_2_in[13] => Mux18.IN2
sw_2_in[13] => Mux26.IN2
sw_2_in[14] => Mux1.IN2
sw_2_in[14] => Mux9.IN2
sw_2_in[14] => Mux17.IN2
sw_2_in[14] => Mux25.IN2
sw_2_in[15] => Mux0.IN2
sw_2_in[15] => Mux8.IN2
sw_2_in[15] => Mux16.IN2
sw_2_in[15] => Mux24.IN2
sw_3_in[0] => Mux39.IN3
sw_3_in[0] => Mux47.IN3
sw_3_in[0] => Mux55.IN3
sw_3_in[0] => Mux63.IN3
sw_3_in[1] => Mux38.IN3
sw_3_in[1] => Mux46.IN3
sw_3_in[1] => Mux54.IN3
sw_3_in[1] => Mux62.IN3
sw_3_in[2] => Mux37.IN3
sw_3_in[2] => Mux45.IN3
sw_3_in[2] => Mux53.IN3
sw_3_in[2] => Mux61.IN3
sw_3_in[3] => Mux36.IN3
sw_3_in[3] => Mux44.IN3
sw_3_in[3] => Mux52.IN3
sw_3_in[3] => Mux60.IN3
sw_3_in[4] => Mux35.IN3
sw_3_in[4] => Mux43.IN3
sw_3_in[4] => Mux51.IN3
sw_3_in[4] => Mux59.IN3
sw_3_in[5] => Mux34.IN3
sw_3_in[5] => Mux42.IN3
sw_3_in[5] => Mux50.IN3
sw_3_in[5] => Mux58.IN3
sw_3_in[6] => Mux33.IN3
sw_3_in[6] => Mux41.IN3
sw_3_in[6] => Mux49.IN3
sw_3_in[6] => Mux57.IN3
sw_3_in[7] => Mux32.IN3
sw_3_in[7] => Mux40.IN3
sw_3_in[7] => Mux48.IN3
sw_3_in[7] => Mux56.IN3
sw_3_in[8] => Mux7.IN3
sw_3_in[8] => Mux15.IN3
sw_3_in[8] => Mux23.IN3
sw_3_in[8] => Mux31.IN3
sw_3_in[9] => Mux6.IN3
sw_3_in[9] => Mux14.IN3
sw_3_in[9] => Mux22.IN3
sw_3_in[9] => Mux30.IN3
sw_3_in[10] => Mux5.IN3
sw_3_in[10] => Mux13.IN3
sw_3_in[10] => Mux21.IN3
sw_3_in[10] => Mux29.IN3
sw_3_in[11] => Mux4.IN3
sw_3_in[11] => Mux12.IN3
sw_3_in[11] => Mux20.IN3
sw_3_in[11] => Mux28.IN3
sw_3_in[12] => Mux3.IN3
sw_3_in[12] => Mux11.IN3
sw_3_in[12] => Mux19.IN3
sw_3_in[12] => Mux27.IN3
sw_3_in[13] => Mux2.IN3
sw_3_in[13] => Mux10.IN3
sw_3_in[13] => Mux18.IN3
sw_3_in[13] => Mux26.IN3
sw_3_in[14] => Mux1.IN3
sw_3_in[14] => Mux9.IN3
sw_3_in[14] => Mux17.IN3
sw_3_in[14] => Mux25.IN3
sw_3_in[15] => Mux0.IN3
sw_3_in[15] => Mux8.IN3
sw_3_in[15] => Mux16.IN3
sw_3_in[15] => Mux24.IN3
ram_sel[0] => Mux0.IN5
ram_sel[0] => Mux1.IN5
ram_sel[0] => Mux2.IN5
ram_sel[0] => Mux3.IN5
ram_sel[0] => Mux4.IN5
ram_sel[0] => Mux5.IN5
ram_sel[0] => Mux6.IN5
ram_sel[0] => Mux7.IN5
ram_sel[0] => Mux8.IN5
ram_sel[0] => Mux9.IN5
ram_sel[0] => Mux10.IN5
ram_sel[0] => Mux11.IN5
ram_sel[0] => Mux12.IN5
ram_sel[0] => Mux13.IN5
ram_sel[0] => Mux14.IN5
ram_sel[0] => Mux15.IN5
ram_sel[0] => Mux16.IN5
ram_sel[0] => Mux17.IN5
ram_sel[0] => Mux18.IN5
ram_sel[0] => Mux19.IN5
ram_sel[0] => Mux20.IN5
ram_sel[0] => Mux21.IN5
ram_sel[0] => Mux22.IN5
ram_sel[0] => Mux23.IN5
ram_sel[0] => Mux24.IN5
ram_sel[0] => Mux25.IN5
ram_sel[0] => Mux26.IN5
ram_sel[0] => Mux27.IN5
ram_sel[0] => Mux28.IN5
ram_sel[0] => Mux29.IN5
ram_sel[0] => Mux30.IN5
ram_sel[0] => Mux31.IN5
ram_sel[0] => Mux32.IN5
ram_sel[0] => Mux33.IN5
ram_sel[0] => Mux34.IN5
ram_sel[0] => Mux35.IN5
ram_sel[0] => Mux36.IN5
ram_sel[0] => Mux37.IN5
ram_sel[0] => Mux38.IN5
ram_sel[0] => Mux39.IN5
ram_sel[0] => Mux40.IN5
ram_sel[0] => Mux41.IN5
ram_sel[0] => Mux42.IN5
ram_sel[0] => Mux43.IN5
ram_sel[0] => Mux44.IN5
ram_sel[0] => Mux45.IN5
ram_sel[0] => Mux46.IN5
ram_sel[0] => Mux47.IN5
ram_sel[0] => Mux48.IN5
ram_sel[0] => Mux49.IN5
ram_sel[0] => Mux50.IN5
ram_sel[0] => Mux51.IN5
ram_sel[0] => Mux52.IN5
ram_sel[0] => Mux53.IN5
ram_sel[0] => Mux54.IN5
ram_sel[0] => Mux55.IN5
ram_sel[0] => Mux56.IN5
ram_sel[0] => Mux57.IN5
ram_sel[0] => Mux58.IN5
ram_sel[0] => Mux59.IN5
ram_sel[0] => Mux60.IN5
ram_sel[0] => Mux61.IN5
ram_sel[0] => Mux62.IN5
ram_sel[0] => Mux63.IN5
ram_sel[1] => Mux0.IN4
ram_sel[1] => Mux1.IN4
ram_sel[1] => Mux2.IN4
ram_sel[1] => Mux3.IN4
ram_sel[1] => Mux4.IN4
ram_sel[1] => Mux5.IN4
ram_sel[1] => Mux6.IN4
ram_sel[1] => Mux7.IN4
ram_sel[1] => Mux8.IN4
ram_sel[1] => Mux9.IN4
ram_sel[1] => Mux10.IN4
ram_sel[1] => Mux11.IN4
ram_sel[1] => Mux12.IN4
ram_sel[1] => Mux13.IN4
ram_sel[1] => Mux14.IN4
ram_sel[1] => Mux15.IN4
ram_sel[1] => Mux16.IN4
ram_sel[1] => Mux17.IN4
ram_sel[1] => Mux18.IN4
ram_sel[1] => Mux19.IN4
ram_sel[1] => Mux20.IN4
ram_sel[1] => Mux21.IN4
ram_sel[1] => Mux22.IN4
ram_sel[1] => Mux23.IN4
ram_sel[1] => Mux24.IN4
ram_sel[1] => Mux25.IN4
ram_sel[1] => Mux26.IN4
ram_sel[1] => Mux27.IN4
ram_sel[1] => Mux28.IN4
ram_sel[1] => Mux29.IN4
ram_sel[1] => Mux30.IN4
ram_sel[1] => Mux31.IN4
ram_sel[1] => Mux32.IN4
ram_sel[1] => Mux33.IN4
ram_sel[1] => Mux34.IN4
ram_sel[1] => Mux35.IN4
ram_sel[1] => Mux36.IN4
ram_sel[1] => Mux37.IN4
ram_sel[1] => Mux38.IN4
ram_sel[1] => Mux39.IN4
ram_sel[1] => Mux40.IN4
ram_sel[1] => Mux41.IN4
ram_sel[1] => Mux42.IN4
ram_sel[1] => Mux43.IN4
ram_sel[1] => Mux44.IN4
ram_sel[1] => Mux45.IN4
ram_sel[1] => Mux46.IN4
ram_sel[1] => Mux47.IN4
ram_sel[1] => Mux48.IN4
ram_sel[1] => Mux49.IN4
ram_sel[1] => Mux50.IN4
ram_sel[1] => Mux51.IN4
ram_sel[1] => Mux52.IN4
ram_sel[1] => Mux53.IN4
ram_sel[1] => Mux54.IN4
ram_sel[1] => Mux55.IN4
ram_sel[1] => Mux56.IN4
ram_sel[1] => Mux57.IN4
ram_sel[1] => Mux58.IN4
ram_sel[1] => Mux59.IN4
ram_sel[1] => Mux60.IN4
ram_sel[1] => Mux61.IN4
ram_sel[1] => Mux62.IN4
ram_sel[1] => Mux63.IN4
sw_0_out[0] <= ram_in_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[8] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[9] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[10] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[11] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[12] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[13] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[14] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[15] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[8] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[9] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[10] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[11] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[12] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[13] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[14] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[15] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[8] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[9] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[10] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[11] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[12] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[13] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[14] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[15] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[8] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[9] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[10] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[11] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[12] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[13] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[14] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[15] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:ram_cxb_bfp_data
clk => ram_in_reg[7][0].CLK
clk => ram_in_reg[7][1].CLK
clk => ram_in_reg[7][2].CLK
clk => ram_in_reg[7][3].CLK
clk => ram_in_reg[7][4].CLK
clk => ram_in_reg[7][5].CLK
clk => ram_in_reg[7][6].CLK
clk => ram_in_reg[7][7].CLK
clk => ram_in_reg[6][0].CLK
clk => ram_in_reg[6][1].CLK
clk => ram_in_reg[6][2].CLK
clk => ram_in_reg[6][3].CLK
clk => ram_in_reg[6][4].CLK
clk => ram_in_reg[6][5].CLK
clk => ram_in_reg[6][6].CLK
clk => ram_in_reg[6][7].CLK
clk => ram_in_reg[5][0].CLK
clk => ram_in_reg[5][1].CLK
clk => ram_in_reg[5][2].CLK
clk => ram_in_reg[5][3].CLK
clk => ram_in_reg[5][4].CLK
clk => ram_in_reg[5][5].CLK
clk => ram_in_reg[5][6].CLK
clk => ram_in_reg[5][7].CLK
clk => ram_in_reg[4][0].CLK
clk => ram_in_reg[4][1].CLK
clk => ram_in_reg[4][2].CLK
clk => ram_in_reg[4][3].CLK
clk => ram_in_reg[4][4].CLK
clk => ram_in_reg[4][5].CLK
clk => ram_in_reg[4][6].CLK
clk => ram_in_reg[4][7].CLK
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
global_clock_enable => ram_in_reg[7][0].ENA
global_clock_enable => ram_in_reg[7][1].ENA
global_clock_enable => ram_in_reg[7][2].ENA
global_clock_enable => ram_in_reg[7][3].ENA
global_clock_enable => ram_in_reg[7][4].ENA
global_clock_enable => ram_in_reg[7][5].ENA
global_clock_enable => ram_in_reg[7][6].ENA
global_clock_enable => ram_in_reg[7][7].ENA
global_clock_enable => ram_in_reg[6][0].ENA
global_clock_enable => ram_in_reg[6][1].ENA
global_clock_enable => ram_in_reg[6][2].ENA
global_clock_enable => ram_in_reg[6][3].ENA
global_clock_enable => ram_in_reg[6][4].ENA
global_clock_enable => ram_in_reg[6][5].ENA
global_clock_enable => ram_in_reg[6][6].ENA
global_clock_enable => ram_in_reg[6][7].ENA
global_clock_enable => ram_in_reg[5][0].ENA
global_clock_enable => ram_in_reg[5][1].ENA
global_clock_enable => ram_in_reg[5][2].ENA
global_clock_enable => ram_in_reg[5][3].ENA
global_clock_enable => ram_in_reg[5][4].ENA
global_clock_enable => ram_in_reg[5][5].ENA
global_clock_enable => ram_in_reg[5][6].ENA
global_clock_enable => ram_in_reg[5][7].ENA
global_clock_enable => ram_in_reg[4][0].ENA
global_clock_enable => ram_in_reg[4][1].ENA
global_clock_enable => ram_in_reg[4][2].ENA
global_clock_enable => ram_in_reg[4][3].ENA
global_clock_enable => ram_in_reg[4][4].ENA
global_clock_enable => ram_in_reg[4][5].ENA
global_clock_enable => ram_in_reg[4][6].ENA
global_clock_enable => ram_in_reg[4][7].ENA
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
sw_0_in[0] => Mux39.IN0
sw_0_in[0] => Mux47.IN0
sw_0_in[0] => Mux55.IN0
sw_0_in[0] => Mux63.IN0
sw_0_in[1] => Mux38.IN0
sw_0_in[1] => Mux46.IN0
sw_0_in[1] => Mux54.IN0
sw_0_in[1] => Mux62.IN0
sw_0_in[2] => Mux37.IN0
sw_0_in[2] => Mux45.IN0
sw_0_in[2] => Mux53.IN0
sw_0_in[2] => Mux61.IN0
sw_0_in[3] => Mux36.IN0
sw_0_in[3] => Mux44.IN0
sw_0_in[3] => Mux52.IN0
sw_0_in[3] => Mux60.IN0
sw_0_in[4] => Mux35.IN0
sw_0_in[4] => Mux43.IN0
sw_0_in[4] => Mux51.IN0
sw_0_in[4] => Mux59.IN0
sw_0_in[5] => Mux34.IN0
sw_0_in[5] => Mux42.IN0
sw_0_in[5] => Mux50.IN0
sw_0_in[5] => Mux58.IN0
sw_0_in[6] => Mux33.IN0
sw_0_in[6] => Mux41.IN0
sw_0_in[6] => Mux49.IN0
sw_0_in[6] => Mux57.IN0
sw_0_in[7] => Mux32.IN0
sw_0_in[7] => Mux40.IN0
sw_0_in[7] => Mux48.IN0
sw_0_in[7] => Mux56.IN0
sw_0_in[8] => Mux7.IN0
sw_0_in[8] => Mux15.IN0
sw_0_in[8] => Mux23.IN0
sw_0_in[8] => Mux31.IN0
sw_0_in[9] => Mux6.IN0
sw_0_in[9] => Mux14.IN0
sw_0_in[9] => Mux22.IN0
sw_0_in[9] => Mux30.IN0
sw_0_in[10] => Mux5.IN0
sw_0_in[10] => Mux13.IN0
sw_0_in[10] => Mux21.IN0
sw_0_in[10] => Mux29.IN0
sw_0_in[11] => Mux4.IN0
sw_0_in[11] => Mux12.IN0
sw_0_in[11] => Mux20.IN0
sw_0_in[11] => Mux28.IN0
sw_0_in[12] => Mux3.IN0
sw_0_in[12] => Mux11.IN0
sw_0_in[12] => Mux19.IN0
sw_0_in[12] => Mux27.IN0
sw_0_in[13] => Mux2.IN0
sw_0_in[13] => Mux10.IN0
sw_0_in[13] => Mux18.IN0
sw_0_in[13] => Mux26.IN0
sw_0_in[14] => Mux1.IN0
sw_0_in[14] => Mux9.IN0
sw_0_in[14] => Mux17.IN0
sw_0_in[14] => Mux25.IN0
sw_0_in[15] => Mux0.IN0
sw_0_in[15] => Mux8.IN0
sw_0_in[15] => Mux16.IN0
sw_0_in[15] => Mux24.IN0
sw_1_in[0] => Mux39.IN1
sw_1_in[0] => Mux47.IN1
sw_1_in[0] => Mux55.IN1
sw_1_in[0] => Mux63.IN1
sw_1_in[1] => Mux38.IN1
sw_1_in[1] => Mux46.IN1
sw_1_in[1] => Mux54.IN1
sw_1_in[1] => Mux62.IN1
sw_1_in[2] => Mux37.IN1
sw_1_in[2] => Mux45.IN1
sw_1_in[2] => Mux53.IN1
sw_1_in[2] => Mux61.IN1
sw_1_in[3] => Mux36.IN1
sw_1_in[3] => Mux44.IN1
sw_1_in[3] => Mux52.IN1
sw_1_in[3] => Mux60.IN1
sw_1_in[4] => Mux35.IN1
sw_1_in[4] => Mux43.IN1
sw_1_in[4] => Mux51.IN1
sw_1_in[4] => Mux59.IN1
sw_1_in[5] => Mux34.IN1
sw_1_in[5] => Mux42.IN1
sw_1_in[5] => Mux50.IN1
sw_1_in[5] => Mux58.IN1
sw_1_in[6] => Mux33.IN1
sw_1_in[6] => Mux41.IN1
sw_1_in[6] => Mux49.IN1
sw_1_in[6] => Mux57.IN1
sw_1_in[7] => Mux32.IN1
sw_1_in[7] => Mux40.IN1
sw_1_in[7] => Mux48.IN1
sw_1_in[7] => Mux56.IN1
sw_1_in[8] => Mux7.IN1
sw_1_in[8] => Mux15.IN1
sw_1_in[8] => Mux23.IN1
sw_1_in[8] => Mux31.IN1
sw_1_in[9] => Mux6.IN1
sw_1_in[9] => Mux14.IN1
sw_1_in[9] => Mux22.IN1
sw_1_in[9] => Mux30.IN1
sw_1_in[10] => Mux5.IN1
sw_1_in[10] => Mux13.IN1
sw_1_in[10] => Mux21.IN1
sw_1_in[10] => Mux29.IN1
sw_1_in[11] => Mux4.IN1
sw_1_in[11] => Mux12.IN1
sw_1_in[11] => Mux20.IN1
sw_1_in[11] => Mux28.IN1
sw_1_in[12] => Mux3.IN1
sw_1_in[12] => Mux11.IN1
sw_1_in[12] => Mux19.IN1
sw_1_in[12] => Mux27.IN1
sw_1_in[13] => Mux2.IN1
sw_1_in[13] => Mux10.IN1
sw_1_in[13] => Mux18.IN1
sw_1_in[13] => Mux26.IN1
sw_1_in[14] => Mux1.IN1
sw_1_in[14] => Mux9.IN1
sw_1_in[14] => Mux17.IN1
sw_1_in[14] => Mux25.IN1
sw_1_in[15] => Mux0.IN1
sw_1_in[15] => Mux8.IN1
sw_1_in[15] => Mux16.IN1
sw_1_in[15] => Mux24.IN1
sw_2_in[0] => Mux39.IN2
sw_2_in[0] => Mux47.IN2
sw_2_in[0] => Mux55.IN2
sw_2_in[0] => Mux63.IN2
sw_2_in[1] => Mux38.IN2
sw_2_in[1] => Mux46.IN2
sw_2_in[1] => Mux54.IN2
sw_2_in[1] => Mux62.IN2
sw_2_in[2] => Mux37.IN2
sw_2_in[2] => Mux45.IN2
sw_2_in[2] => Mux53.IN2
sw_2_in[2] => Mux61.IN2
sw_2_in[3] => Mux36.IN2
sw_2_in[3] => Mux44.IN2
sw_2_in[3] => Mux52.IN2
sw_2_in[3] => Mux60.IN2
sw_2_in[4] => Mux35.IN2
sw_2_in[4] => Mux43.IN2
sw_2_in[4] => Mux51.IN2
sw_2_in[4] => Mux59.IN2
sw_2_in[5] => Mux34.IN2
sw_2_in[5] => Mux42.IN2
sw_2_in[5] => Mux50.IN2
sw_2_in[5] => Mux58.IN2
sw_2_in[6] => Mux33.IN2
sw_2_in[6] => Mux41.IN2
sw_2_in[6] => Mux49.IN2
sw_2_in[6] => Mux57.IN2
sw_2_in[7] => Mux32.IN2
sw_2_in[7] => Mux40.IN2
sw_2_in[7] => Mux48.IN2
sw_2_in[7] => Mux56.IN2
sw_2_in[8] => Mux7.IN2
sw_2_in[8] => Mux15.IN2
sw_2_in[8] => Mux23.IN2
sw_2_in[8] => Mux31.IN2
sw_2_in[9] => Mux6.IN2
sw_2_in[9] => Mux14.IN2
sw_2_in[9] => Mux22.IN2
sw_2_in[9] => Mux30.IN2
sw_2_in[10] => Mux5.IN2
sw_2_in[10] => Mux13.IN2
sw_2_in[10] => Mux21.IN2
sw_2_in[10] => Mux29.IN2
sw_2_in[11] => Mux4.IN2
sw_2_in[11] => Mux12.IN2
sw_2_in[11] => Mux20.IN2
sw_2_in[11] => Mux28.IN2
sw_2_in[12] => Mux3.IN2
sw_2_in[12] => Mux11.IN2
sw_2_in[12] => Mux19.IN2
sw_2_in[12] => Mux27.IN2
sw_2_in[13] => Mux2.IN2
sw_2_in[13] => Mux10.IN2
sw_2_in[13] => Mux18.IN2
sw_2_in[13] => Mux26.IN2
sw_2_in[14] => Mux1.IN2
sw_2_in[14] => Mux9.IN2
sw_2_in[14] => Mux17.IN2
sw_2_in[14] => Mux25.IN2
sw_2_in[15] => Mux0.IN2
sw_2_in[15] => Mux8.IN2
sw_2_in[15] => Mux16.IN2
sw_2_in[15] => Mux24.IN2
sw_3_in[0] => Mux39.IN3
sw_3_in[0] => Mux47.IN3
sw_3_in[0] => Mux55.IN3
sw_3_in[0] => Mux63.IN3
sw_3_in[1] => Mux38.IN3
sw_3_in[1] => Mux46.IN3
sw_3_in[1] => Mux54.IN3
sw_3_in[1] => Mux62.IN3
sw_3_in[2] => Mux37.IN3
sw_3_in[2] => Mux45.IN3
sw_3_in[2] => Mux53.IN3
sw_3_in[2] => Mux61.IN3
sw_3_in[3] => Mux36.IN3
sw_3_in[3] => Mux44.IN3
sw_3_in[3] => Mux52.IN3
sw_3_in[3] => Mux60.IN3
sw_3_in[4] => Mux35.IN3
sw_3_in[4] => Mux43.IN3
sw_3_in[4] => Mux51.IN3
sw_3_in[4] => Mux59.IN3
sw_3_in[5] => Mux34.IN3
sw_3_in[5] => Mux42.IN3
sw_3_in[5] => Mux50.IN3
sw_3_in[5] => Mux58.IN3
sw_3_in[6] => Mux33.IN3
sw_3_in[6] => Mux41.IN3
sw_3_in[6] => Mux49.IN3
sw_3_in[6] => Mux57.IN3
sw_3_in[7] => Mux32.IN3
sw_3_in[7] => Mux40.IN3
sw_3_in[7] => Mux48.IN3
sw_3_in[7] => Mux56.IN3
sw_3_in[8] => Mux7.IN3
sw_3_in[8] => Mux15.IN3
sw_3_in[8] => Mux23.IN3
sw_3_in[8] => Mux31.IN3
sw_3_in[9] => Mux6.IN3
sw_3_in[9] => Mux14.IN3
sw_3_in[9] => Mux22.IN3
sw_3_in[9] => Mux30.IN3
sw_3_in[10] => Mux5.IN3
sw_3_in[10] => Mux13.IN3
sw_3_in[10] => Mux21.IN3
sw_3_in[10] => Mux29.IN3
sw_3_in[11] => Mux4.IN3
sw_3_in[11] => Mux12.IN3
sw_3_in[11] => Mux20.IN3
sw_3_in[11] => Mux28.IN3
sw_3_in[12] => Mux3.IN3
sw_3_in[12] => Mux11.IN3
sw_3_in[12] => Mux19.IN3
sw_3_in[12] => Mux27.IN3
sw_3_in[13] => Mux2.IN3
sw_3_in[13] => Mux10.IN3
sw_3_in[13] => Mux18.IN3
sw_3_in[13] => Mux26.IN3
sw_3_in[14] => Mux1.IN3
sw_3_in[14] => Mux9.IN3
sw_3_in[14] => Mux17.IN3
sw_3_in[14] => Mux25.IN3
sw_3_in[15] => Mux0.IN3
sw_3_in[15] => Mux8.IN3
sw_3_in[15] => Mux16.IN3
sw_3_in[15] => Mux24.IN3
ram_sel[0] => Mux0.IN5
ram_sel[0] => Mux1.IN5
ram_sel[0] => Mux2.IN5
ram_sel[0] => Mux3.IN5
ram_sel[0] => Mux4.IN5
ram_sel[0] => Mux5.IN5
ram_sel[0] => Mux6.IN5
ram_sel[0] => Mux7.IN5
ram_sel[0] => Mux8.IN5
ram_sel[0] => Mux9.IN5
ram_sel[0] => Mux10.IN5
ram_sel[0] => Mux11.IN5
ram_sel[0] => Mux12.IN5
ram_sel[0] => Mux13.IN5
ram_sel[0] => Mux14.IN5
ram_sel[0] => Mux15.IN5
ram_sel[0] => Mux16.IN5
ram_sel[0] => Mux17.IN5
ram_sel[0] => Mux18.IN5
ram_sel[0] => Mux19.IN5
ram_sel[0] => Mux20.IN5
ram_sel[0] => Mux21.IN5
ram_sel[0] => Mux22.IN5
ram_sel[0] => Mux23.IN5
ram_sel[0] => Mux24.IN5
ram_sel[0] => Mux25.IN5
ram_sel[0] => Mux26.IN5
ram_sel[0] => Mux27.IN5
ram_sel[0] => Mux28.IN5
ram_sel[0] => Mux29.IN5
ram_sel[0] => Mux30.IN5
ram_sel[0] => Mux31.IN5
ram_sel[0] => Mux32.IN5
ram_sel[0] => Mux33.IN5
ram_sel[0] => Mux34.IN5
ram_sel[0] => Mux35.IN5
ram_sel[0] => Mux36.IN5
ram_sel[0] => Mux37.IN5
ram_sel[0] => Mux38.IN5
ram_sel[0] => Mux39.IN5
ram_sel[0] => Mux40.IN5
ram_sel[0] => Mux41.IN5
ram_sel[0] => Mux42.IN5
ram_sel[0] => Mux43.IN5
ram_sel[0] => Mux44.IN5
ram_sel[0] => Mux45.IN5
ram_sel[0] => Mux46.IN5
ram_sel[0] => Mux47.IN5
ram_sel[0] => Mux48.IN5
ram_sel[0] => Mux49.IN5
ram_sel[0] => Mux50.IN5
ram_sel[0] => Mux51.IN5
ram_sel[0] => Mux52.IN5
ram_sel[0] => Mux53.IN5
ram_sel[0] => Mux54.IN5
ram_sel[0] => Mux55.IN5
ram_sel[0] => Mux56.IN5
ram_sel[0] => Mux57.IN5
ram_sel[0] => Mux58.IN5
ram_sel[0] => Mux59.IN5
ram_sel[0] => Mux60.IN5
ram_sel[0] => Mux61.IN5
ram_sel[0] => Mux62.IN5
ram_sel[0] => Mux63.IN5
ram_sel[1] => Mux0.IN4
ram_sel[1] => Mux1.IN4
ram_sel[1] => Mux2.IN4
ram_sel[1] => Mux3.IN4
ram_sel[1] => Mux4.IN4
ram_sel[1] => Mux5.IN4
ram_sel[1] => Mux6.IN4
ram_sel[1] => Mux7.IN4
ram_sel[1] => Mux8.IN4
ram_sel[1] => Mux9.IN4
ram_sel[1] => Mux10.IN4
ram_sel[1] => Mux11.IN4
ram_sel[1] => Mux12.IN4
ram_sel[1] => Mux13.IN4
ram_sel[1] => Mux14.IN4
ram_sel[1] => Mux15.IN4
ram_sel[1] => Mux16.IN4
ram_sel[1] => Mux17.IN4
ram_sel[1] => Mux18.IN4
ram_sel[1] => Mux19.IN4
ram_sel[1] => Mux20.IN4
ram_sel[1] => Mux21.IN4
ram_sel[1] => Mux22.IN4
ram_sel[1] => Mux23.IN4
ram_sel[1] => Mux24.IN4
ram_sel[1] => Mux25.IN4
ram_sel[1] => Mux26.IN4
ram_sel[1] => Mux27.IN4
ram_sel[1] => Mux28.IN4
ram_sel[1] => Mux29.IN4
ram_sel[1] => Mux30.IN4
ram_sel[1] => Mux31.IN4
ram_sel[1] => Mux32.IN4
ram_sel[1] => Mux33.IN4
ram_sel[1] => Mux34.IN4
ram_sel[1] => Mux35.IN4
ram_sel[1] => Mux36.IN4
ram_sel[1] => Mux37.IN4
ram_sel[1] => Mux38.IN4
ram_sel[1] => Mux39.IN4
ram_sel[1] => Mux40.IN4
ram_sel[1] => Mux41.IN4
ram_sel[1] => Mux42.IN4
ram_sel[1] => Mux43.IN4
ram_sel[1] => Mux44.IN4
ram_sel[1] => Mux45.IN4
ram_sel[1] => Mux46.IN4
ram_sel[1] => Mux47.IN4
ram_sel[1] => Mux48.IN4
ram_sel[1] => Mux49.IN4
ram_sel[1] => Mux50.IN4
ram_sel[1] => Mux51.IN4
ram_sel[1] => Mux52.IN4
ram_sel[1] => Mux53.IN4
ram_sel[1] => Mux54.IN4
ram_sel[1] => Mux55.IN4
ram_sel[1] => Mux56.IN4
ram_sel[1] => Mux57.IN4
ram_sel[1] => Mux58.IN4
ram_sel[1] => Mux59.IN4
ram_sel[1] => Mux60.IN4
ram_sel[1] => Mux61.IN4
ram_sel[1] => Mux62.IN4
ram_sel[1] => Mux63.IN4
sw_0_out[0] <= ram_in_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[8] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[9] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[10] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[11] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[12] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[13] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[14] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[15] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[8] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[9] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[10] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[11] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[12] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[13] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[14] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[15] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[8] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[9] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[10] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[11] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[12] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[13] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[14] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[15] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[8] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[9] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[10] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[11] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[12] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[13] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[14] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[15] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft
global_clock_enable => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:0:u0.global_clock_enable
global_clock_enable => sdft.DISABLE_DFT_O.OUTPUTSELECT
global_clock_enable => sdft.ENABLE_BFP_O.OUTPUTSELECT
global_clock_enable => sdft.ENABLE_DFT_O.OUTPUTSELECT
global_clock_enable => sdft.WAIT_FOR_OUTPUT.OUTPUTSELECT
global_clock_enable => sdft.BLOCK_DFT_I.OUTPUTSELECT
global_clock_enable => sdft.IDLE.OUTPUTSELECT
global_clock_enable => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:0:u1.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:1:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:1:u1.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:2:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:2:u1.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:3:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:3:u1.global_clock_enable
global_clock_enable => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.global_clock_enable
global_clock_enable => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.global_clock_enable
global_clock_enable => asj_fft_bfp_o_fft_111:gen_cont:bfp_detect.global_clock_enable
global_clock_enable => asj_fft_bfp_o_1pt_fft_111:gen_cont:bfp_detect_1pt.global_clock_enable
global_clock_enable => asj_fft_tdl_bit_fft_111:gen_cont:delay_next_blk.global_clock_enable
global_clock_enable => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.global_clock_enable
global_clock_enable => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.global_clock_enable
global_clock_enable => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.global_clock_enable
global_clock_enable => reg_no_twiddle[6][0][5].ENA
global_clock_enable => reg_no_twiddle[6][0][4].ENA
global_clock_enable => reg_no_twiddle[6][0][3].ENA
global_clock_enable => reg_no_twiddle[6][0][2].ENA
global_clock_enable => reg_no_twiddle[6][0][1].ENA
global_clock_enable => reg_no_twiddle[6][0][0].ENA
global_clock_enable => reg_no_twiddle[6][1][7].ENA
global_clock_enable => reg_no_twiddle[6][1][6].ENA
global_clock_enable => reg_no_twiddle[6][1][5].ENA
global_clock_enable => reg_no_twiddle[6][1][4].ENA
global_clock_enable => reg_no_twiddle[6][1][3].ENA
global_clock_enable => reg_no_twiddle[6][1][2].ENA
global_clock_enable => reg_no_twiddle[6][1][1].ENA
global_clock_enable => reg_no_twiddle[6][1][0].ENA
global_clock_enable => reg_no_twiddle[6][0][6].ENA
global_clock_enable => reg_no_twiddle[6][0][7].ENA
global_clock_enable => reg_no_twiddle[5][1][0].ENA
global_clock_enable => reg_no_twiddle[5][1][1].ENA
global_clock_enable => reg_no_twiddle[5][1][2].ENA
global_clock_enable => reg_no_twiddle[5][1][3].ENA
global_clock_enable => reg_no_twiddle[5][1][4].ENA
global_clock_enable => reg_no_twiddle[5][1][5].ENA
global_clock_enable => reg_no_twiddle[5][1][6].ENA
global_clock_enable => reg_no_twiddle[5][1][7].ENA
global_clock_enable => reg_no_twiddle[5][0][0].ENA
global_clock_enable => reg_no_twiddle[5][0][1].ENA
global_clock_enable => reg_no_twiddle[5][0][2].ENA
global_clock_enable => reg_no_twiddle[5][0][3].ENA
global_clock_enable => reg_no_twiddle[5][0][4].ENA
global_clock_enable => reg_no_twiddle[5][0][5].ENA
global_clock_enable => reg_no_twiddle[5][0][6].ENA
global_clock_enable => reg_no_twiddle[5][0][7].ENA
global_clock_enable => reg_no_twiddle[4][1][0].ENA
global_clock_enable => reg_no_twiddle[4][1][1].ENA
global_clock_enable => reg_no_twiddle[4][1][2].ENA
global_clock_enable => reg_no_twiddle[4][1][3].ENA
global_clock_enable => reg_no_twiddle[4][1][4].ENA
global_clock_enable => reg_no_twiddle[4][1][5].ENA
global_clock_enable => reg_no_twiddle[4][1][6].ENA
global_clock_enable => reg_no_twiddle[4][1][7].ENA
global_clock_enable => reg_no_twiddle[4][0][0].ENA
global_clock_enable => reg_no_twiddle[4][0][1].ENA
global_clock_enable => reg_no_twiddle[4][0][2].ENA
global_clock_enable => reg_no_twiddle[4][0][3].ENA
global_clock_enable => reg_no_twiddle[4][0][4].ENA
global_clock_enable => reg_no_twiddle[4][0][5].ENA
global_clock_enable => reg_no_twiddle[4][0][6].ENA
global_clock_enable => reg_no_twiddle[4][0][7].ENA
global_clock_enable => reg_no_twiddle[3][1][0].ENA
global_clock_enable => reg_no_twiddle[3][1][1].ENA
global_clock_enable => reg_no_twiddle[3][1][2].ENA
global_clock_enable => reg_no_twiddle[3][1][3].ENA
global_clock_enable => reg_no_twiddle[3][1][4].ENA
global_clock_enable => reg_no_twiddle[3][1][5].ENA
global_clock_enable => reg_no_twiddle[3][1][6].ENA
global_clock_enable => reg_no_twiddle[3][1][7].ENA
global_clock_enable => reg_no_twiddle[3][0][0].ENA
global_clock_enable => reg_no_twiddle[3][0][1].ENA
global_clock_enable => reg_no_twiddle[3][0][2].ENA
global_clock_enable => reg_no_twiddle[3][0][3].ENA
global_clock_enable => reg_no_twiddle[3][0][4].ENA
global_clock_enable => reg_no_twiddle[3][0][5].ENA
global_clock_enable => reg_no_twiddle[3][0][6].ENA
global_clock_enable => reg_no_twiddle[3][0][7].ENA
global_clock_enable => reg_no_twiddle[2][1][0].ENA
global_clock_enable => reg_no_twiddle[2][1][1].ENA
global_clock_enable => reg_no_twiddle[2][1][2].ENA
global_clock_enable => reg_no_twiddle[2][1][3].ENA
global_clock_enable => reg_no_twiddle[2][1][4].ENA
global_clock_enable => reg_no_twiddle[2][1][5].ENA
global_clock_enable => reg_no_twiddle[2][1][6].ENA
global_clock_enable => reg_no_twiddle[2][1][7].ENA
global_clock_enable => reg_no_twiddle[2][0][0].ENA
global_clock_enable => reg_no_twiddle[2][0][1].ENA
global_clock_enable => reg_no_twiddle[2][0][2].ENA
global_clock_enable => reg_no_twiddle[2][0][3].ENA
global_clock_enable => reg_no_twiddle[2][0][4].ENA
global_clock_enable => reg_no_twiddle[2][0][5].ENA
global_clock_enable => reg_no_twiddle[2][0][6].ENA
global_clock_enable => reg_no_twiddle[2][0][7].ENA
global_clock_enable => reg_no_twiddle[1][1][0].ENA
global_clock_enable => reg_no_twiddle[1][1][1].ENA
global_clock_enable => reg_no_twiddle[1][1][2].ENA
global_clock_enable => reg_no_twiddle[1][1][3].ENA
global_clock_enable => reg_no_twiddle[1][1][4].ENA
global_clock_enable => reg_no_twiddle[1][1][5].ENA
global_clock_enable => reg_no_twiddle[1][1][6].ENA
global_clock_enable => reg_no_twiddle[1][1][7].ENA
global_clock_enable => reg_no_twiddle[1][0][0].ENA
global_clock_enable => reg_no_twiddle[1][0][1].ENA
global_clock_enable => reg_no_twiddle[1][0][2].ENA
global_clock_enable => reg_no_twiddle[1][0][3].ENA
global_clock_enable => reg_no_twiddle[1][0][4].ENA
global_clock_enable => reg_no_twiddle[1][0][5].ENA
global_clock_enable => reg_no_twiddle[1][0][6].ENA
global_clock_enable => reg_no_twiddle[1][0][7].ENA
global_clock_enable => reg_no_twiddle[0][1][0].ENA
global_clock_enable => reg_no_twiddle[0][1][1].ENA
global_clock_enable => reg_no_twiddle[0][1][2].ENA
global_clock_enable => reg_no_twiddle[0][1][3].ENA
global_clock_enable => reg_no_twiddle[0][1][4].ENA
global_clock_enable => reg_no_twiddle[0][1][5].ENA
global_clock_enable => reg_no_twiddle[0][1][6].ENA
global_clock_enable => reg_no_twiddle[0][1][7].ENA
global_clock_enable => reg_no_twiddle[0][0][0].ENA
global_clock_enable => reg_no_twiddle[0][0][1].ENA
global_clock_enable => reg_no_twiddle[0][0][2].ENA
global_clock_enable => reg_no_twiddle[0][0][3].ENA
global_clock_enable => reg_no_twiddle[0][0][4].ENA
global_clock_enable => reg_no_twiddle[0][0][5].ENA
global_clock_enable => reg_no_twiddle[0][0][6].ENA
global_clock_enable => reg_no_twiddle[0][0][7].ENA
global_clock_enable => gap_reg.ENA
global_clock_enable => blk_done_vec[0].ENA
global_clock_enable => blk_done_vec[1].ENA
global_clock_enable => blk_done_vec[2].ENA
global_clock_enable => next_pass_vec[0].ENA
global_clock_enable => next_pass_vec[1].ENA
global_clock_enable => next_pass_vec[2].ENA
global_clock_enable => state_cnt[0].ENA
global_clock_enable => state_cnt[1].ENA
global_clock_enable => state_cnt[2].ENA
global_clock_enable => state_cnt[3].ENA
global_clock_enable => state_cnt[4].ENA
global_clock_enable => state_cnt[5].ENA
global_clock_enable => scale_dft_o_en.ENA
global_clock_enable => block_dft_i_en.ENA
global_clock_enable => enable_op.ENA
global_clock_enable => gain_out_4pts[0].ENA
global_clock_enable => gain_out_4pts[1].ENA
global_clock_enable => gain_out_4pts[2].ENA
global_clock_enable => gain_out_4pts[3].ENA
global_clock_enable => do_tdl[3][1][3][0].ENA
global_clock_enable => do_tdl[3][1][3][1].ENA
global_clock_enable => do_tdl[3][1][3][2].ENA
global_clock_enable => do_tdl[3][1][3][3].ENA
global_clock_enable => do_tdl[3][1][3][4].ENA
global_clock_enable => do_tdl[3][1][3][5].ENA
global_clock_enable => do_tdl[3][1][3][6].ENA
global_clock_enable => do_tdl[3][1][3][7].ENA
global_clock_enable => do_tdl[3][1][2][0].ENA
global_clock_enable => do_tdl[3][1][2][1].ENA
global_clock_enable => do_tdl[3][1][2][2].ENA
global_clock_enable => do_tdl[3][1][2][3].ENA
global_clock_enable => do_tdl[3][1][2][4].ENA
global_clock_enable => do_tdl[3][1][2][5].ENA
global_clock_enable => do_tdl[3][1][2][6].ENA
global_clock_enable => do_tdl[3][1][2][7].ENA
global_clock_enable => do_tdl[3][1][1][0].ENA
global_clock_enable => do_tdl[3][1][1][1].ENA
global_clock_enable => do_tdl[3][1][1][2].ENA
global_clock_enable => do_tdl[3][1][1][3].ENA
global_clock_enable => do_tdl[3][1][1][4].ENA
global_clock_enable => do_tdl[3][1][1][5].ENA
global_clock_enable => do_tdl[3][1][1][6].ENA
global_clock_enable => do_tdl[3][1][1][7].ENA
global_clock_enable => do_tdl[3][1][0][0].ENA
global_clock_enable => do_tdl[3][1][0][1].ENA
global_clock_enable => do_tdl[3][1][0][2].ENA
global_clock_enable => do_tdl[3][1][0][3].ENA
global_clock_enable => do_tdl[3][1][0][4].ENA
global_clock_enable => do_tdl[3][1][0][5].ENA
global_clock_enable => do_tdl[3][1][0][6].ENA
global_clock_enable => do_tdl[3][1][0][7].ENA
global_clock_enable => do_tdl[3][0][3][0].ENA
global_clock_enable => do_tdl[3][0][3][1].ENA
global_clock_enable => do_tdl[3][0][3][2].ENA
global_clock_enable => do_tdl[3][0][3][3].ENA
global_clock_enable => do_tdl[3][0][3][4].ENA
global_clock_enable => do_tdl[3][0][3][5].ENA
global_clock_enable => do_tdl[3][0][3][6].ENA
global_clock_enable => do_tdl[3][0][3][7].ENA
global_clock_enable => do_tdl[3][0][2][0].ENA
global_clock_enable => do_tdl[3][0][2][1].ENA
global_clock_enable => do_tdl[3][0][2][2].ENA
global_clock_enable => do_tdl[3][0][2][3].ENA
global_clock_enable => do_tdl[3][0][2][4].ENA
global_clock_enable => do_tdl[3][0][2][5].ENA
global_clock_enable => do_tdl[3][0][2][6].ENA
global_clock_enable => do_tdl[3][0][2][7].ENA
global_clock_enable => do_tdl[3][0][1][0].ENA
global_clock_enable => do_tdl[3][0][1][1].ENA
global_clock_enable => do_tdl[3][0][1][2].ENA
global_clock_enable => do_tdl[3][0][1][3].ENA
global_clock_enable => do_tdl[3][0][1][4].ENA
global_clock_enable => do_tdl[3][0][1][5].ENA
global_clock_enable => do_tdl[3][0][1][6].ENA
global_clock_enable => do_tdl[3][0][1][7].ENA
global_clock_enable => do_tdl[3][0][0][0].ENA
global_clock_enable => do_tdl[3][0][0][1].ENA
global_clock_enable => do_tdl[3][0][0][2].ENA
global_clock_enable => do_tdl[3][0][0][3].ENA
global_clock_enable => do_tdl[3][0][0][4].ENA
global_clock_enable => do_tdl[3][0][0][5].ENA
global_clock_enable => do_tdl[3][0][0][6].ENA
global_clock_enable => do_tdl[3][0][0][7].ENA
global_clock_enable => do_tdl[2][1][3][0].ENA
global_clock_enable => do_tdl[2][1][3][1].ENA
global_clock_enable => do_tdl[2][1][3][2].ENA
global_clock_enable => do_tdl[2][1][3][3].ENA
global_clock_enable => do_tdl[2][1][3][4].ENA
global_clock_enable => do_tdl[2][1][3][5].ENA
global_clock_enable => do_tdl[2][1][3][6].ENA
global_clock_enable => do_tdl[2][1][3][7].ENA
global_clock_enable => do_tdl[2][1][2][0].ENA
global_clock_enable => do_tdl[2][1][2][1].ENA
global_clock_enable => do_tdl[2][1][2][2].ENA
global_clock_enable => do_tdl[2][1][2][3].ENA
global_clock_enable => do_tdl[2][1][2][4].ENA
global_clock_enable => do_tdl[2][1][2][5].ENA
global_clock_enable => do_tdl[2][1][2][6].ENA
global_clock_enable => do_tdl[2][1][2][7].ENA
global_clock_enable => do_tdl[2][1][1][0].ENA
global_clock_enable => do_tdl[2][1][1][1].ENA
global_clock_enable => do_tdl[2][1][1][2].ENA
global_clock_enable => do_tdl[2][1][1][3].ENA
global_clock_enable => do_tdl[2][1][1][4].ENA
global_clock_enable => do_tdl[2][1][1][5].ENA
global_clock_enable => do_tdl[2][1][1][6].ENA
global_clock_enable => do_tdl[2][1][1][7].ENA
global_clock_enable => do_tdl[2][1][0][0].ENA
global_clock_enable => do_tdl[2][1][0][1].ENA
global_clock_enable => do_tdl[2][1][0][2].ENA
global_clock_enable => do_tdl[2][1][0][3].ENA
global_clock_enable => do_tdl[2][1][0][4].ENA
global_clock_enable => do_tdl[2][1][0][5].ENA
global_clock_enable => do_tdl[2][1][0][6].ENA
global_clock_enable => do_tdl[2][1][0][7].ENA
global_clock_enable => do_tdl[2][0][3][0].ENA
global_clock_enable => do_tdl[2][0][3][1].ENA
global_clock_enable => do_tdl[2][0][3][2].ENA
global_clock_enable => do_tdl[2][0][3][3].ENA
global_clock_enable => do_tdl[2][0][3][4].ENA
global_clock_enable => do_tdl[2][0][3][5].ENA
global_clock_enable => do_tdl[2][0][3][6].ENA
global_clock_enable => do_tdl[2][0][3][7].ENA
global_clock_enable => do_tdl[2][0][2][0].ENA
global_clock_enable => do_tdl[2][0][2][1].ENA
global_clock_enable => do_tdl[2][0][2][2].ENA
global_clock_enable => do_tdl[2][0][2][3].ENA
global_clock_enable => do_tdl[2][0][2][4].ENA
global_clock_enable => do_tdl[2][0][2][5].ENA
global_clock_enable => do_tdl[2][0][2][6].ENA
global_clock_enable => do_tdl[2][0][2][7].ENA
global_clock_enable => do_tdl[2][0][1][0].ENA
global_clock_enable => do_tdl[2][0][1][1].ENA
global_clock_enable => do_tdl[2][0][1][2].ENA
global_clock_enable => do_tdl[2][0][1][3].ENA
global_clock_enable => do_tdl[2][0][1][4].ENA
global_clock_enable => do_tdl[2][0][1][5].ENA
global_clock_enable => do_tdl[2][0][1][6].ENA
global_clock_enable => do_tdl[2][0][1][7].ENA
global_clock_enable => do_tdl[2][0][0][0].ENA
global_clock_enable => do_tdl[2][0][0][1].ENA
global_clock_enable => do_tdl[2][0][0][2].ENA
global_clock_enable => do_tdl[2][0][0][3].ENA
global_clock_enable => do_tdl[2][0][0][4].ENA
global_clock_enable => do_tdl[2][0][0][5].ENA
global_clock_enable => do_tdl[2][0][0][6].ENA
global_clock_enable => do_tdl[2][0][0][7].ENA
global_clock_enable => do_tdl[1][1][3][0].ENA
global_clock_enable => do_tdl[1][1][3][1].ENA
global_clock_enable => do_tdl[1][1][3][2].ENA
global_clock_enable => do_tdl[1][1][3][3].ENA
global_clock_enable => do_tdl[1][1][3][4].ENA
global_clock_enable => do_tdl[1][1][3][5].ENA
global_clock_enable => do_tdl[1][1][3][6].ENA
global_clock_enable => do_tdl[1][1][3][7].ENA
global_clock_enable => do_tdl[1][1][2][0].ENA
global_clock_enable => do_tdl[1][1][2][1].ENA
global_clock_enable => do_tdl[1][1][2][2].ENA
global_clock_enable => do_tdl[1][1][2][3].ENA
global_clock_enable => do_tdl[1][1][2][4].ENA
global_clock_enable => do_tdl[1][1][2][5].ENA
global_clock_enable => do_tdl[1][1][2][6].ENA
global_clock_enable => do_tdl[1][1][2][7].ENA
global_clock_enable => do_tdl[1][1][1][0].ENA
global_clock_enable => do_tdl[1][1][1][1].ENA
global_clock_enable => do_tdl[1][1][1][2].ENA
global_clock_enable => do_tdl[1][1][1][3].ENA
global_clock_enable => do_tdl[1][1][1][4].ENA
global_clock_enable => do_tdl[1][1][1][5].ENA
global_clock_enable => do_tdl[1][1][1][6].ENA
global_clock_enable => do_tdl[1][1][1][7].ENA
global_clock_enable => do_tdl[1][1][0][0].ENA
global_clock_enable => do_tdl[1][1][0][1].ENA
global_clock_enable => do_tdl[1][1][0][2].ENA
global_clock_enable => do_tdl[1][1][0][3].ENA
global_clock_enable => do_tdl[1][1][0][4].ENA
global_clock_enable => do_tdl[1][1][0][5].ENA
global_clock_enable => do_tdl[1][1][0][6].ENA
global_clock_enable => do_tdl[1][1][0][7].ENA
global_clock_enable => do_tdl[1][0][3][0].ENA
global_clock_enable => do_tdl[1][0][3][1].ENA
global_clock_enable => do_tdl[1][0][3][2].ENA
global_clock_enable => do_tdl[1][0][3][3].ENA
global_clock_enable => do_tdl[1][0][3][4].ENA
global_clock_enable => do_tdl[1][0][3][5].ENA
global_clock_enable => do_tdl[1][0][3][6].ENA
global_clock_enable => do_tdl[1][0][3][7].ENA
global_clock_enable => do_tdl[1][0][2][0].ENA
global_clock_enable => do_tdl[1][0][2][1].ENA
global_clock_enable => do_tdl[1][0][2][2].ENA
global_clock_enable => do_tdl[1][0][2][3].ENA
global_clock_enable => do_tdl[1][0][2][4].ENA
global_clock_enable => do_tdl[1][0][2][5].ENA
global_clock_enable => do_tdl[1][0][2][6].ENA
global_clock_enable => do_tdl[1][0][2][7].ENA
global_clock_enable => do_tdl[1][0][1][0].ENA
global_clock_enable => do_tdl[1][0][1][1].ENA
global_clock_enable => do_tdl[1][0][1][2].ENA
global_clock_enable => do_tdl[1][0][1][3].ENA
global_clock_enable => do_tdl[1][0][1][4].ENA
global_clock_enable => do_tdl[1][0][1][5].ENA
global_clock_enable => do_tdl[1][0][1][6].ENA
global_clock_enable => do_tdl[1][0][1][7].ENA
global_clock_enable => do_tdl[1][0][0][0].ENA
global_clock_enable => do_tdl[1][0][0][1].ENA
global_clock_enable => do_tdl[1][0][0][2].ENA
global_clock_enable => do_tdl[1][0][0][3].ENA
global_clock_enable => do_tdl[1][0][0][4].ENA
global_clock_enable => do_tdl[1][0][0][5].ENA
global_clock_enable => do_tdl[1][0][0][6].ENA
global_clock_enable => do_tdl[1][0][0][7].ENA
global_clock_enable => do_tdl[0][1][3][0].ENA
global_clock_enable => do_tdl[0][1][3][1].ENA
global_clock_enable => do_tdl[0][1][3][2].ENA
global_clock_enable => do_tdl[0][1][3][3].ENA
global_clock_enable => do_tdl[0][1][3][4].ENA
global_clock_enable => do_tdl[0][1][3][5].ENA
global_clock_enable => do_tdl[0][1][3][6].ENA
global_clock_enable => do_tdl[0][1][3][7].ENA
global_clock_enable => do_tdl[0][1][2][0].ENA
global_clock_enable => do_tdl[0][1][2][1].ENA
global_clock_enable => do_tdl[0][1][2][2].ENA
global_clock_enable => do_tdl[0][1][2][3].ENA
global_clock_enable => do_tdl[0][1][2][4].ENA
global_clock_enable => do_tdl[0][1][2][5].ENA
global_clock_enable => do_tdl[0][1][2][6].ENA
global_clock_enable => do_tdl[0][1][2][7].ENA
global_clock_enable => do_tdl[0][1][1][0].ENA
global_clock_enable => do_tdl[0][1][1][1].ENA
global_clock_enable => do_tdl[0][1][1][2].ENA
global_clock_enable => do_tdl[0][1][1][3].ENA
global_clock_enable => do_tdl[0][1][1][4].ENA
global_clock_enable => do_tdl[0][1][1][5].ENA
global_clock_enable => do_tdl[0][1][1][6].ENA
global_clock_enable => do_tdl[0][1][1][7].ENA
global_clock_enable => do_tdl[0][1][0][0].ENA
global_clock_enable => do_tdl[0][1][0][1].ENA
global_clock_enable => do_tdl[0][1][0][2].ENA
global_clock_enable => do_tdl[0][1][0][3].ENA
global_clock_enable => do_tdl[0][1][0][4].ENA
global_clock_enable => do_tdl[0][1][0][5].ENA
global_clock_enable => do_tdl[0][1][0][6].ENA
global_clock_enable => do_tdl[0][1][0][7].ENA
global_clock_enable => do_tdl[0][0][3][0].ENA
global_clock_enable => do_tdl[0][0][3][1].ENA
global_clock_enable => do_tdl[0][0][3][2].ENA
global_clock_enable => do_tdl[0][0][3][3].ENA
global_clock_enable => do_tdl[0][0][3][4].ENA
global_clock_enable => do_tdl[0][0][3][5].ENA
global_clock_enable => do_tdl[0][0][3][6].ENA
global_clock_enable => do_tdl[0][0][3][7].ENA
global_clock_enable => do_tdl[0][0][2][0].ENA
global_clock_enable => do_tdl[0][0][2][1].ENA
global_clock_enable => do_tdl[0][0][2][2].ENA
global_clock_enable => do_tdl[0][0][2][3].ENA
global_clock_enable => do_tdl[0][0][2][4].ENA
global_clock_enable => do_tdl[0][0][2][5].ENA
global_clock_enable => do_tdl[0][0][2][6].ENA
global_clock_enable => do_tdl[0][0][2][7].ENA
global_clock_enable => do_tdl[0][0][1][0].ENA
global_clock_enable => do_tdl[0][0][1][1].ENA
global_clock_enable => do_tdl[0][0][1][2].ENA
global_clock_enable => do_tdl[0][0][1][3].ENA
global_clock_enable => do_tdl[0][0][1][4].ENA
global_clock_enable => do_tdl[0][0][1][5].ENA
global_clock_enable => do_tdl[0][0][1][6].ENA
global_clock_enable => do_tdl[0][0][1][7].ENA
global_clock_enable => do_tdl[0][0][0][0].ENA
global_clock_enable => do_tdl[0][0][0][1].ENA
global_clock_enable => do_tdl[0][0][0][2].ENA
global_clock_enable => do_tdl[0][0][0][3].ENA
global_clock_enable => do_tdl[0][0][0][4].ENA
global_clock_enable => do_tdl[0][0][0][5].ENA
global_clock_enable => do_tdl[0][0][0][6].ENA
global_clock_enable => do_tdl[0][0][0][7].ENA
global_clock_enable => butterfly_st2[3][1][0].ENA
global_clock_enable => butterfly_st2[3][1][1].ENA
global_clock_enable => butterfly_st2[3][1][2].ENA
global_clock_enable => butterfly_st2[3][1][3].ENA
global_clock_enable => butterfly_st2[3][1][4].ENA
global_clock_enable => butterfly_st2[3][1][5].ENA
global_clock_enable => butterfly_st2[3][1][6].ENA
global_clock_enable => butterfly_st2[3][1][7].ENA
global_clock_enable => butterfly_st2[3][1][8].ENA
global_clock_enable => butterfly_st2[3][1][9].ENA
global_clock_enable => butterfly_st2[3][0][0].ENA
global_clock_enable => butterfly_st2[3][0][1].ENA
global_clock_enable => butterfly_st2[3][0][2].ENA
global_clock_enable => butterfly_st2[3][0][3].ENA
global_clock_enable => butterfly_st2[3][0][4].ENA
global_clock_enable => butterfly_st2[3][0][5].ENA
global_clock_enable => butterfly_st2[3][0][6].ENA
global_clock_enable => butterfly_st2[3][0][7].ENA
global_clock_enable => butterfly_st2[3][0][8].ENA
global_clock_enable => butterfly_st2[3][0][9].ENA
global_clock_enable => butterfly_st2[2][1][0].ENA
global_clock_enable => butterfly_st2[2][1][1].ENA
global_clock_enable => butterfly_st2[2][1][2].ENA
global_clock_enable => butterfly_st2[2][1][3].ENA
global_clock_enable => butterfly_st2[2][1][4].ENA
global_clock_enable => butterfly_st2[2][1][5].ENA
global_clock_enable => butterfly_st2[2][1][6].ENA
global_clock_enable => butterfly_st2[2][1][7].ENA
global_clock_enable => butterfly_st2[2][1][8].ENA
global_clock_enable => butterfly_st2[2][1][9].ENA
global_clock_enable => butterfly_st2[2][0][0].ENA
global_clock_enable => butterfly_st2[2][0][1].ENA
global_clock_enable => butterfly_st2[2][0][2].ENA
global_clock_enable => butterfly_st2[2][0][3].ENA
global_clock_enable => butterfly_st2[2][0][4].ENA
global_clock_enable => butterfly_st2[2][0][5].ENA
global_clock_enable => butterfly_st2[2][0][6].ENA
global_clock_enable => butterfly_st2[2][0][7].ENA
global_clock_enable => butterfly_st2[2][0][8].ENA
global_clock_enable => butterfly_st2[2][0][9].ENA
global_clock_enable => butterfly_st2[1][1][0].ENA
global_clock_enable => butterfly_st2[1][1][1].ENA
global_clock_enable => butterfly_st2[1][1][2].ENA
global_clock_enable => butterfly_st2[1][1][3].ENA
global_clock_enable => butterfly_st2[1][1][4].ENA
global_clock_enable => butterfly_st2[1][1][5].ENA
global_clock_enable => butterfly_st2[1][1][6].ENA
global_clock_enable => butterfly_st2[1][1][7].ENA
global_clock_enable => butterfly_st2[1][1][8].ENA
global_clock_enable => butterfly_st2[1][1][9].ENA
global_clock_enable => butterfly_st2[1][0][0].ENA
global_clock_enable => butterfly_st2[1][0][1].ENA
global_clock_enable => butterfly_st2[1][0][2].ENA
global_clock_enable => butterfly_st2[1][0][3].ENA
global_clock_enable => butterfly_st2[1][0][4].ENA
global_clock_enable => butterfly_st2[1][0][5].ENA
global_clock_enable => butterfly_st2[1][0][6].ENA
global_clock_enable => butterfly_st2[1][0][7].ENA
global_clock_enable => butterfly_st2[1][0][8].ENA
global_clock_enable => butterfly_st2[1][0][9].ENA
global_clock_enable => butterfly_st2[0][1][0].ENA
global_clock_enable => butterfly_st2[0][1][1].ENA
global_clock_enable => butterfly_st2[0][1][2].ENA
global_clock_enable => butterfly_st2[0][1][3].ENA
global_clock_enable => butterfly_st2[0][1][4].ENA
global_clock_enable => butterfly_st2[0][1][5].ENA
global_clock_enable => butterfly_st2[0][1][6].ENA
global_clock_enable => butterfly_st2[0][1][7].ENA
global_clock_enable => butterfly_st2[0][1][8].ENA
global_clock_enable => butterfly_st2[0][1][9].ENA
global_clock_enable => butterfly_st2[0][0][0].ENA
global_clock_enable => butterfly_st2[0][0][1].ENA
global_clock_enable => butterfly_st2[0][0][2].ENA
global_clock_enable => butterfly_st2[0][0][3].ENA
global_clock_enable => butterfly_st2[0][0][4].ENA
global_clock_enable => butterfly_st2[0][0][5].ENA
global_clock_enable => butterfly_st2[0][0][6].ENA
global_clock_enable => butterfly_st2[0][0][7].ENA
global_clock_enable => butterfly_st2[0][0][8].ENA
global_clock_enable => butterfly_st2[0][0][9].ENA
global_clock_enable => butterfly_st1[3][1][0].ENA
global_clock_enable => butterfly_st1[3][1][1].ENA
global_clock_enable => butterfly_st1[3][1][2].ENA
global_clock_enable => butterfly_st1[3][1][3].ENA
global_clock_enable => butterfly_st1[3][1][4].ENA
global_clock_enable => butterfly_st1[3][1][5].ENA
global_clock_enable => butterfly_st1[3][1][6].ENA
global_clock_enable => butterfly_st1[3][1][7].ENA
global_clock_enable => butterfly_st1[3][1][8].ENA
global_clock_enable => butterfly_st1[3][0][0].ENA
global_clock_enable => butterfly_st1[3][0][1].ENA
global_clock_enable => butterfly_st1[3][0][2].ENA
global_clock_enable => butterfly_st1[3][0][3].ENA
global_clock_enable => butterfly_st1[3][0][4].ENA
global_clock_enable => butterfly_st1[3][0][5].ENA
global_clock_enable => butterfly_st1[3][0][6].ENA
global_clock_enable => butterfly_st1[3][0][7].ENA
global_clock_enable => butterfly_st1[3][0][8].ENA
global_clock_enable => butterfly_st1[2][1][0].ENA
global_clock_enable => butterfly_st1[2][1][1].ENA
global_clock_enable => butterfly_st1[2][1][2].ENA
global_clock_enable => butterfly_st1[2][1][3].ENA
global_clock_enable => butterfly_st1[2][1][4].ENA
global_clock_enable => butterfly_st1[2][1][5].ENA
global_clock_enable => butterfly_st1[2][1][6].ENA
global_clock_enable => butterfly_st1[2][1][7].ENA
global_clock_enable => butterfly_st1[2][1][8].ENA
global_clock_enable => butterfly_st1[2][0][0].ENA
global_clock_enable => butterfly_st1[2][0][1].ENA
global_clock_enable => butterfly_st1[2][0][2].ENA
global_clock_enable => butterfly_st1[2][0][3].ENA
global_clock_enable => butterfly_st1[2][0][4].ENA
global_clock_enable => butterfly_st1[2][0][5].ENA
global_clock_enable => butterfly_st1[2][0][6].ENA
global_clock_enable => butterfly_st1[2][0][7].ENA
global_clock_enable => butterfly_st1[2][0][8].ENA
global_clock_enable => butterfly_st1[1][1][0].ENA
global_clock_enable => butterfly_st1[1][1][1].ENA
global_clock_enable => butterfly_st1[1][1][2].ENA
global_clock_enable => butterfly_st1[1][1][3].ENA
global_clock_enable => butterfly_st1[1][1][4].ENA
global_clock_enable => butterfly_st1[1][1][5].ENA
global_clock_enable => butterfly_st1[1][1][6].ENA
global_clock_enable => butterfly_st1[1][1][7].ENA
global_clock_enable => butterfly_st1[1][1][8].ENA
global_clock_enable => butterfly_st1[1][0][0].ENA
global_clock_enable => butterfly_st1[1][0][1].ENA
global_clock_enable => butterfly_st1[1][0][2].ENA
global_clock_enable => butterfly_st1[1][0][3].ENA
global_clock_enable => butterfly_st1[1][0][4].ENA
global_clock_enable => butterfly_st1[1][0][5].ENA
global_clock_enable => butterfly_st1[1][0][6].ENA
global_clock_enable => butterfly_st1[1][0][7].ENA
global_clock_enable => butterfly_st1[1][0][8].ENA
global_clock_enable => butterfly_st1[0][1][0].ENA
global_clock_enable => butterfly_st1[0][1][1].ENA
global_clock_enable => butterfly_st1[0][1][2].ENA
global_clock_enable => butterfly_st1[0][1][3].ENA
global_clock_enable => butterfly_st1[0][1][4].ENA
global_clock_enable => butterfly_st1[0][1][5].ENA
global_clock_enable => butterfly_st1[0][1][6].ENA
global_clock_enable => butterfly_st1[0][1][7].ENA
global_clock_enable => butterfly_st1[0][1][8].ENA
global_clock_enable => butterfly_st1[0][0][0].ENA
global_clock_enable => butterfly_st1[0][0][1].ENA
global_clock_enable => butterfly_st1[0][0][2].ENA
global_clock_enable => butterfly_st1[0][0][3].ENA
global_clock_enable => butterfly_st1[0][0][4].ENA
global_clock_enable => butterfly_st1[0][0][5].ENA
global_clock_enable => butterfly_st1[0][0][6].ENA
global_clock_enable => butterfly_st1[0][0][7].ENA
global_clock_enable => butterfly_st1[0][0][8].ENA
clk => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:0:u0.clk
clk => reg_no_twiddle[6][1][0].CLK
clk => reg_no_twiddle[6][1][1].CLK
clk => reg_no_twiddle[6][1][2].CLK
clk => reg_no_twiddle[6][1][3].CLK
clk => reg_no_twiddle[6][1][4].CLK
clk => reg_no_twiddle[6][1][5].CLK
clk => reg_no_twiddle[6][1][6].CLK
clk => reg_no_twiddle[6][1][7].CLK
clk => reg_no_twiddle[6][0][0].CLK
clk => reg_no_twiddle[6][0][1].CLK
clk => reg_no_twiddle[6][0][2].CLK
clk => reg_no_twiddle[6][0][3].CLK
clk => reg_no_twiddle[6][0][4].CLK
clk => reg_no_twiddle[6][0][5].CLK
clk => reg_no_twiddle[6][0][6].CLK
clk => reg_no_twiddle[6][0][7].CLK
clk => reg_no_twiddle[5][1][0].CLK
clk => reg_no_twiddle[5][1][1].CLK
clk => reg_no_twiddle[5][1][2].CLK
clk => reg_no_twiddle[5][1][3].CLK
clk => reg_no_twiddle[5][1][4].CLK
clk => reg_no_twiddle[5][1][5].CLK
clk => reg_no_twiddle[5][1][6].CLK
clk => reg_no_twiddle[5][1][7].CLK
clk => reg_no_twiddle[5][0][0].CLK
clk => reg_no_twiddle[5][0][1].CLK
clk => reg_no_twiddle[5][0][2].CLK
clk => reg_no_twiddle[5][0][3].CLK
clk => reg_no_twiddle[5][0][4].CLK
clk => reg_no_twiddle[5][0][5].CLK
clk => reg_no_twiddle[5][0][6].CLK
clk => reg_no_twiddle[5][0][7].CLK
clk => reg_no_twiddle[4][1][0].CLK
clk => reg_no_twiddle[4][1][1].CLK
clk => reg_no_twiddle[4][1][2].CLK
clk => reg_no_twiddle[4][1][3].CLK
clk => reg_no_twiddle[4][1][4].CLK
clk => reg_no_twiddle[4][1][5].CLK
clk => reg_no_twiddle[4][1][6].CLK
clk => reg_no_twiddle[4][1][7].CLK
clk => reg_no_twiddle[4][0][0].CLK
clk => reg_no_twiddle[4][0][1].CLK
clk => reg_no_twiddle[4][0][2].CLK
clk => reg_no_twiddle[4][0][3].CLK
clk => reg_no_twiddle[4][0][4].CLK
clk => reg_no_twiddle[4][0][5].CLK
clk => reg_no_twiddle[4][0][6].CLK
clk => reg_no_twiddle[4][0][7].CLK
clk => reg_no_twiddle[3][1][0].CLK
clk => reg_no_twiddle[3][1][1].CLK
clk => reg_no_twiddle[3][1][2].CLK
clk => reg_no_twiddle[3][1][3].CLK
clk => reg_no_twiddle[3][1][4].CLK
clk => reg_no_twiddle[3][1][5].CLK
clk => reg_no_twiddle[3][1][6].CLK
clk => reg_no_twiddle[3][1][7].CLK
clk => reg_no_twiddle[3][0][0].CLK
clk => reg_no_twiddle[3][0][1].CLK
clk => reg_no_twiddle[3][0][2].CLK
clk => reg_no_twiddle[3][0][3].CLK
clk => reg_no_twiddle[3][0][4].CLK
clk => reg_no_twiddle[3][0][5].CLK
clk => reg_no_twiddle[3][0][6].CLK
clk => reg_no_twiddle[3][0][7].CLK
clk => reg_no_twiddle[2][1][0].CLK
clk => reg_no_twiddle[2][1][1].CLK
clk => reg_no_twiddle[2][1][2].CLK
clk => reg_no_twiddle[2][1][3].CLK
clk => reg_no_twiddle[2][1][4].CLK
clk => reg_no_twiddle[2][1][5].CLK
clk => reg_no_twiddle[2][1][6].CLK
clk => reg_no_twiddle[2][1][7].CLK
clk => reg_no_twiddle[2][0][0].CLK
clk => reg_no_twiddle[2][0][1].CLK
clk => reg_no_twiddle[2][0][2].CLK
clk => reg_no_twiddle[2][0][3].CLK
clk => reg_no_twiddle[2][0][4].CLK
clk => reg_no_twiddle[2][0][5].CLK
clk => reg_no_twiddle[2][0][6].CLK
clk => reg_no_twiddle[2][0][7].CLK
clk => reg_no_twiddle[1][1][0].CLK
clk => reg_no_twiddle[1][1][1].CLK
clk => reg_no_twiddle[1][1][2].CLK
clk => reg_no_twiddle[1][1][3].CLK
clk => reg_no_twiddle[1][1][4].CLK
clk => reg_no_twiddle[1][1][5].CLK
clk => reg_no_twiddle[1][1][6].CLK
clk => reg_no_twiddle[1][1][7].CLK
clk => reg_no_twiddle[1][0][0].CLK
clk => reg_no_twiddle[1][0][1].CLK
clk => reg_no_twiddle[1][0][2].CLK
clk => reg_no_twiddle[1][0][3].CLK
clk => reg_no_twiddle[1][0][4].CLK
clk => reg_no_twiddle[1][0][5].CLK
clk => reg_no_twiddle[1][0][6].CLK
clk => reg_no_twiddle[1][0][7].CLK
clk => reg_no_twiddle[0][1][0].CLK
clk => reg_no_twiddle[0][1][1].CLK
clk => reg_no_twiddle[0][1][2].CLK
clk => reg_no_twiddle[0][1][3].CLK
clk => reg_no_twiddle[0][1][4].CLK
clk => reg_no_twiddle[0][1][5].CLK
clk => reg_no_twiddle[0][1][6].CLK
clk => reg_no_twiddle[0][1][7].CLK
clk => reg_no_twiddle[0][0][0].CLK
clk => reg_no_twiddle[0][0][1].CLK
clk => reg_no_twiddle[0][0][2].CLK
clk => reg_no_twiddle[0][0][3].CLK
clk => reg_no_twiddle[0][0][4].CLK
clk => reg_no_twiddle[0][0][5].CLK
clk => reg_no_twiddle[0][0][6].CLK
clk => reg_no_twiddle[0][0][7].CLK
clk => gap_reg.CLK
clk => blk_done_vec[0].CLK
clk => blk_done_vec[1].CLK
clk => blk_done_vec[2].CLK
clk => next_pass_vec[0].CLK
clk => next_pass_vec[1].CLK
clk => next_pass_vec[2].CLK
clk => state_cnt[0].CLK
clk => state_cnt[1].CLK
clk => state_cnt[2].CLK
clk => state_cnt[3].CLK
clk => state_cnt[4].CLK
clk => state_cnt[5].CLK
clk => scale_dft_o_en.CLK
clk => block_dft_i_en.CLK
clk => enable_op.CLK
clk => gain_out_4pts[0].CLK
clk => gain_out_4pts[1].CLK
clk => gain_out_4pts[2].CLK
clk => gain_out_4pts[3].CLK
clk => do_tdl[3][1][3][0].CLK
clk => do_tdl[3][1][3][1].CLK
clk => do_tdl[3][1][3][2].CLK
clk => do_tdl[3][1][3][3].CLK
clk => do_tdl[3][1][3][4].CLK
clk => do_tdl[3][1][3][5].CLK
clk => do_tdl[3][1][3][6].CLK
clk => do_tdl[3][1][3][7].CLK
clk => do_tdl[3][1][2][0].CLK
clk => do_tdl[3][1][2][1].CLK
clk => do_tdl[3][1][2][2].CLK
clk => do_tdl[3][1][2][3].CLK
clk => do_tdl[3][1][2][4].CLK
clk => do_tdl[3][1][2][5].CLK
clk => do_tdl[3][1][2][6].CLK
clk => do_tdl[3][1][2][7].CLK
clk => do_tdl[3][1][1][0].CLK
clk => do_tdl[3][1][1][1].CLK
clk => do_tdl[3][1][1][2].CLK
clk => do_tdl[3][1][1][3].CLK
clk => do_tdl[3][1][1][4].CLK
clk => do_tdl[3][1][1][5].CLK
clk => do_tdl[3][1][1][6].CLK
clk => do_tdl[3][1][1][7].CLK
clk => do_tdl[3][1][0][0].CLK
clk => do_tdl[3][1][0][1].CLK
clk => do_tdl[3][1][0][2].CLK
clk => do_tdl[3][1][0][3].CLK
clk => do_tdl[3][1][0][4].CLK
clk => do_tdl[3][1][0][5].CLK
clk => do_tdl[3][1][0][6].CLK
clk => do_tdl[3][1][0][7].CLK
clk => do_tdl[3][0][3][0].CLK
clk => do_tdl[3][0][3][1].CLK
clk => do_tdl[3][0][3][2].CLK
clk => do_tdl[3][0][3][3].CLK
clk => do_tdl[3][0][3][4].CLK
clk => do_tdl[3][0][3][5].CLK
clk => do_tdl[3][0][3][6].CLK
clk => do_tdl[3][0][3][7].CLK
clk => do_tdl[3][0][2][0].CLK
clk => do_tdl[3][0][2][1].CLK
clk => do_tdl[3][0][2][2].CLK
clk => do_tdl[3][0][2][3].CLK
clk => do_tdl[3][0][2][4].CLK
clk => do_tdl[3][0][2][5].CLK
clk => do_tdl[3][0][2][6].CLK
clk => do_tdl[3][0][2][7].CLK
clk => do_tdl[3][0][1][0].CLK
clk => do_tdl[3][0][1][1].CLK
clk => do_tdl[3][0][1][2].CLK
clk => do_tdl[3][0][1][3].CLK
clk => do_tdl[3][0][1][4].CLK
clk => do_tdl[3][0][1][5].CLK
clk => do_tdl[3][0][1][6].CLK
clk => do_tdl[3][0][1][7].CLK
clk => do_tdl[3][0][0][0].CLK
clk => do_tdl[3][0][0][1].CLK
clk => do_tdl[3][0][0][2].CLK
clk => do_tdl[3][0][0][3].CLK
clk => do_tdl[3][0][0][4].CLK
clk => do_tdl[3][0][0][5].CLK
clk => do_tdl[3][0][0][6].CLK
clk => do_tdl[3][0][0][7].CLK
clk => do_tdl[2][1][3][0].CLK
clk => do_tdl[2][1][3][1].CLK
clk => do_tdl[2][1][3][2].CLK
clk => do_tdl[2][1][3][3].CLK
clk => do_tdl[2][1][3][4].CLK
clk => do_tdl[2][1][3][5].CLK
clk => do_tdl[2][1][3][6].CLK
clk => do_tdl[2][1][3][7].CLK
clk => do_tdl[2][1][2][0].CLK
clk => do_tdl[2][1][2][1].CLK
clk => do_tdl[2][1][2][2].CLK
clk => do_tdl[2][1][2][3].CLK
clk => do_tdl[2][1][2][4].CLK
clk => do_tdl[2][1][2][5].CLK
clk => do_tdl[2][1][2][6].CLK
clk => do_tdl[2][1][2][7].CLK
clk => do_tdl[2][1][1][0].CLK
clk => do_tdl[2][1][1][1].CLK
clk => do_tdl[2][1][1][2].CLK
clk => do_tdl[2][1][1][3].CLK
clk => do_tdl[2][1][1][4].CLK
clk => do_tdl[2][1][1][5].CLK
clk => do_tdl[2][1][1][6].CLK
clk => do_tdl[2][1][1][7].CLK
clk => do_tdl[2][1][0][0].CLK
clk => do_tdl[2][1][0][1].CLK
clk => do_tdl[2][1][0][2].CLK
clk => do_tdl[2][1][0][3].CLK
clk => do_tdl[2][1][0][4].CLK
clk => do_tdl[2][1][0][5].CLK
clk => do_tdl[2][1][0][6].CLK
clk => do_tdl[2][1][0][7].CLK
clk => do_tdl[2][0][3][0].CLK
clk => do_tdl[2][0][3][1].CLK
clk => do_tdl[2][0][3][2].CLK
clk => do_tdl[2][0][3][3].CLK
clk => do_tdl[2][0][3][4].CLK
clk => do_tdl[2][0][3][5].CLK
clk => do_tdl[2][0][3][6].CLK
clk => do_tdl[2][0][3][7].CLK
clk => do_tdl[2][0][2][0].CLK
clk => do_tdl[2][0][2][1].CLK
clk => do_tdl[2][0][2][2].CLK
clk => do_tdl[2][0][2][3].CLK
clk => do_tdl[2][0][2][4].CLK
clk => do_tdl[2][0][2][5].CLK
clk => do_tdl[2][0][2][6].CLK
clk => do_tdl[2][0][2][7].CLK
clk => do_tdl[2][0][1][0].CLK
clk => do_tdl[2][0][1][1].CLK
clk => do_tdl[2][0][1][2].CLK
clk => do_tdl[2][0][1][3].CLK
clk => do_tdl[2][0][1][4].CLK
clk => do_tdl[2][0][1][5].CLK
clk => do_tdl[2][0][1][6].CLK
clk => do_tdl[2][0][1][7].CLK
clk => do_tdl[2][0][0][0].CLK
clk => do_tdl[2][0][0][1].CLK
clk => do_tdl[2][0][0][2].CLK
clk => do_tdl[2][0][0][3].CLK
clk => do_tdl[2][0][0][4].CLK
clk => do_tdl[2][0][0][5].CLK
clk => do_tdl[2][0][0][6].CLK
clk => do_tdl[2][0][0][7].CLK
clk => do_tdl[1][1][3][0].CLK
clk => do_tdl[1][1][3][1].CLK
clk => do_tdl[1][1][3][2].CLK
clk => do_tdl[1][1][3][3].CLK
clk => do_tdl[1][1][3][4].CLK
clk => do_tdl[1][1][3][5].CLK
clk => do_tdl[1][1][3][6].CLK
clk => do_tdl[1][1][3][7].CLK
clk => do_tdl[1][1][2][0].CLK
clk => do_tdl[1][1][2][1].CLK
clk => do_tdl[1][1][2][2].CLK
clk => do_tdl[1][1][2][3].CLK
clk => do_tdl[1][1][2][4].CLK
clk => do_tdl[1][1][2][5].CLK
clk => do_tdl[1][1][2][6].CLK
clk => do_tdl[1][1][2][7].CLK
clk => do_tdl[1][1][1][0].CLK
clk => do_tdl[1][1][1][1].CLK
clk => do_tdl[1][1][1][2].CLK
clk => do_tdl[1][1][1][3].CLK
clk => do_tdl[1][1][1][4].CLK
clk => do_tdl[1][1][1][5].CLK
clk => do_tdl[1][1][1][6].CLK
clk => do_tdl[1][1][1][7].CLK
clk => do_tdl[1][1][0][0].CLK
clk => do_tdl[1][1][0][1].CLK
clk => do_tdl[1][1][0][2].CLK
clk => do_tdl[1][1][0][3].CLK
clk => do_tdl[1][1][0][4].CLK
clk => do_tdl[1][1][0][5].CLK
clk => do_tdl[1][1][0][6].CLK
clk => do_tdl[1][1][0][7].CLK
clk => do_tdl[1][0][3][0].CLK
clk => do_tdl[1][0][3][1].CLK
clk => do_tdl[1][0][3][2].CLK
clk => do_tdl[1][0][3][3].CLK
clk => do_tdl[1][0][3][4].CLK
clk => do_tdl[1][0][3][5].CLK
clk => do_tdl[1][0][3][6].CLK
clk => do_tdl[1][0][3][7].CLK
clk => do_tdl[1][0][2][0].CLK
clk => do_tdl[1][0][2][1].CLK
clk => do_tdl[1][0][2][2].CLK
clk => do_tdl[1][0][2][3].CLK
clk => do_tdl[1][0][2][4].CLK
clk => do_tdl[1][0][2][5].CLK
clk => do_tdl[1][0][2][6].CLK
clk => do_tdl[1][0][2][7].CLK
clk => do_tdl[1][0][1][0].CLK
clk => do_tdl[1][0][1][1].CLK
clk => do_tdl[1][0][1][2].CLK
clk => do_tdl[1][0][1][3].CLK
clk => do_tdl[1][0][1][4].CLK
clk => do_tdl[1][0][1][5].CLK
clk => do_tdl[1][0][1][6].CLK
clk => do_tdl[1][0][1][7].CLK
clk => do_tdl[1][0][0][0].CLK
clk => do_tdl[1][0][0][1].CLK
clk => do_tdl[1][0][0][2].CLK
clk => do_tdl[1][0][0][3].CLK
clk => do_tdl[1][0][0][4].CLK
clk => do_tdl[1][0][0][5].CLK
clk => do_tdl[1][0][0][6].CLK
clk => do_tdl[1][0][0][7].CLK
clk => do_tdl[0][1][3][0].CLK
clk => do_tdl[0][1][3][1].CLK
clk => do_tdl[0][1][3][2].CLK
clk => do_tdl[0][1][3][3].CLK
clk => do_tdl[0][1][3][4].CLK
clk => do_tdl[0][1][3][5].CLK
clk => do_tdl[0][1][3][6].CLK
clk => do_tdl[0][1][3][7].CLK
clk => do_tdl[0][1][2][0].CLK
clk => do_tdl[0][1][2][1].CLK
clk => do_tdl[0][1][2][2].CLK
clk => do_tdl[0][1][2][3].CLK
clk => do_tdl[0][1][2][4].CLK
clk => do_tdl[0][1][2][5].CLK
clk => do_tdl[0][1][2][6].CLK
clk => do_tdl[0][1][2][7].CLK
clk => do_tdl[0][1][1][0].CLK
clk => do_tdl[0][1][1][1].CLK
clk => do_tdl[0][1][1][2].CLK
clk => do_tdl[0][1][1][3].CLK
clk => do_tdl[0][1][1][4].CLK
clk => do_tdl[0][1][1][5].CLK
clk => do_tdl[0][1][1][6].CLK
clk => do_tdl[0][1][1][7].CLK
clk => do_tdl[0][1][0][0].CLK
clk => do_tdl[0][1][0][1].CLK
clk => do_tdl[0][1][0][2].CLK
clk => do_tdl[0][1][0][3].CLK
clk => do_tdl[0][1][0][4].CLK
clk => do_tdl[0][1][0][5].CLK
clk => do_tdl[0][1][0][6].CLK
clk => do_tdl[0][1][0][7].CLK
clk => do_tdl[0][0][3][0].CLK
clk => do_tdl[0][0][3][1].CLK
clk => do_tdl[0][0][3][2].CLK
clk => do_tdl[0][0][3][3].CLK
clk => do_tdl[0][0][3][4].CLK
clk => do_tdl[0][0][3][5].CLK
clk => do_tdl[0][0][3][6].CLK
clk => do_tdl[0][0][3][7].CLK
clk => do_tdl[0][0][2][0].CLK
clk => do_tdl[0][0][2][1].CLK
clk => do_tdl[0][0][2][2].CLK
clk => do_tdl[0][0][2][3].CLK
clk => do_tdl[0][0][2][4].CLK
clk => do_tdl[0][0][2][5].CLK
clk => do_tdl[0][0][2][6].CLK
clk => do_tdl[0][0][2][7].CLK
clk => do_tdl[0][0][1][0].CLK
clk => do_tdl[0][0][1][1].CLK
clk => do_tdl[0][0][1][2].CLK
clk => do_tdl[0][0][1][3].CLK
clk => do_tdl[0][0][1][4].CLK
clk => do_tdl[0][0][1][5].CLK
clk => do_tdl[0][0][1][6].CLK
clk => do_tdl[0][0][1][7].CLK
clk => do_tdl[0][0][0][0].CLK
clk => do_tdl[0][0][0][1].CLK
clk => do_tdl[0][0][0][2].CLK
clk => do_tdl[0][0][0][3].CLK
clk => do_tdl[0][0][0][4].CLK
clk => do_tdl[0][0][0][5].CLK
clk => do_tdl[0][0][0][6].CLK
clk => do_tdl[0][0][0][7].CLK
clk => butterfly_st2[3][1][0].CLK
clk => butterfly_st2[3][1][1].CLK
clk => butterfly_st2[3][1][2].CLK
clk => butterfly_st2[3][1][3].CLK
clk => butterfly_st2[3][1][4].CLK
clk => butterfly_st2[3][1][5].CLK
clk => butterfly_st2[3][1][6].CLK
clk => butterfly_st2[3][1][7].CLK
clk => butterfly_st2[3][1][8].CLK
clk => butterfly_st2[3][1][9].CLK
clk => butterfly_st2[3][0][0].CLK
clk => butterfly_st2[3][0][1].CLK
clk => butterfly_st2[3][0][2].CLK
clk => butterfly_st2[3][0][3].CLK
clk => butterfly_st2[3][0][4].CLK
clk => butterfly_st2[3][0][5].CLK
clk => butterfly_st2[3][0][6].CLK
clk => butterfly_st2[3][0][7].CLK
clk => butterfly_st2[3][0][8].CLK
clk => butterfly_st2[3][0][9].CLK
clk => butterfly_st2[2][1][0].CLK
clk => butterfly_st2[2][1][1].CLK
clk => butterfly_st2[2][1][2].CLK
clk => butterfly_st2[2][1][3].CLK
clk => butterfly_st2[2][1][4].CLK
clk => butterfly_st2[2][1][5].CLK
clk => butterfly_st2[2][1][6].CLK
clk => butterfly_st2[2][1][7].CLK
clk => butterfly_st2[2][1][8].CLK
clk => butterfly_st2[2][1][9].CLK
clk => butterfly_st2[2][0][0].CLK
clk => butterfly_st2[2][0][1].CLK
clk => butterfly_st2[2][0][2].CLK
clk => butterfly_st2[2][0][3].CLK
clk => butterfly_st2[2][0][4].CLK
clk => butterfly_st2[2][0][5].CLK
clk => butterfly_st2[2][0][6].CLK
clk => butterfly_st2[2][0][7].CLK
clk => butterfly_st2[2][0][8].CLK
clk => butterfly_st2[2][0][9].CLK
clk => butterfly_st2[1][1][0].CLK
clk => butterfly_st2[1][1][1].CLK
clk => butterfly_st2[1][1][2].CLK
clk => butterfly_st2[1][1][3].CLK
clk => butterfly_st2[1][1][4].CLK
clk => butterfly_st2[1][1][5].CLK
clk => butterfly_st2[1][1][6].CLK
clk => butterfly_st2[1][1][7].CLK
clk => butterfly_st2[1][1][8].CLK
clk => butterfly_st2[1][1][9].CLK
clk => butterfly_st2[1][0][0].CLK
clk => butterfly_st2[1][0][1].CLK
clk => butterfly_st2[1][0][2].CLK
clk => butterfly_st2[1][0][3].CLK
clk => butterfly_st2[1][0][4].CLK
clk => butterfly_st2[1][0][5].CLK
clk => butterfly_st2[1][0][6].CLK
clk => butterfly_st2[1][0][7].CLK
clk => butterfly_st2[1][0][8].CLK
clk => butterfly_st2[1][0][9].CLK
clk => butterfly_st2[0][1][0].CLK
clk => butterfly_st2[0][1][1].CLK
clk => butterfly_st2[0][1][2].CLK
clk => butterfly_st2[0][1][3].CLK
clk => butterfly_st2[0][1][4].CLK
clk => butterfly_st2[0][1][5].CLK
clk => butterfly_st2[0][1][6].CLK
clk => butterfly_st2[0][1][7].CLK
clk => butterfly_st2[0][1][8].CLK
clk => butterfly_st2[0][1][9].CLK
clk => butterfly_st2[0][0][0].CLK
clk => butterfly_st2[0][0][1].CLK
clk => butterfly_st2[0][0][2].CLK
clk => butterfly_st2[0][0][3].CLK
clk => butterfly_st2[0][0][4].CLK
clk => butterfly_st2[0][0][5].CLK
clk => butterfly_st2[0][0][6].CLK
clk => butterfly_st2[0][0][7].CLK
clk => butterfly_st2[0][0][8].CLK
clk => butterfly_st2[0][0][9].CLK
clk => butterfly_st1[3][1][0].CLK
clk => butterfly_st1[3][1][1].CLK
clk => butterfly_st1[3][1][2].CLK
clk => butterfly_st1[3][1][3].CLK
clk => butterfly_st1[3][1][4].CLK
clk => butterfly_st1[3][1][5].CLK
clk => butterfly_st1[3][1][6].CLK
clk => butterfly_st1[3][1][7].CLK
clk => butterfly_st1[3][1][8].CLK
clk => butterfly_st1[3][0][0].CLK
clk => butterfly_st1[3][0][1].CLK
clk => butterfly_st1[3][0][2].CLK
clk => butterfly_st1[3][0][3].CLK
clk => butterfly_st1[3][0][4].CLK
clk => butterfly_st1[3][0][5].CLK
clk => butterfly_st1[3][0][6].CLK
clk => butterfly_st1[3][0][7].CLK
clk => butterfly_st1[3][0][8].CLK
clk => butterfly_st1[2][1][0].CLK
clk => butterfly_st1[2][1][1].CLK
clk => butterfly_st1[2][1][2].CLK
clk => butterfly_st1[2][1][3].CLK
clk => butterfly_st1[2][1][4].CLK
clk => butterfly_st1[2][1][5].CLK
clk => butterfly_st1[2][1][6].CLK
clk => butterfly_st1[2][1][7].CLK
clk => butterfly_st1[2][1][8].CLK
clk => butterfly_st1[2][0][0].CLK
clk => butterfly_st1[2][0][1].CLK
clk => butterfly_st1[2][0][2].CLK
clk => butterfly_st1[2][0][3].CLK
clk => butterfly_st1[2][0][4].CLK
clk => butterfly_st1[2][0][5].CLK
clk => butterfly_st1[2][0][6].CLK
clk => butterfly_st1[2][0][7].CLK
clk => butterfly_st1[2][0][8].CLK
clk => butterfly_st1[1][1][0].CLK
clk => butterfly_st1[1][1][1].CLK
clk => butterfly_st1[1][1][2].CLK
clk => butterfly_st1[1][1][3].CLK
clk => butterfly_st1[1][1][4].CLK
clk => butterfly_st1[1][1][5].CLK
clk => butterfly_st1[1][1][6].CLK
clk => butterfly_st1[1][1][7].CLK
clk => butterfly_st1[1][1][8].CLK
clk => butterfly_st1[1][0][0].CLK
clk => butterfly_st1[1][0][1].CLK
clk => butterfly_st1[1][0][2].CLK
clk => butterfly_st1[1][0][3].CLK
clk => butterfly_st1[1][0][4].CLK
clk => butterfly_st1[1][0][5].CLK
clk => butterfly_st1[1][0][6].CLK
clk => butterfly_st1[1][0][7].CLK
clk => butterfly_st1[1][0][8].CLK
clk => butterfly_st1[0][1][0].CLK
clk => butterfly_st1[0][1][1].CLK
clk => butterfly_st1[0][1][2].CLK
clk => butterfly_st1[0][1][3].CLK
clk => butterfly_st1[0][1][4].CLK
clk => butterfly_st1[0][1][5].CLK
clk => butterfly_st1[0][1][6].CLK
clk => butterfly_st1[0][1][7].CLK
clk => butterfly_st1[0][1][8].CLK
clk => butterfly_st1[0][0][0].CLK
clk => butterfly_st1[0][0][1].CLK
clk => butterfly_st1[0][0][2].CLK
clk => butterfly_st1[0][0][3].CLK
clk => butterfly_st1[0][0][4].CLK
clk => butterfly_st1[0][0][5].CLK
clk => butterfly_st1[0][0][6].CLK
clk => butterfly_st1[0][0][7].CLK
clk => butterfly_st1[0][0][8].CLK
clk => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:0:u1.clk
clk => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:1:u0.clk
clk => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:1:u1.clk
clk => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:2:u0.clk
clk => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:2:u1.clk
clk => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:3:u0.clk
clk => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:3:u1.clk
clk => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.clk
clk => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.clk
clk => asj_fft_bfp_o_fft_111:gen_cont:bfp_detect.clk
clk => asj_fft_bfp_o_1pt_fft_111:gen_cont:bfp_detect_1pt.clk
clk => asj_fft_tdl_bit_fft_111:gen_cont:delay_next_blk.clk
clk => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.clk
clk => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.clk
clk => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.clk
clk => sdft~1.DATAIN
clken => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:0:u0.clken
clken => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:0:u1.clken
clken => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:1:u0.clken
clken => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:1:u1.clken
clken => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:2:u0.clken
clken => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:2:u1.clken
clken => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:3:u0.clken
clken => asj_fft_pround_fft_111:gen_full_rnd:gen_rounding_blk:3:u1.clken
clken => asj_fft_bfp_o_fft_111:gen_cont:bfp_detect.data_rdy
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => gain_out_4pts.OUTPUTSELECT
reset => gain_out_4pts.OUTPUTSELECT
reset => gain_out_4pts.OUTPUTSELECT
reset => gain_out_4pts.OUTPUTSELECT
reset => sdft.OUTPUTSELECT
reset => sdft.OUTPUTSELECT
reset => sdft.OUTPUTSELECT
reset => sdft.OUTPUTSELECT
reset => sdft.OUTPUTSELECT
reset => sdft.OUTPUTSELECT
reset => next_pass_vec.OUTPUTSELECT
reset => next_pass_vec.OUTPUTSELECT
reset => next_pass_vec.OUTPUTSELECT
reset => blk_done_vec.OUTPUTSELECT
reset => blk_done_vec.OUTPUTSELECT
reset => blk_done_vec.OUTPUTSELECT
reset => gap_reg.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => asj_fft_bfp_o_fft_111:gen_cont:bfp_detect.reset
reset => asj_fft_bfp_o_1pt_fft_111:gen_cont:bfp_detect_1pt.reset
reset => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.reset
reset => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.reset
reset => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.reset
next_pass => Selector13.IN3
next_pass => next_pass_vec.DATAA
next_pass => Selector12.IN2
next_blk => asj_fft_bfp_o_fft_111:gen_cont:bfp_detect.next_blk
next_blk => asj_fft_tdl_bit_fft_111:gen_cont:delay_next_blk.data_in
blk_done => blk_done_vec.DATAA
blk_done => gap_reg.OUTPUTSELECT
alt_slb_i[0] => slb_nm1[0].IN1
alt_slb_i[0] => slb_1pt[0].IN1
alt_slb_i[1] => slb_nm1[1].IN1
alt_slb_i[1] => slb_1pt[1].IN1
alt_slb_i[2] => slb_nm1[2].IN1
alt_slb_i[2] => slb_1pt[2].IN1
data_1_real_i[0] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_0_in[0]
data_1_real_i[1] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_0_in[1]
data_1_real_i[2] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_0_in[2]
data_1_real_i[3] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_0_in[3]
data_1_real_i[4] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_0_in[4]
data_1_real_i[5] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_0_in[5]
data_1_real_i[6] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_0_in[6]
data_1_real_i[7] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_0_in[7]
data_2_real_i[0] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_1_in[0]
data_2_real_i[1] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_1_in[1]
data_2_real_i[2] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_1_in[2]
data_2_real_i[3] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_1_in[3]
data_2_real_i[4] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_1_in[4]
data_2_real_i[5] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_1_in[5]
data_2_real_i[6] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_1_in[6]
data_2_real_i[7] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_1_in[7]
data_3_real_i[0] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_2_in[0]
data_3_real_i[1] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_2_in[1]
data_3_real_i[2] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_2_in[2]
data_3_real_i[3] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_2_in[3]
data_3_real_i[4] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_2_in[4]
data_3_real_i[5] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_2_in[5]
data_3_real_i[6] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_2_in[6]
data_3_real_i[7] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_2_in[7]
data_4_real_i[0] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_3_in[0]
data_4_real_i[1] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_3_in[1]
data_4_real_i[2] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_3_in[2]
data_4_real_i[3] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_3_in[3]
data_4_real_i[4] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_3_in[4]
data_4_real_i[5] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_3_in[5]
data_4_real_i[6] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_3_in[6]
data_4_real_i[7] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.real_bfp_3_in[7]
data_1_imag_i[0] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_0_in[0]
data_1_imag_i[1] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_0_in[1]
data_1_imag_i[2] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_0_in[2]
data_1_imag_i[3] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_0_in[3]
data_1_imag_i[4] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_0_in[4]
data_1_imag_i[5] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_0_in[5]
data_1_imag_i[6] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_0_in[6]
data_1_imag_i[7] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_0_in[7]
data_2_imag_i[0] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_1_in[0]
data_2_imag_i[1] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_1_in[1]
data_2_imag_i[2] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_1_in[2]
data_2_imag_i[3] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_1_in[3]
data_2_imag_i[4] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_1_in[4]
data_2_imag_i[5] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_1_in[5]
data_2_imag_i[6] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_1_in[6]
data_2_imag_i[7] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_1_in[7]
data_3_imag_i[0] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_2_in[0]
data_3_imag_i[1] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_2_in[1]
data_3_imag_i[2] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_2_in[2]
data_3_imag_i[3] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_2_in[3]
data_3_imag_i[4] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_2_in[4]
data_3_imag_i[5] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_2_in[5]
data_3_imag_i[6] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_2_in[6]
data_3_imag_i[7] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_2_in[7]
data_4_imag_i[0] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_3_in[0]
data_4_imag_i[1] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_3_in[1]
data_4_imag_i[2] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_3_in[2]
data_4_imag_i[3] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_3_in[3]
data_4_imag_i[4] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_3_in[4]
data_4_imag_i[5] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_3_in[5]
data_4_imag_i[6] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_3_in[6]
data_4_imag_i[7] => asj_fft_bfp_i_fft_111:gen_cont:bfp_scale.imag_bfp_3_in[7]
twid_1_real[0] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datac[0]
twid_1_real[1] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datac[1]
twid_1_real[2] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datac[2]
twid_1_real[3] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datac[3]
twid_1_real[4] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datac[4]
twid_1_real[5] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datac[5]
twid_1_real[6] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datac[6]
twid_1_real[7] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datac[7]
twid_2_real[0] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datac[0]
twid_2_real[1] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datac[1]
twid_2_real[2] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datac[2]
twid_2_real[3] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datac[3]
twid_2_real[4] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datac[4]
twid_2_real[5] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datac[5]
twid_2_real[6] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datac[6]
twid_2_real[7] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datac[7]
twid_3_real[0] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datac[0]
twid_3_real[1] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datac[1]
twid_3_real[2] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datac[2]
twid_3_real[3] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datac[3]
twid_3_real[4] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datac[4]
twid_3_real[5] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datac[5]
twid_3_real[6] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datac[6]
twid_3_real[7] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datac[7]
twid_1_imag[0] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datad[0]
twid_1_imag[1] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datad[1]
twid_1_imag[2] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datad[2]
twid_1_imag[3] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datad[3]
twid_1_imag[4] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datad[4]
twid_1_imag[5] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datad[5]
twid_1_imag[6] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datad[6]
twid_1_imag[7] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm1.datad[7]
twid_2_imag[0] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datad[0]
twid_2_imag[1] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datad[1]
twid_2_imag[2] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datad[2]
twid_2_imag[3] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datad[3]
twid_2_imag[4] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datad[4]
twid_2_imag[5] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datad[5]
twid_2_imag[6] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datad[6]
twid_2_imag[7] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm2.datad[7]
twid_3_imag[0] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datad[0]
twid_3_imag[1] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datad[1]
twid_3_imag[2] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datad[2]
twid_3_imag[3] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datad[3]
twid_3_imag[4] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datad[4]
twid_3_imag[5] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datad[5]
twid_3_imag[6] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datad[6]
twid_3_imag[7] => asj_fft_cmult_std_fft_111:gen_da0:gen_std:cm3.datad[7]
data_1_real_o[0] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_0_out[0]
data_1_real_o[1] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_0_out[1]
data_1_real_o[2] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_0_out[2]
data_1_real_o[3] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_0_out[3]
data_1_real_o[4] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_0_out[4]
data_1_real_o[5] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_0_out[5]
data_1_real_o[6] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_0_out[6]
data_1_real_o[7] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_0_out[7]
data_2_real_o[0] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_1_out[0]
data_2_real_o[1] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_1_out[1]
data_2_real_o[2] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_1_out[2]
data_2_real_o[3] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_1_out[3]
data_2_real_o[4] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_1_out[4]
data_2_real_o[5] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_1_out[5]
data_2_real_o[6] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_1_out[6]
data_2_real_o[7] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_1_out[7]
data_3_real_o[0] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_2_out[0]
data_3_real_o[1] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_2_out[1]
data_3_real_o[2] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_2_out[2]
data_3_real_o[3] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_2_out[3]
data_3_real_o[4] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_2_out[4]
data_3_real_o[5] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_2_out[5]
data_3_real_o[6] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_2_out[6]
data_3_real_o[7] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_2_out[7]
data_4_real_o[0] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_3_out[0]
data_4_real_o[1] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_3_out[1]
data_4_real_o[2] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_3_out[2]
data_4_real_o[3] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_3_out[3]
data_4_real_o[4] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_3_out[4]
data_4_real_o[5] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_3_out[5]
data_4_real_o[6] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_3_out[6]
data_4_real_o[7] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.real_bfp_3_out[7]
data_1_imag_o[0] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_0_out[0]
data_1_imag_o[1] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_0_out[1]
data_1_imag_o[2] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_0_out[2]
data_1_imag_o[3] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_0_out[3]
data_1_imag_o[4] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_0_out[4]
data_1_imag_o[5] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_0_out[5]
data_1_imag_o[6] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_0_out[6]
data_1_imag_o[7] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_0_out[7]
data_2_imag_o[0] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_1_out[0]
data_2_imag_o[1] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_1_out[1]
data_2_imag_o[2] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_1_out[2]
data_2_imag_o[3] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_1_out[3]
data_2_imag_o[4] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_1_out[4]
data_2_imag_o[5] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_1_out[5]
data_2_imag_o[6] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_1_out[6]
data_2_imag_o[7] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_1_out[7]
data_3_imag_o[0] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_2_out[0]
data_3_imag_o[1] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_2_out[1]
data_3_imag_o[2] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_2_out[2]
data_3_imag_o[3] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_2_out[3]
data_3_imag_o[4] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_2_out[4]
data_3_imag_o[5] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_2_out[5]
data_3_imag_o[6] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_2_out[6]
data_3_imag_o[7] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_2_out[7]
data_4_imag_o[0] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_3_out[0]
data_4_imag_o[1] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_3_out[1]
data_4_imag_o[2] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_3_out[2]
data_4_imag_o[3] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_3_out[3]
data_4_imag_o[4] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_3_out[4]
data_4_imag_o[5] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_3_out[5]
data_4_imag_o[6] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_3_out[6]
data_4_imag_o[7] <= asj_fft_bfp_i_fft_111:gen_cont:bfp_scale_1pt.imag_bfp_3_out[7]
alt_slb_o[0] <= asj_fft_bfp_o_fft_111:gen_cont:bfp_detect.lut_out[0]
alt_slb_o[1] <= asj_fft_bfp_o_fft_111:gen_cont:bfp_detect.lut_out[1]
alt_slb_o[2] <= asj_fft_bfp_o_fft_111:gen_cont:bfp_detect.lut_out[2]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_uij:auto_generated.dataa[0]
dataa[1] => add_sub_uij:auto_generated.dataa[1]
dataa[2] => add_sub_uij:auto_generated.dataa[2]
dataa[3] => add_sub_uij:auto_generated.dataa[3]
dataa[4] => add_sub_uij:auto_generated.dataa[4]
dataa[5] => add_sub_uij:auto_generated.dataa[5]
dataa[6] => add_sub_uij:auto_generated.dataa[6]
dataa[7] => add_sub_uij:auto_generated.dataa[7]
dataa[8] => add_sub_uij:auto_generated.dataa[8]
dataa[9] => add_sub_uij:auto_generated.dataa[9]
dataa[10] => add_sub_uij:auto_generated.dataa[10]
datab[0] => add_sub_uij:auto_generated.datab[0]
datab[1] => add_sub_uij:auto_generated.datab[1]
datab[2] => add_sub_uij:auto_generated.datab[2]
datab[3] => add_sub_uij:auto_generated.datab[3]
datab[4] => add_sub_uij:auto_generated.datab[4]
datab[5] => add_sub_uij:auto_generated.datab[5]
datab[6] => add_sub_uij:auto_generated.datab[6]
datab[7] => add_sub_uij:auto_generated.datab[7]
datab[8] => add_sub_uij:auto_generated.datab[8]
datab[9] => add_sub_uij:auto_generated.datab[9]
datab[10] => add_sub_uij:auto_generated.datab[10]
cin => add_sub_uij:auto_generated.cin
add_sub => add_sub_uij:auto_generated.add_sub
clock => add_sub_uij:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_uij:auto_generated.clken
result[0] <= add_sub_uij:auto_generated.result[0]
result[1] <= add_sub_uij:auto_generated.result[1]
result[2] <= add_sub_uij:auto_generated.result[2]
result[3] <= add_sub_uij:auto_generated.result[3]
result[4] <= add_sub_uij:auto_generated.result[4]
result[5] <= add_sub_uij:auto_generated.result[5]
result[6] <= add_sub_uij:auto_generated.result[6]
result[7] <= add_sub_uij:auto_generated.result[7]
result[8] <= add_sub_uij:auto_generated.result[8]
result[9] <= add_sub_uij:auto_generated.result[9]
result[10] <= add_sub_uij:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_uij:auto_generated.dataa[0]
dataa[1] => add_sub_uij:auto_generated.dataa[1]
dataa[2] => add_sub_uij:auto_generated.dataa[2]
dataa[3] => add_sub_uij:auto_generated.dataa[3]
dataa[4] => add_sub_uij:auto_generated.dataa[4]
dataa[5] => add_sub_uij:auto_generated.dataa[5]
dataa[6] => add_sub_uij:auto_generated.dataa[6]
dataa[7] => add_sub_uij:auto_generated.dataa[7]
dataa[8] => add_sub_uij:auto_generated.dataa[8]
dataa[9] => add_sub_uij:auto_generated.dataa[9]
dataa[10] => add_sub_uij:auto_generated.dataa[10]
datab[0] => add_sub_uij:auto_generated.datab[0]
datab[1] => add_sub_uij:auto_generated.datab[1]
datab[2] => add_sub_uij:auto_generated.datab[2]
datab[3] => add_sub_uij:auto_generated.datab[3]
datab[4] => add_sub_uij:auto_generated.datab[4]
datab[5] => add_sub_uij:auto_generated.datab[5]
datab[6] => add_sub_uij:auto_generated.datab[6]
datab[7] => add_sub_uij:auto_generated.datab[7]
datab[8] => add_sub_uij:auto_generated.datab[8]
datab[9] => add_sub_uij:auto_generated.datab[9]
datab[10] => add_sub_uij:auto_generated.datab[10]
cin => add_sub_uij:auto_generated.cin
add_sub => add_sub_uij:auto_generated.add_sub
clock => add_sub_uij:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_uij:auto_generated.clken
result[0] <= add_sub_uij:auto_generated.result[0]
result[1] <= add_sub_uij:auto_generated.result[1]
result[2] <= add_sub_uij:auto_generated.result[2]
result[3] <= add_sub_uij:auto_generated.result[3]
result[4] <= add_sub_uij:auto_generated.result[4]
result[5] <= add_sub_uij:auto_generated.result[5]
result[6] <= add_sub_uij:auto_generated.result[6]
result[7] <= add_sub_uij:auto_generated.result[7]
result[8] <= add_sub_uij:auto_generated.result[8]
result[9] <= add_sub_uij:auto_generated.result[9]
result[10] <= add_sub_uij:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:0:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_uij:auto_generated.dataa[0]
dataa[1] => add_sub_uij:auto_generated.dataa[1]
dataa[2] => add_sub_uij:auto_generated.dataa[2]
dataa[3] => add_sub_uij:auto_generated.dataa[3]
dataa[4] => add_sub_uij:auto_generated.dataa[4]
dataa[5] => add_sub_uij:auto_generated.dataa[5]
dataa[6] => add_sub_uij:auto_generated.dataa[6]
dataa[7] => add_sub_uij:auto_generated.dataa[7]
dataa[8] => add_sub_uij:auto_generated.dataa[8]
dataa[9] => add_sub_uij:auto_generated.dataa[9]
dataa[10] => add_sub_uij:auto_generated.dataa[10]
datab[0] => add_sub_uij:auto_generated.datab[0]
datab[1] => add_sub_uij:auto_generated.datab[1]
datab[2] => add_sub_uij:auto_generated.datab[2]
datab[3] => add_sub_uij:auto_generated.datab[3]
datab[4] => add_sub_uij:auto_generated.datab[4]
datab[5] => add_sub_uij:auto_generated.datab[5]
datab[6] => add_sub_uij:auto_generated.datab[6]
datab[7] => add_sub_uij:auto_generated.datab[7]
datab[8] => add_sub_uij:auto_generated.datab[8]
datab[9] => add_sub_uij:auto_generated.datab[9]
datab[10] => add_sub_uij:auto_generated.datab[10]
cin => add_sub_uij:auto_generated.cin
add_sub => add_sub_uij:auto_generated.add_sub
clock => add_sub_uij:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_uij:auto_generated.clken
result[0] <= add_sub_uij:auto_generated.result[0]
result[1] <= add_sub_uij:auto_generated.result[1]
result[2] <= add_sub_uij:auto_generated.result[2]
result[3] <= add_sub_uij:auto_generated.result[3]
result[4] <= add_sub_uij:auto_generated.result[4]
result[5] <= add_sub_uij:auto_generated.result[5]
result[6] <= add_sub_uij:auto_generated.result[6]
result[7] <= add_sub_uij:auto_generated.result[7]
result[8] <= add_sub_uij:auto_generated.result[8]
result[9] <= add_sub_uij:auto_generated.result[9]
result[10] <= add_sub_uij:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_uij:auto_generated.dataa[0]
dataa[1] => add_sub_uij:auto_generated.dataa[1]
dataa[2] => add_sub_uij:auto_generated.dataa[2]
dataa[3] => add_sub_uij:auto_generated.dataa[3]
dataa[4] => add_sub_uij:auto_generated.dataa[4]
dataa[5] => add_sub_uij:auto_generated.dataa[5]
dataa[6] => add_sub_uij:auto_generated.dataa[6]
dataa[7] => add_sub_uij:auto_generated.dataa[7]
dataa[8] => add_sub_uij:auto_generated.dataa[8]
dataa[9] => add_sub_uij:auto_generated.dataa[9]
dataa[10] => add_sub_uij:auto_generated.dataa[10]
datab[0] => add_sub_uij:auto_generated.datab[0]
datab[1] => add_sub_uij:auto_generated.datab[1]
datab[2] => add_sub_uij:auto_generated.datab[2]
datab[3] => add_sub_uij:auto_generated.datab[3]
datab[4] => add_sub_uij:auto_generated.datab[4]
datab[5] => add_sub_uij:auto_generated.datab[5]
datab[6] => add_sub_uij:auto_generated.datab[6]
datab[7] => add_sub_uij:auto_generated.datab[7]
datab[8] => add_sub_uij:auto_generated.datab[8]
datab[9] => add_sub_uij:auto_generated.datab[9]
datab[10] => add_sub_uij:auto_generated.datab[10]
cin => add_sub_uij:auto_generated.cin
add_sub => add_sub_uij:auto_generated.add_sub
clock => add_sub_uij:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_uij:auto_generated.clken
result[0] <= add_sub_uij:auto_generated.result[0]
result[1] <= add_sub_uij:auto_generated.result[1]
result[2] <= add_sub_uij:auto_generated.result[2]
result[3] <= add_sub_uij:auto_generated.result[3]
result[4] <= add_sub_uij:auto_generated.result[4]
result[5] <= add_sub_uij:auto_generated.result[5]
result[6] <= add_sub_uij:auto_generated.result[6]
result[7] <= add_sub_uij:auto_generated.result[7]
result[8] <= add_sub_uij:auto_generated.result[8]
result[9] <= add_sub_uij:auto_generated.result[9]
result[10] <= add_sub_uij:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:1:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_uij:auto_generated.dataa[0]
dataa[1] => add_sub_uij:auto_generated.dataa[1]
dataa[2] => add_sub_uij:auto_generated.dataa[2]
dataa[3] => add_sub_uij:auto_generated.dataa[3]
dataa[4] => add_sub_uij:auto_generated.dataa[4]
dataa[5] => add_sub_uij:auto_generated.dataa[5]
dataa[6] => add_sub_uij:auto_generated.dataa[6]
dataa[7] => add_sub_uij:auto_generated.dataa[7]
dataa[8] => add_sub_uij:auto_generated.dataa[8]
dataa[9] => add_sub_uij:auto_generated.dataa[9]
dataa[10] => add_sub_uij:auto_generated.dataa[10]
datab[0] => add_sub_uij:auto_generated.datab[0]
datab[1] => add_sub_uij:auto_generated.datab[1]
datab[2] => add_sub_uij:auto_generated.datab[2]
datab[3] => add_sub_uij:auto_generated.datab[3]
datab[4] => add_sub_uij:auto_generated.datab[4]
datab[5] => add_sub_uij:auto_generated.datab[5]
datab[6] => add_sub_uij:auto_generated.datab[6]
datab[7] => add_sub_uij:auto_generated.datab[7]
datab[8] => add_sub_uij:auto_generated.datab[8]
datab[9] => add_sub_uij:auto_generated.datab[9]
datab[10] => add_sub_uij:auto_generated.datab[10]
cin => add_sub_uij:auto_generated.cin
add_sub => add_sub_uij:auto_generated.add_sub
clock => add_sub_uij:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_uij:auto_generated.clken
result[0] <= add_sub_uij:auto_generated.result[0]
result[1] <= add_sub_uij:auto_generated.result[1]
result[2] <= add_sub_uij:auto_generated.result[2]
result[3] <= add_sub_uij:auto_generated.result[3]
result[4] <= add_sub_uij:auto_generated.result[4]
result[5] <= add_sub_uij:auto_generated.result[5]
result[6] <= add_sub_uij:auto_generated.result[6]
result[7] <= add_sub_uij:auto_generated.result[7]
result[8] <= add_sub_uij:auto_generated.result[8]
result[9] <= add_sub_uij:auto_generated.result[9]
result[10] <= add_sub_uij:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_uij:auto_generated.dataa[0]
dataa[1] => add_sub_uij:auto_generated.dataa[1]
dataa[2] => add_sub_uij:auto_generated.dataa[2]
dataa[3] => add_sub_uij:auto_generated.dataa[3]
dataa[4] => add_sub_uij:auto_generated.dataa[4]
dataa[5] => add_sub_uij:auto_generated.dataa[5]
dataa[6] => add_sub_uij:auto_generated.dataa[6]
dataa[7] => add_sub_uij:auto_generated.dataa[7]
dataa[8] => add_sub_uij:auto_generated.dataa[8]
dataa[9] => add_sub_uij:auto_generated.dataa[9]
dataa[10] => add_sub_uij:auto_generated.dataa[10]
datab[0] => add_sub_uij:auto_generated.datab[0]
datab[1] => add_sub_uij:auto_generated.datab[1]
datab[2] => add_sub_uij:auto_generated.datab[2]
datab[3] => add_sub_uij:auto_generated.datab[3]
datab[4] => add_sub_uij:auto_generated.datab[4]
datab[5] => add_sub_uij:auto_generated.datab[5]
datab[6] => add_sub_uij:auto_generated.datab[6]
datab[7] => add_sub_uij:auto_generated.datab[7]
datab[8] => add_sub_uij:auto_generated.datab[8]
datab[9] => add_sub_uij:auto_generated.datab[9]
datab[10] => add_sub_uij:auto_generated.datab[10]
cin => add_sub_uij:auto_generated.cin
add_sub => add_sub_uij:auto_generated.add_sub
clock => add_sub_uij:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_uij:auto_generated.clken
result[0] <= add_sub_uij:auto_generated.result[0]
result[1] <= add_sub_uij:auto_generated.result[1]
result[2] <= add_sub_uij:auto_generated.result[2]
result[3] <= add_sub_uij:auto_generated.result[3]
result[4] <= add_sub_uij:auto_generated.result[4]
result[5] <= add_sub_uij:auto_generated.result[5]
result[6] <= add_sub_uij:auto_generated.result[6]
result[7] <= add_sub_uij:auto_generated.result[7]
result[8] <= add_sub_uij:auto_generated.result[8]
result[9] <= add_sub_uij:auto_generated.result[9]
result[10] <= add_sub_uij:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:2:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_uij:auto_generated.dataa[0]
dataa[1] => add_sub_uij:auto_generated.dataa[1]
dataa[2] => add_sub_uij:auto_generated.dataa[2]
dataa[3] => add_sub_uij:auto_generated.dataa[3]
dataa[4] => add_sub_uij:auto_generated.dataa[4]
dataa[5] => add_sub_uij:auto_generated.dataa[5]
dataa[6] => add_sub_uij:auto_generated.dataa[6]
dataa[7] => add_sub_uij:auto_generated.dataa[7]
dataa[8] => add_sub_uij:auto_generated.dataa[8]
dataa[9] => add_sub_uij:auto_generated.dataa[9]
dataa[10] => add_sub_uij:auto_generated.dataa[10]
datab[0] => add_sub_uij:auto_generated.datab[0]
datab[1] => add_sub_uij:auto_generated.datab[1]
datab[2] => add_sub_uij:auto_generated.datab[2]
datab[3] => add_sub_uij:auto_generated.datab[3]
datab[4] => add_sub_uij:auto_generated.datab[4]
datab[5] => add_sub_uij:auto_generated.datab[5]
datab[6] => add_sub_uij:auto_generated.datab[6]
datab[7] => add_sub_uij:auto_generated.datab[7]
datab[8] => add_sub_uij:auto_generated.datab[8]
datab[9] => add_sub_uij:auto_generated.datab[9]
datab[10] => add_sub_uij:auto_generated.datab[10]
cin => add_sub_uij:auto_generated.cin
add_sub => add_sub_uij:auto_generated.add_sub
clock => add_sub_uij:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_uij:auto_generated.clken
result[0] <= add_sub_uij:auto_generated.result[0]
result[1] <= add_sub_uij:auto_generated.result[1]
result[2] <= add_sub_uij:auto_generated.result[2]
result[3] <= add_sub_uij:auto_generated.result[3]
result[4] <= add_sub_uij:auto_generated.result[4]
result[5] <= add_sub_uij:auto_generated.result[5]
result[6] <= add_sub_uij:auto_generated.result[6]
result[7] <= add_sub_uij:auto_generated.result[7]
result[8] <= add_sub_uij:auto_generated.result[8]
result[9] <= add_sub_uij:auto_generated.result[9]
result[10] <= add_sub_uij:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_uij:auto_generated.dataa[0]
dataa[1] => add_sub_uij:auto_generated.dataa[1]
dataa[2] => add_sub_uij:auto_generated.dataa[2]
dataa[3] => add_sub_uij:auto_generated.dataa[3]
dataa[4] => add_sub_uij:auto_generated.dataa[4]
dataa[5] => add_sub_uij:auto_generated.dataa[5]
dataa[6] => add_sub_uij:auto_generated.dataa[6]
dataa[7] => add_sub_uij:auto_generated.dataa[7]
dataa[8] => add_sub_uij:auto_generated.dataa[8]
dataa[9] => add_sub_uij:auto_generated.dataa[9]
dataa[10] => add_sub_uij:auto_generated.dataa[10]
datab[0] => add_sub_uij:auto_generated.datab[0]
datab[1] => add_sub_uij:auto_generated.datab[1]
datab[2] => add_sub_uij:auto_generated.datab[2]
datab[3] => add_sub_uij:auto_generated.datab[3]
datab[4] => add_sub_uij:auto_generated.datab[4]
datab[5] => add_sub_uij:auto_generated.datab[5]
datab[6] => add_sub_uij:auto_generated.datab[6]
datab[7] => add_sub_uij:auto_generated.datab[7]
datab[8] => add_sub_uij:auto_generated.datab[8]
datab[9] => add_sub_uij:auto_generated.datab[9]
datab[10] => add_sub_uij:auto_generated.datab[10]
cin => add_sub_uij:auto_generated.cin
add_sub => add_sub_uij:auto_generated.add_sub
clock => add_sub_uij:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_uij:auto_generated.clken
result[0] <= add_sub_uij:auto_generated.result[0]
result[1] <= add_sub_uij:auto_generated.result[1]
result[2] <= add_sub_uij:auto_generated.result[2]
result[3] <= add_sub_uij:auto_generated.result[3]
result[4] <= add_sub_uij:auto_generated.result[4]
result[5] <= add_sub_uij:auto_generated.result[5]
result[6] <= add_sub_uij:auto_generated.result[6]
result[7] <= add_sub_uij:auto_generated.result[7]
result[8] <= add_sub_uij:auto_generated.result[8]
result[9] <= add_sub_uij:auto_generated.result[9]
result[10] <= add_sub_uij:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_pround_fft_111:\gen_full_rnd:gen_rounding_blk:3:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale
global_clock_enable => i_array_out[3][0].ENA
global_clock_enable => i_array_out[3][1].ENA
global_clock_enable => i_array_out[3][2].ENA
global_clock_enable => i_array_out[3][3].ENA
global_clock_enable => i_array_out[3][4].ENA
global_clock_enable => i_array_out[3][5].ENA
global_clock_enable => i_array_out[3][6].ENA
global_clock_enable => i_array_out[3][7].ENA
global_clock_enable => i_array_out[2][0].ENA
global_clock_enable => i_array_out[2][1].ENA
global_clock_enable => i_array_out[2][2].ENA
global_clock_enable => i_array_out[2][3].ENA
global_clock_enable => i_array_out[2][4].ENA
global_clock_enable => i_array_out[2][5].ENA
global_clock_enable => i_array_out[2][6].ENA
global_clock_enable => i_array_out[2][7].ENA
global_clock_enable => i_array_out[1][0].ENA
global_clock_enable => i_array_out[1][1].ENA
global_clock_enable => i_array_out[1][2].ENA
global_clock_enable => i_array_out[1][3].ENA
global_clock_enable => i_array_out[1][4].ENA
global_clock_enable => i_array_out[1][5].ENA
global_clock_enable => i_array_out[1][6].ENA
global_clock_enable => i_array_out[1][7].ENA
global_clock_enable => i_array_out[0][0].ENA
global_clock_enable => i_array_out[0][1].ENA
global_clock_enable => i_array_out[0][2].ENA
global_clock_enable => i_array_out[0][3].ENA
global_clock_enable => i_array_out[0][4].ENA
global_clock_enable => i_array_out[0][5].ENA
global_clock_enable => i_array_out[0][6].ENA
global_clock_enable => i_array_out[0][7].ENA
global_clock_enable => r_array_out[3][0].ENA
global_clock_enable => r_array_out[3][1].ENA
global_clock_enable => r_array_out[3][2].ENA
global_clock_enable => r_array_out[3][3].ENA
global_clock_enable => r_array_out[3][4].ENA
global_clock_enable => r_array_out[3][5].ENA
global_clock_enable => r_array_out[3][6].ENA
global_clock_enable => r_array_out[3][7].ENA
global_clock_enable => r_array_out[2][0].ENA
global_clock_enable => r_array_out[2][1].ENA
global_clock_enable => r_array_out[2][2].ENA
global_clock_enable => r_array_out[2][3].ENA
global_clock_enable => r_array_out[2][4].ENA
global_clock_enable => r_array_out[2][5].ENA
global_clock_enable => r_array_out[2][6].ENA
global_clock_enable => r_array_out[2][7].ENA
global_clock_enable => r_array_out[1][0].ENA
global_clock_enable => r_array_out[1][1].ENA
global_clock_enable => r_array_out[1][2].ENA
global_clock_enable => r_array_out[1][3].ENA
global_clock_enable => r_array_out[1][4].ENA
global_clock_enable => r_array_out[1][5].ENA
global_clock_enable => r_array_out[1][6].ENA
global_clock_enable => r_array_out[1][7].ENA
global_clock_enable => r_array_out[0][0].ENA
global_clock_enable => r_array_out[0][1].ENA
global_clock_enable => r_array_out[0][2].ENA
global_clock_enable => r_array_out[0][3].ENA
global_clock_enable => r_array_out[0][4].ENA
global_clock_enable => r_array_out[0][5].ENA
global_clock_enable => r_array_out[0][6].ENA
global_clock_enable => r_array_out[0][7].ENA
clk => i_array_out[3][0].CLK
clk => i_array_out[3][1].CLK
clk => i_array_out[3][2].CLK
clk => i_array_out[3][3].CLK
clk => i_array_out[3][4].CLK
clk => i_array_out[3][5].CLK
clk => i_array_out[3][6].CLK
clk => i_array_out[3][7].CLK
clk => i_array_out[2][0].CLK
clk => i_array_out[2][1].CLK
clk => i_array_out[2][2].CLK
clk => i_array_out[2][3].CLK
clk => i_array_out[2][4].CLK
clk => i_array_out[2][5].CLK
clk => i_array_out[2][6].CLK
clk => i_array_out[2][7].CLK
clk => i_array_out[1][0].CLK
clk => i_array_out[1][1].CLK
clk => i_array_out[1][2].CLK
clk => i_array_out[1][3].CLK
clk => i_array_out[1][4].CLK
clk => i_array_out[1][5].CLK
clk => i_array_out[1][6].CLK
clk => i_array_out[1][7].CLK
clk => i_array_out[0][0].CLK
clk => i_array_out[0][1].CLK
clk => i_array_out[0][2].CLK
clk => i_array_out[0][3].CLK
clk => i_array_out[0][4].CLK
clk => i_array_out[0][5].CLK
clk => i_array_out[0][6].CLK
clk => i_array_out[0][7].CLK
clk => r_array_out[3][0].CLK
clk => r_array_out[3][1].CLK
clk => r_array_out[3][2].CLK
clk => r_array_out[3][3].CLK
clk => r_array_out[3][4].CLK
clk => r_array_out[3][5].CLK
clk => r_array_out[3][6].CLK
clk => r_array_out[3][7].CLK
clk => r_array_out[2][0].CLK
clk => r_array_out[2][1].CLK
clk => r_array_out[2][2].CLK
clk => r_array_out[2][3].CLK
clk => r_array_out[2][4].CLK
clk => r_array_out[2][5].CLK
clk => r_array_out[2][6].CLK
clk => r_array_out[2][7].CLK
clk => r_array_out[1][0].CLK
clk => r_array_out[1][1].CLK
clk => r_array_out[1][2].CLK
clk => r_array_out[1][3].CLK
clk => r_array_out[1][4].CLK
clk => r_array_out[1][5].CLK
clk => r_array_out[1][6].CLK
clk => r_array_out[1][7].CLK
clk => r_array_out[0][0].CLK
clk => r_array_out[0][1].CLK
clk => r_array_out[0][2].CLK
clk => r_array_out[0][3].CLK
clk => r_array_out[0][4].CLK
clk => r_array_out[0][5].CLK
clk => r_array_out[0][6].CLK
clk => r_array_out[0][7].CLK
real_bfp_0_in[0] => Mux3.IN10
real_bfp_0_in[0] => Mux4.IN10
real_bfp_0_in[0] => Mux5.IN10
real_bfp_0_in[0] => Mux6.IN10
real_bfp_0_in[0] => Mux7.IN10
real_bfp_0_in[1] => Mux2.IN10
real_bfp_0_in[1] => Mux3.IN9
real_bfp_0_in[1] => Mux4.IN9
real_bfp_0_in[1] => Mux5.IN9
real_bfp_0_in[1] => Mux6.IN9
real_bfp_0_in[2] => Mux1.IN10
real_bfp_0_in[2] => Mux2.IN9
real_bfp_0_in[2] => Mux3.IN8
real_bfp_0_in[2] => Mux4.IN8
real_bfp_0_in[2] => Mux5.IN8
real_bfp_0_in[3] => Mux0.IN10
real_bfp_0_in[3] => Mux1.IN9
real_bfp_0_in[3] => Mux2.IN8
real_bfp_0_in[3] => Mux3.IN7
real_bfp_0_in[3] => Mux4.IN7
real_bfp_0_in[4] => Mux0.IN9
real_bfp_0_in[4] => Mux1.IN8
real_bfp_0_in[4] => Mux2.IN7
real_bfp_0_in[4] => Mux3.IN6
real_bfp_0_in[5] => Mux0.IN8
real_bfp_0_in[5] => Mux1.IN7
real_bfp_0_in[5] => Mux2.IN6
real_bfp_0_in[6] => Mux0.IN7
real_bfp_0_in[6] => Mux1.IN6
real_bfp_0_in[7] => Mux0.IN6
real_bfp_1_in[0] => Mux11.IN10
real_bfp_1_in[0] => Mux12.IN10
real_bfp_1_in[0] => Mux13.IN10
real_bfp_1_in[0] => Mux14.IN10
real_bfp_1_in[0] => Mux15.IN10
real_bfp_1_in[1] => Mux10.IN10
real_bfp_1_in[1] => Mux11.IN9
real_bfp_1_in[1] => Mux12.IN9
real_bfp_1_in[1] => Mux13.IN9
real_bfp_1_in[1] => Mux14.IN9
real_bfp_1_in[2] => Mux9.IN10
real_bfp_1_in[2] => Mux10.IN9
real_bfp_1_in[2] => Mux11.IN8
real_bfp_1_in[2] => Mux12.IN8
real_bfp_1_in[2] => Mux13.IN8
real_bfp_1_in[3] => Mux8.IN10
real_bfp_1_in[3] => Mux9.IN9
real_bfp_1_in[3] => Mux10.IN8
real_bfp_1_in[3] => Mux11.IN7
real_bfp_1_in[3] => Mux12.IN7
real_bfp_1_in[4] => Mux8.IN9
real_bfp_1_in[4] => Mux9.IN8
real_bfp_1_in[4] => Mux10.IN7
real_bfp_1_in[4] => Mux11.IN6
real_bfp_1_in[5] => Mux8.IN8
real_bfp_1_in[5] => Mux9.IN7
real_bfp_1_in[5] => Mux10.IN6
real_bfp_1_in[6] => Mux8.IN7
real_bfp_1_in[6] => Mux9.IN6
real_bfp_1_in[7] => Mux8.IN6
real_bfp_2_in[0] => Mux19.IN10
real_bfp_2_in[0] => Mux20.IN10
real_bfp_2_in[0] => Mux21.IN10
real_bfp_2_in[0] => Mux22.IN10
real_bfp_2_in[0] => Mux23.IN10
real_bfp_2_in[1] => Mux18.IN10
real_bfp_2_in[1] => Mux19.IN9
real_bfp_2_in[1] => Mux20.IN9
real_bfp_2_in[1] => Mux21.IN9
real_bfp_2_in[1] => Mux22.IN9
real_bfp_2_in[2] => Mux17.IN10
real_bfp_2_in[2] => Mux18.IN9
real_bfp_2_in[2] => Mux19.IN8
real_bfp_2_in[2] => Mux20.IN8
real_bfp_2_in[2] => Mux21.IN8
real_bfp_2_in[3] => Mux16.IN10
real_bfp_2_in[3] => Mux17.IN9
real_bfp_2_in[3] => Mux18.IN8
real_bfp_2_in[3] => Mux19.IN7
real_bfp_2_in[3] => Mux20.IN7
real_bfp_2_in[4] => Mux16.IN9
real_bfp_2_in[4] => Mux17.IN8
real_bfp_2_in[4] => Mux18.IN7
real_bfp_2_in[4] => Mux19.IN6
real_bfp_2_in[5] => Mux16.IN8
real_bfp_2_in[5] => Mux17.IN7
real_bfp_2_in[5] => Mux18.IN6
real_bfp_2_in[6] => Mux16.IN7
real_bfp_2_in[6] => Mux17.IN6
real_bfp_2_in[7] => Mux16.IN6
real_bfp_3_in[0] => Mux27.IN10
real_bfp_3_in[0] => Mux28.IN10
real_bfp_3_in[0] => Mux29.IN10
real_bfp_3_in[0] => Mux30.IN10
real_bfp_3_in[0] => Mux31.IN10
real_bfp_3_in[1] => Mux26.IN10
real_bfp_3_in[1] => Mux27.IN9
real_bfp_3_in[1] => Mux28.IN9
real_bfp_3_in[1] => Mux29.IN9
real_bfp_3_in[1] => Mux30.IN9
real_bfp_3_in[2] => Mux25.IN10
real_bfp_3_in[2] => Mux26.IN9
real_bfp_3_in[2] => Mux27.IN8
real_bfp_3_in[2] => Mux28.IN8
real_bfp_3_in[2] => Mux29.IN8
real_bfp_3_in[3] => Mux24.IN10
real_bfp_3_in[3] => Mux25.IN9
real_bfp_3_in[3] => Mux26.IN8
real_bfp_3_in[3] => Mux27.IN7
real_bfp_3_in[3] => Mux28.IN7
real_bfp_3_in[4] => Mux24.IN9
real_bfp_3_in[4] => Mux25.IN8
real_bfp_3_in[4] => Mux26.IN7
real_bfp_3_in[4] => Mux27.IN6
real_bfp_3_in[5] => Mux24.IN8
real_bfp_3_in[5] => Mux25.IN7
real_bfp_3_in[5] => Mux26.IN6
real_bfp_3_in[6] => Mux24.IN7
real_bfp_3_in[6] => Mux25.IN6
real_bfp_3_in[7] => Mux24.IN6
imag_bfp_0_in[0] => Mux35.IN10
imag_bfp_0_in[0] => Mux36.IN10
imag_bfp_0_in[0] => Mux37.IN10
imag_bfp_0_in[0] => Mux38.IN10
imag_bfp_0_in[0] => Mux39.IN10
imag_bfp_0_in[1] => Mux34.IN10
imag_bfp_0_in[1] => Mux35.IN9
imag_bfp_0_in[1] => Mux36.IN9
imag_bfp_0_in[1] => Mux37.IN9
imag_bfp_0_in[1] => Mux38.IN9
imag_bfp_0_in[2] => Mux33.IN10
imag_bfp_0_in[2] => Mux34.IN9
imag_bfp_0_in[2] => Mux35.IN8
imag_bfp_0_in[2] => Mux36.IN8
imag_bfp_0_in[2] => Mux37.IN8
imag_bfp_0_in[3] => Mux32.IN10
imag_bfp_0_in[3] => Mux33.IN9
imag_bfp_0_in[3] => Mux34.IN8
imag_bfp_0_in[3] => Mux35.IN7
imag_bfp_0_in[3] => Mux36.IN7
imag_bfp_0_in[4] => Mux32.IN9
imag_bfp_0_in[4] => Mux33.IN8
imag_bfp_0_in[4] => Mux34.IN7
imag_bfp_0_in[4] => Mux35.IN6
imag_bfp_0_in[5] => Mux32.IN8
imag_bfp_0_in[5] => Mux33.IN7
imag_bfp_0_in[5] => Mux34.IN6
imag_bfp_0_in[6] => Mux32.IN7
imag_bfp_0_in[6] => Mux33.IN6
imag_bfp_0_in[7] => Mux32.IN6
imag_bfp_1_in[0] => Mux43.IN10
imag_bfp_1_in[0] => Mux44.IN10
imag_bfp_1_in[0] => Mux45.IN10
imag_bfp_1_in[0] => Mux46.IN10
imag_bfp_1_in[0] => Mux47.IN10
imag_bfp_1_in[1] => Mux42.IN10
imag_bfp_1_in[1] => Mux43.IN9
imag_bfp_1_in[1] => Mux44.IN9
imag_bfp_1_in[1] => Mux45.IN9
imag_bfp_1_in[1] => Mux46.IN9
imag_bfp_1_in[2] => Mux41.IN10
imag_bfp_1_in[2] => Mux42.IN9
imag_bfp_1_in[2] => Mux43.IN8
imag_bfp_1_in[2] => Mux44.IN8
imag_bfp_1_in[2] => Mux45.IN8
imag_bfp_1_in[3] => Mux40.IN10
imag_bfp_1_in[3] => Mux41.IN9
imag_bfp_1_in[3] => Mux42.IN8
imag_bfp_1_in[3] => Mux43.IN7
imag_bfp_1_in[3] => Mux44.IN7
imag_bfp_1_in[4] => Mux40.IN9
imag_bfp_1_in[4] => Mux41.IN8
imag_bfp_1_in[4] => Mux42.IN7
imag_bfp_1_in[4] => Mux43.IN6
imag_bfp_1_in[5] => Mux40.IN8
imag_bfp_1_in[5] => Mux41.IN7
imag_bfp_1_in[5] => Mux42.IN6
imag_bfp_1_in[6] => Mux40.IN7
imag_bfp_1_in[6] => Mux41.IN6
imag_bfp_1_in[7] => Mux40.IN6
imag_bfp_2_in[0] => Mux51.IN10
imag_bfp_2_in[0] => Mux52.IN10
imag_bfp_2_in[0] => Mux53.IN10
imag_bfp_2_in[0] => Mux54.IN10
imag_bfp_2_in[0] => Mux55.IN10
imag_bfp_2_in[1] => Mux50.IN10
imag_bfp_2_in[1] => Mux51.IN9
imag_bfp_2_in[1] => Mux52.IN9
imag_bfp_2_in[1] => Mux53.IN9
imag_bfp_2_in[1] => Mux54.IN9
imag_bfp_2_in[2] => Mux49.IN10
imag_bfp_2_in[2] => Mux50.IN9
imag_bfp_2_in[2] => Mux51.IN8
imag_bfp_2_in[2] => Mux52.IN8
imag_bfp_2_in[2] => Mux53.IN8
imag_bfp_2_in[3] => Mux48.IN10
imag_bfp_2_in[3] => Mux49.IN9
imag_bfp_2_in[3] => Mux50.IN8
imag_bfp_2_in[3] => Mux51.IN7
imag_bfp_2_in[3] => Mux52.IN7
imag_bfp_2_in[4] => Mux48.IN9
imag_bfp_2_in[4] => Mux49.IN8
imag_bfp_2_in[4] => Mux50.IN7
imag_bfp_2_in[4] => Mux51.IN6
imag_bfp_2_in[5] => Mux48.IN8
imag_bfp_2_in[5] => Mux49.IN7
imag_bfp_2_in[5] => Mux50.IN6
imag_bfp_2_in[6] => Mux48.IN7
imag_bfp_2_in[6] => Mux49.IN6
imag_bfp_2_in[7] => Mux48.IN6
imag_bfp_3_in[0] => Mux59.IN10
imag_bfp_3_in[0] => Mux60.IN10
imag_bfp_3_in[0] => Mux61.IN10
imag_bfp_3_in[0] => Mux62.IN10
imag_bfp_3_in[0] => Mux63.IN10
imag_bfp_3_in[1] => Mux58.IN10
imag_bfp_3_in[1] => Mux59.IN9
imag_bfp_3_in[1] => Mux60.IN9
imag_bfp_3_in[1] => Mux61.IN9
imag_bfp_3_in[1] => Mux62.IN9
imag_bfp_3_in[2] => Mux57.IN10
imag_bfp_3_in[2] => Mux58.IN9
imag_bfp_3_in[2] => Mux59.IN8
imag_bfp_3_in[2] => Mux60.IN8
imag_bfp_3_in[2] => Mux61.IN8
imag_bfp_3_in[3] => Mux56.IN10
imag_bfp_3_in[3] => Mux57.IN9
imag_bfp_3_in[3] => Mux58.IN8
imag_bfp_3_in[3] => Mux59.IN7
imag_bfp_3_in[3] => Mux60.IN7
imag_bfp_3_in[4] => Mux56.IN9
imag_bfp_3_in[4] => Mux57.IN8
imag_bfp_3_in[4] => Mux58.IN7
imag_bfp_3_in[4] => Mux59.IN6
imag_bfp_3_in[5] => Mux56.IN8
imag_bfp_3_in[5] => Mux57.IN7
imag_bfp_3_in[5] => Mux58.IN6
imag_bfp_3_in[6] => Mux56.IN7
imag_bfp_3_in[6] => Mux57.IN6
imag_bfp_3_in[7] => Mux56.IN6
bfp_factor[0] => Mux0.IN5
bfp_factor[0] => Mux1.IN5
bfp_factor[0] => Mux2.IN5
bfp_factor[0] => Mux3.IN5
bfp_factor[0] => Mux4.IN6
bfp_factor[0] => Mux5.IN7
bfp_factor[0] => Mux6.IN8
bfp_factor[0] => Mux7.IN9
bfp_factor[0] => Mux8.IN5
bfp_factor[0] => Mux9.IN5
bfp_factor[0] => Mux10.IN5
bfp_factor[0] => Mux11.IN5
bfp_factor[0] => Mux12.IN6
bfp_factor[0] => Mux13.IN7
bfp_factor[0] => Mux14.IN8
bfp_factor[0] => Mux15.IN9
bfp_factor[0] => Mux16.IN5
bfp_factor[0] => Mux17.IN5
bfp_factor[0] => Mux18.IN5
bfp_factor[0] => Mux19.IN5
bfp_factor[0] => Mux20.IN6
bfp_factor[0] => Mux21.IN7
bfp_factor[0] => Mux22.IN8
bfp_factor[0] => Mux23.IN9
bfp_factor[0] => Mux24.IN5
bfp_factor[0] => Mux25.IN5
bfp_factor[0] => Mux26.IN5
bfp_factor[0] => Mux27.IN5
bfp_factor[0] => Mux28.IN6
bfp_factor[0] => Mux29.IN7
bfp_factor[0] => Mux30.IN8
bfp_factor[0] => Mux31.IN9
bfp_factor[0] => Mux32.IN5
bfp_factor[0] => Mux33.IN5
bfp_factor[0] => Mux34.IN5
bfp_factor[0] => Mux35.IN5
bfp_factor[0] => Mux36.IN6
bfp_factor[0] => Mux37.IN7
bfp_factor[0] => Mux38.IN8
bfp_factor[0] => Mux39.IN9
bfp_factor[0] => Mux40.IN5
bfp_factor[0] => Mux41.IN5
bfp_factor[0] => Mux42.IN5
bfp_factor[0] => Mux43.IN5
bfp_factor[0] => Mux44.IN6
bfp_factor[0] => Mux45.IN7
bfp_factor[0] => Mux46.IN8
bfp_factor[0] => Mux47.IN9
bfp_factor[0] => Mux48.IN5
bfp_factor[0] => Mux49.IN5
bfp_factor[0] => Mux50.IN5
bfp_factor[0] => Mux51.IN5
bfp_factor[0] => Mux52.IN6
bfp_factor[0] => Mux53.IN7
bfp_factor[0] => Mux54.IN8
bfp_factor[0] => Mux55.IN9
bfp_factor[0] => Mux56.IN5
bfp_factor[0] => Mux57.IN5
bfp_factor[0] => Mux58.IN5
bfp_factor[0] => Mux59.IN5
bfp_factor[0] => Mux60.IN6
bfp_factor[0] => Mux61.IN7
bfp_factor[0] => Mux62.IN8
bfp_factor[0] => Mux63.IN9
bfp_factor[1] => Mux0.IN4
bfp_factor[1] => Mux1.IN4
bfp_factor[1] => Mux2.IN4
bfp_factor[1] => Mux3.IN4
bfp_factor[1] => Mux4.IN5
bfp_factor[1] => Mux5.IN6
bfp_factor[1] => Mux6.IN7
bfp_factor[1] => Mux7.IN8
bfp_factor[1] => Mux8.IN4
bfp_factor[1] => Mux9.IN4
bfp_factor[1] => Mux10.IN4
bfp_factor[1] => Mux11.IN4
bfp_factor[1] => Mux12.IN5
bfp_factor[1] => Mux13.IN6
bfp_factor[1] => Mux14.IN7
bfp_factor[1] => Mux15.IN8
bfp_factor[1] => Mux16.IN4
bfp_factor[1] => Mux17.IN4
bfp_factor[1] => Mux18.IN4
bfp_factor[1] => Mux19.IN4
bfp_factor[1] => Mux20.IN5
bfp_factor[1] => Mux21.IN6
bfp_factor[1] => Mux22.IN7
bfp_factor[1] => Mux23.IN8
bfp_factor[1] => Mux24.IN4
bfp_factor[1] => Mux25.IN4
bfp_factor[1] => Mux26.IN4
bfp_factor[1] => Mux27.IN4
bfp_factor[1] => Mux28.IN5
bfp_factor[1] => Mux29.IN6
bfp_factor[1] => Mux30.IN7
bfp_factor[1] => Mux31.IN8
bfp_factor[1] => Mux32.IN4
bfp_factor[1] => Mux33.IN4
bfp_factor[1] => Mux34.IN4
bfp_factor[1] => Mux35.IN4
bfp_factor[1] => Mux36.IN5
bfp_factor[1] => Mux37.IN6
bfp_factor[1] => Mux38.IN7
bfp_factor[1] => Mux39.IN8
bfp_factor[1] => Mux40.IN4
bfp_factor[1] => Mux41.IN4
bfp_factor[1] => Mux42.IN4
bfp_factor[1] => Mux43.IN4
bfp_factor[1] => Mux44.IN5
bfp_factor[1] => Mux45.IN6
bfp_factor[1] => Mux46.IN7
bfp_factor[1] => Mux47.IN8
bfp_factor[1] => Mux48.IN4
bfp_factor[1] => Mux49.IN4
bfp_factor[1] => Mux50.IN4
bfp_factor[1] => Mux51.IN4
bfp_factor[1] => Mux52.IN5
bfp_factor[1] => Mux53.IN6
bfp_factor[1] => Mux54.IN7
bfp_factor[1] => Mux55.IN8
bfp_factor[1] => Mux56.IN4
bfp_factor[1] => Mux57.IN4
bfp_factor[1] => Mux58.IN4
bfp_factor[1] => Mux59.IN4
bfp_factor[1] => Mux60.IN5
bfp_factor[1] => Mux61.IN6
bfp_factor[1] => Mux62.IN7
bfp_factor[1] => Mux63.IN8
bfp_factor[2] => Mux0.IN3
bfp_factor[2] => Mux1.IN3
bfp_factor[2] => Mux2.IN3
bfp_factor[2] => Mux3.IN3
bfp_factor[2] => Mux4.IN4
bfp_factor[2] => Mux5.IN5
bfp_factor[2] => Mux6.IN6
bfp_factor[2] => Mux7.IN7
bfp_factor[2] => Mux8.IN3
bfp_factor[2] => Mux9.IN3
bfp_factor[2] => Mux10.IN3
bfp_factor[2] => Mux11.IN3
bfp_factor[2] => Mux12.IN4
bfp_factor[2] => Mux13.IN5
bfp_factor[2] => Mux14.IN6
bfp_factor[2] => Mux15.IN7
bfp_factor[2] => Mux16.IN3
bfp_factor[2] => Mux17.IN3
bfp_factor[2] => Mux18.IN3
bfp_factor[2] => Mux19.IN3
bfp_factor[2] => Mux20.IN4
bfp_factor[2] => Mux21.IN5
bfp_factor[2] => Mux22.IN6
bfp_factor[2] => Mux23.IN7
bfp_factor[2] => Mux24.IN3
bfp_factor[2] => Mux25.IN3
bfp_factor[2] => Mux26.IN3
bfp_factor[2] => Mux27.IN3
bfp_factor[2] => Mux28.IN4
bfp_factor[2] => Mux29.IN5
bfp_factor[2] => Mux30.IN6
bfp_factor[2] => Mux31.IN7
bfp_factor[2] => Mux32.IN3
bfp_factor[2] => Mux33.IN3
bfp_factor[2] => Mux34.IN3
bfp_factor[2] => Mux35.IN3
bfp_factor[2] => Mux36.IN4
bfp_factor[2] => Mux37.IN5
bfp_factor[2] => Mux38.IN6
bfp_factor[2] => Mux39.IN7
bfp_factor[2] => Mux40.IN3
bfp_factor[2] => Mux41.IN3
bfp_factor[2] => Mux42.IN3
bfp_factor[2] => Mux43.IN3
bfp_factor[2] => Mux44.IN4
bfp_factor[2] => Mux45.IN5
bfp_factor[2] => Mux46.IN6
bfp_factor[2] => Mux47.IN7
bfp_factor[2] => Mux48.IN3
bfp_factor[2] => Mux49.IN3
bfp_factor[2] => Mux50.IN3
bfp_factor[2] => Mux51.IN3
bfp_factor[2] => Mux52.IN4
bfp_factor[2] => Mux53.IN5
bfp_factor[2] => Mux54.IN6
bfp_factor[2] => Mux55.IN7
bfp_factor[2] => Mux56.IN3
bfp_factor[2] => Mux57.IN3
bfp_factor[2] => Mux58.IN3
bfp_factor[2] => Mux59.IN3
bfp_factor[2] => Mux60.IN4
bfp_factor[2] => Mux61.IN5
bfp_factor[2] => Mux62.IN6
bfp_factor[2] => Mux63.IN7
real_bfp_0_out[0] <= r_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[1] <= r_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[2] <= r_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[3] <= r_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[4] <= r_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[5] <= r_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[6] <= r_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[7] <= r_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[0] <= r_array_out[1][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[1] <= r_array_out[1][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[2] <= r_array_out[1][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[3] <= r_array_out[1][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[4] <= r_array_out[1][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[5] <= r_array_out[1][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[6] <= r_array_out[1][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[7] <= r_array_out[1][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[0] <= r_array_out[2][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[1] <= r_array_out[2][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[2] <= r_array_out[2][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[3] <= r_array_out[2][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[4] <= r_array_out[2][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[5] <= r_array_out[2][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[6] <= r_array_out[2][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[7] <= r_array_out[2][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[0] <= r_array_out[3][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[1] <= r_array_out[3][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[2] <= r_array_out[3][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[3] <= r_array_out[3][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[4] <= r_array_out[3][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[5] <= r_array_out[3][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[6] <= r_array_out[3][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[7] <= r_array_out[3][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[0] <= i_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[1] <= i_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[2] <= i_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[3] <= i_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[4] <= i_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[5] <= i_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[6] <= i_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[7] <= i_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[0] <= i_array_out[1][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[1] <= i_array_out[1][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[2] <= i_array_out[1][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[3] <= i_array_out[1][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[4] <= i_array_out[1][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[5] <= i_array_out[1][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[6] <= i_array_out[1][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[7] <= i_array_out[1][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[0] <= i_array_out[2][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[1] <= i_array_out[2][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[2] <= i_array_out[2][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[3] <= i_array_out[2][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[4] <= i_array_out[2][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[5] <= i_array_out[2][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[6] <= i_array_out[2][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[7] <= i_array_out[2][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[0] <= i_array_out[3][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[1] <= i_array_out[3][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[2] <= i_array_out[3][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[3] <= i_array_out[3][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[4] <= i_array_out[3][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[5] <= i_array_out[3][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[6] <= i_array_out[3][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[7] <= i_array_out[3][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_i_fft_111:\gen_cont:bfp_scale_1pt
global_clock_enable => i_array_out[3][0].ENA
global_clock_enable => i_array_out[3][1].ENA
global_clock_enable => i_array_out[3][2].ENA
global_clock_enable => i_array_out[3][3].ENA
global_clock_enable => i_array_out[3][4].ENA
global_clock_enable => i_array_out[3][5].ENA
global_clock_enable => i_array_out[3][6].ENA
global_clock_enable => i_array_out[3][7].ENA
global_clock_enable => i_array_out[2][0].ENA
global_clock_enable => i_array_out[2][1].ENA
global_clock_enable => i_array_out[2][2].ENA
global_clock_enable => i_array_out[2][3].ENA
global_clock_enable => i_array_out[2][4].ENA
global_clock_enable => i_array_out[2][5].ENA
global_clock_enable => i_array_out[2][6].ENA
global_clock_enable => i_array_out[2][7].ENA
global_clock_enable => i_array_out[1][0].ENA
global_clock_enable => i_array_out[1][1].ENA
global_clock_enable => i_array_out[1][2].ENA
global_clock_enable => i_array_out[1][3].ENA
global_clock_enable => i_array_out[1][4].ENA
global_clock_enable => i_array_out[1][5].ENA
global_clock_enable => i_array_out[1][6].ENA
global_clock_enable => i_array_out[1][7].ENA
global_clock_enable => i_array_out[0][0].ENA
global_clock_enable => i_array_out[0][1].ENA
global_clock_enable => i_array_out[0][2].ENA
global_clock_enable => i_array_out[0][3].ENA
global_clock_enable => i_array_out[0][4].ENA
global_clock_enable => i_array_out[0][5].ENA
global_clock_enable => i_array_out[0][6].ENA
global_clock_enable => i_array_out[0][7].ENA
global_clock_enable => r_array_out[3][0].ENA
global_clock_enable => r_array_out[3][1].ENA
global_clock_enable => r_array_out[3][2].ENA
global_clock_enable => r_array_out[3][3].ENA
global_clock_enable => r_array_out[3][4].ENA
global_clock_enable => r_array_out[3][5].ENA
global_clock_enable => r_array_out[3][6].ENA
global_clock_enable => r_array_out[3][7].ENA
global_clock_enable => r_array_out[2][0].ENA
global_clock_enable => r_array_out[2][1].ENA
global_clock_enable => r_array_out[2][2].ENA
global_clock_enable => r_array_out[2][3].ENA
global_clock_enable => r_array_out[2][4].ENA
global_clock_enable => r_array_out[2][5].ENA
global_clock_enable => r_array_out[2][6].ENA
global_clock_enable => r_array_out[2][7].ENA
global_clock_enable => r_array_out[1][0].ENA
global_clock_enable => r_array_out[1][1].ENA
global_clock_enable => r_array_out[1][2].ENA
global_clock_enable => r_array_out[1][3].ENA
global_clock_enable => r_array_out[1][4].ENA
global_clock_enable => r_array_out[1][5].ENA
global_clock_enable => r_array_out[1][6].ENA
global_clock_enable => r_array_out[1][7].ENA
global_clock_enable => r_array_out[0][0].ENA
global_clock_enable => r_array_out[0][1].ENA
global_clock_enable => r_array_out[0][2].ENA
global_clock_enable => r_array_out[0][3].ENA
global_clock_enable => r_array_out[0][4].ENA
global_clock_enable => r_array_out[0][5].ENA
global_clock_enable => r_array_out[0][6].ENA
global_clock_enable => r_array_out[0][7].ENA
clk => i_array_out[3][0].CLK
clk => i_array_out[3][1].CLK
clk => i_array_out[3][2].CLK
clk => i_array_out[3][3].CLK
clk => i_array_out[3][4].CLK
clk => i_array_out[3][5].CLK
clk => i_array_out[3][6].CLK
clk => i_array_out[3][7].CLK
clk => i_array_out[2][0].CLK
clk => i_array_out[2][1].CLK
clk => i_array_out[2][2].CLK
clk => i_array_out[2][3].CLK
clk => i_array_out[2][4].CLK
clk => i_array_out[2][5].CLK
clk => i_array_out[2][6].CLK
clk => i_array_out[2][7].CLK
clk => i_array_out[1][0].CLK
clk => i_array_out[1][1].CLK
clk => i_array_out[1][2].CLK
clk => i_array_out[1][3].CLK
clk => i_array_out[1][4].CLK
clk => i_array_out[1][5].CLK
clk => i_array_out[1][6].CLK
clk => i_array_out[1][7].CLK
clk => i_array_out[0][0].CLK
clk => i_array_out[0][1].CLK
clk => i_array_out[0][2].CLK
clk => i_array_out[0][3].CLK
clk => i_array_out[0][4].CLK
clk => i_array_out[0][5].CLK
clk => i_array_out[0][6].CLK
clk => i_array_out[0][7].CLK
clk => r_array_out[3][0].CLK
clk => r_array_out[3][1].CLK
clk => r_array_out[3][2].CLK
clk => r_array_out[3][3].CLK
clk => r_array_out[3][4].CLK
clk => r_array_out[3][5].CLK
clk => r_array_out[3][6].CLK
clk => r_array_out[3][7].CLK
clk => r_array_out[2][0].CLK
clk => r_array_out[2][1].CLK
clk => r_array_out[2][2].CLK
clk => r_array_out[2][3].CLK
clk => r_array_out[2][4].CLK
clk => r_array_out[2][5].CLK
clk => r_array_out[2][6].CLK
clk => r_array_out[2][7].CLK
clk => r_array_out[1][0].CLK
clk => r_array_out[1][1].CLK
clk => r_array_out[1][2].CLK
clk => r_array_out[1][3].CLK
clk => r_array_out[1][4].CLK
clk => r_array_out[1][5].CLK
clk => r_array_out[1][6].CLK
clk => r_array_out[1][7].CLK
clk => r_array_out[0][0].CLK
clk => r_array_out[0][1].CLK
clk => r_array_out[0][2].CLK
clk => r_array_out[0][3].CLK
clk => r_array_out[0][4].CLK
clk => r_array_out[0][5].CLK
clk => r_array_out[0][6].CLK
clk => r_array_out[0][7].CLK
real_bfp_0_in[0] => Mux3.IN10
real_bfp_0_in[0] => Mux4.IN10
real_bfp_0_in[0] => Mux5.IN10
real_bfp_0_in[0] => Mux6.IN10
real_bfp_0_in[0] => Mux7.IN10
real_bfp_0_in[1] => Mux2.IN10
real_bfp_0_in[1] => Mux3.IN9
real_bfp_0_in[1] => Mux4.IN9
real_bfp_0_in[1] => Mux5.IN9
real_bfp_0_in[1] => Mux6.IN9
real_bfp_0_in[2] => Mux1.IN10
real_bfp_0_in[2] => Mux2.IN9
real_bfp_0_in[2] => Mux3.IN8
real_bfp_0_in[2] => Mux4.IN8
real_bfp_0_in[2] => Mux5.IN8
real_bfp_0_in[3] => Mux0.IN10
real_bfp_0_in[3] => Mux1.IN9
real_bfp_0_in[3] => Mux2.IN8
real_bfp_0_in[3] => Mux3.IN7
real_bfp_0_in[3] => Mux4.IN7
real_bfp_0_in[4] => Mux0.IN9
real_bfp_0_in[4] => Mux1.IN8
real_bfp_0_in[4] => Mux2.IN7
real_bfp_0_in[4] => Mux3.IN6
real_bfp_0_in[5] => Mux0.IN8
real_bfp_0_in[5] => Mux1.IN7
real_bfp_0_in[5] => Mux2.IN6
real_bfp_0_in[6] => Mux0.IN7
real_bfp_0_in[6] => Mux1.IN6
real_bfp_0_in[7] => Mux0.IN6
real_bfp_1_in[0] => Mux11.IN10
real_bfp_1_in[0] => Mux12.IN10
real_bfp_1_in[0] => Mux13.IN10
real_bfp_1_in[0] => Mux14.IN10
real_bfp_1_in[0] => Mux15.IN10
real_bfp_1_in[1] => Mux10.IN10
real_bfp_1_in[1] => Mux11.IN9
real_bfp_1_in[1] => Mux12.IN9
real_bfp_1_in[1] => Mux13.IN9
real_bfp_1_in[1] => Mux14.IN9
real_bfp_1_in[2] => Mux9.IN10
real_bfp_1_in[2] => Mux10.IN9
real_bfp_1_in[2] => Mux11.IN8
real_bfp_1_in[2] => Mux12.IN8
real_bfp_1_in[2] => Mux13.IN8
real_bfp_1_in[3] => Mux8.IN10
real_bfp_1_in[3] => Mux9.IN9
real_bfp_1_in[3] => Mux10.IN8
real_bfp_1_in[3] => Mux11.IN7
real_bfp_1_in[3] => Mux12.IN7
real_bfp_1_in[4] => Mux8.IN9
real_bfp_1_in[4] => Mux9.IN8
real_bfp_1_in[4] => Mux10.IN7
real_bfp_1_in[4] => Mux11.IN6
real_bfp_1_in[5] => Mux8.IN8
real_bfp_1_in[5] => Mux9.IN7
real_bfp_1_in[5] => Mux10.IN6
real_bfp_1_in[6] => Mux8.IN7
real_bfp_1_in[6] => Mux9.IN6
real_bfp_1_in[7] => Mux8.IN6
real_bfp_2_in[0] => Mux19.IN10
real_bfp_2_in[0] => Mux20.IN10
real_bfp_2_in[0] => Mux21.IN10
real_bfp_2_in[0] => Mux22.IN10
real_bfp_2_in[0] => Mux23.IN10
real_bfp_2_in[1] => Mux18.IN10
real_bfp_2_in[1] => Mux19.IN9
real_bfp_2_in[1] => Mux20.IN9
real_bfp_2_in[1] => Mux21.IN9
real_bfp_2_in[1] => Mux22.IN9
real_bfp_2_in[2] => Mux17.IN10
real_bfp_2_in[2] => Mux18.IN9
real_bfp_2_in[2] => Mux19.IN8
real_bfp_2_in[2] => Mux20.IN8
real_bfp_2_in[2] => Mux21.IN8
real_bfp_2_in[3] => Mux16.IN10
real_bfp_2_in[3] => Mux17.IN9
real_bfp_2_in[3] => Mux18.IN8
real_bfp_2_in[3] => Mux19.IN7
real_bfp_2_in[3] => Mux20.IN7
real_bfp_2_in[4] => Mux16.IN9
real_bfp_2_in[4] => Mux17.IN8
real_bfp_2_in[4] => Mux18.IN7
real_bfp_2_in[4] => Mux19.IN6
real_bfp_2_in[5] => Mux16.IN8
real_bfp_2_in[5] => Mux17.IN7
real_bfp_2_in[5] => Mux18.IN6
real_bfp_2_in[6] => Mux16.IN7
real_bfp_2_in[6] => Mux17.IN6
real_bfp_2_in[7] => Mux16.IN6
real_bfp_3_in[0] => Mux27.IN10
real_bfp_3_in[0] => Mux28.IN10
real_bfp_3_in[0] => Mux29.IN10
real_bfp_3_in[0] => Mux30.IN10
real_bfp_3_in[0] => Mux31.IN10
real_bfp_3_in[1] => Mux26.IN10
real_bfp_3_in[1] => Mux27.IN9
real_bfp_3_in[1] => Mux28.IN9
real_bfp_3_in[1] => Mux29.IN9
real_bfp_3_in[1] => Mux30.IN9
real_bfp_3_in[2] => Mux25.IN10
real_bfp_3_in[2] => Mux26.IN9
real_bfp_3_in[2] => Mux27.IN8
real_bfp_3_in[2] => Mux28.IN8
real_bfp_3_in[2] => Mux29.IN8
real_bfp_3_in[3] => Mux24.IN10
real_bfp_3_in[3] => Mux25.IN9
real_bfp_3_in[3] => Mux26.IN8
real_bfp_3_in[3] => Mux27.IN7
real_bfp_3_in[3] => Mux28.IN7
real_bfp_3_in[4] => Mux24.IN9
real_bfp_3_in[4] => Mux25.IN8
real_bfp_3_in[4] => Mux26.IN7
real_bfp_3_in[4] => Mux27.IN6
real_bfp_3_in[5] => Mux24.IN8
real_bfp_3_in[5] => Mux25.IN7
real_bfp_3_in[5] => Mux26.IN6
real_bfp_3_in[6] => Mux24.IN7
real_bfp_3_in[6] => Mux25.IN6
real_bfp_3_in[7] => Mux24.IN6
imag_bfp_0_in[0] => Mux35.IN10
imag_bfp_0_in[0] => Mux36.IN10
imag_bfp_0_in[0] => Mux37.IN10
imag_bfp_0_in[0] => Mux38.IN10
imag_bfp_0_in[0] => Mux39.IN10
imag_bfp_0_in[1] => Mux34.IN10
imag_bfp_0_in[1] => Mux35.IN9
imag_bfp_0_in[1] => Mux36.IN9
imag_bfp_0_in[1] => Mux37.IN9
imag_bfp_0_in[1] => Mux38.IN9
imag_bfp_0_in[2] => Mux33.IN10
imag_bfp_0_in[2] => Mux34.IN9
imag_bfp_0_in[2] => Mux35.IN8
imag_bfp_0_in[2] => Mux36.IN8
imag_bfp_0_in[2] => Mux37.IN8
imag_bfp_0_in[3] => Mux32.IN10
imag_bfp_0_in[3] => Mux33.IN9
imag_bfp_0_in[3] => Mux34.IN8
imag_bfp_0_in[3] => Mux35.IN7
imag_bfp_0_in[3] => Mux36.IN7
imag_bfp_0_in[4] => Mux32.IN9
imag_bfp_0_in[4] => Mux33.IN8
imag_bfp_0_in[4] => Mux34.IN7
imag_bfp_0_in[4] => Mux35.IN6
imag_bfp_0_in[5] => Mux32.IN8
imag_bfp_0_in[5] => Mux33.IN7
imag_bfp_0_in[5] => Mux34.IN6
imag_bfp_0_in[6] => Mux32.IN7
imag_bfp_0_in[6] => Mux33.IN6
imag_bfp_0_in[7] => Mux32.IN6
imag_bfp_1_in[0] => Mux43.IN10
imag_bfp_1_in[0] => Mux44.IN10
imag_bfp_1_in[0] => Mux45.IN10
imag_bfp_1_in[0] => Mux46.IN10
imag_bfp_1_in[0] => Mux47.IN10
imag_bfp_1_in[1] => Mux42.IN10
imag_bfp_1_in[1] => Mux43.IN9
imag_bfp_1_in[1] => Mux44.IN9
imag_bfp_1_in[1] => Mux45.IN9
imag_bfp_1_in[1] => Mux46.IN9
imag_bfp_1_in[2] => Mux41.IN10
imag_bfp_1_in[2] => Mux42.IN9
imag_bfp_1_in[2] => Mux43.IN8
imag_bfp_1_in[2] => Mux44.IN8
imag_bfp_1_in[2] => Mux45.IN8
imag_bfp_1_in[3] => Mux40.IN10
imag_bfp_1_in[3] => Mux41.IN9
imag_bfp_1_in[3] => Mux42.IN8
imag_bfp_1_in[3] => Mux43.IN7
imag_bfp_1_in[3] => Mux44.IN7
imag_bfp_1_in[4] => Mux40.IN9
imag_bfp_1_in[4] => Mux41.IN8
imag_bfp_1_in[4] => Mux42.IN7
imag_bfp_1_in[4] => Mux43.IN6
imag_bfp_1_in[5] => Mux40.IN8
imag_bfp_1_in[5] => Mux41.IN7
imag_bfp_1_in[5] => Mux42.IN6
imag_bfp_1_in[6] => Mux40.IN7
imag_bfp_1_in[6] => Mux41.IN6
imag_bfp_1_in[7] => Mux40.IN6
imag_bfp_2_in[0] => Mux51.IN10
imag_bfp_2_in[0] => Mux52.IN10
imag_bfp_2_in[0] => Mux53.IN10
imag_bfp_2_in[0] => Mux54.IN10
imag_bfp_2_in[0] => Mux55.IN10
imag_bfp_2_in[1] => Mux50.IN10
imag_bfp_2_in[1] => Mux51.IN9
imag_bfp_2_in[1] => Mux52.IN9
imag_bfp_2_in[1] => Mux53.IN9
imag_bfp_2_in[1] => Mux54.IN9
imag_bfp_2_in[2] => Mux49.IN10
imag_bfp_2_in[2] => Mux50.IN9
imag_bfp_2_in[2] => Mux51.IN8
imag_bfp_2_in[2] => Mux52.IN8
imag_bfp_2_in[2] => Mux53.IN8
imag_bfp_2_in[3] => Mux48.IN10
imag_bfp_2_in[3] => Mux49.IN9
imag_bfp_2_in[3] => Mux50.IN8
imag_bfp_2_in[3] => Mux51.IN7
imag_bfp_2_in[3] => Mux52.IN7
imag_bfp_2_in[4] => Mux48.IN9
imag_bfp_2_in[4] => Mux49.IN8
imag_bfp_2_in[4] => Mux50.IN7
imag_bfp_2_in[4] => Mux51.IN6
imag_bfp_2_in[5] => Mux48.IN8
imag_bfp_2_in[5] => Mux49.IN7
imag_bfp_2_in[5] => Mux50.IN6
imag_bfp_2_in[6] => Mux48.IN7
imag_bfp_2_in[6] => Mux49.IN6
imag_bfp_2_in[7] => Mux48.IN6
imag_bfp_3_in[0] => Mux59.IN10
imag_bfp_3_in[0] => Mux60.IN10
imag_bfp_3_in[0] => Mux61.IN10
imag_bfp_3_in[0] => Mux62.IN10
imag_bfp_3_in[0] => Mux63.IN10
imag_bfp_3_in[1] => Mux58.IN10
imag_bfp_3_in[1] => Mux59.IN9
imag_bfp_3_in[1] => Mux60.IN9
imag_bfp_3_in[1] => Mux61.IN9
imag_bfp_3_in[1] => Mux62.IN9
imag_bfp_3_in[2] => Mux57.IN10
imag_bfp_3_in[2] => Mux58.IN9
imag_bfp_3_in[2] => Mux59.IN8
imag_bfp_3_in[2] => Mux60.IN8
imag_bfp_3_in[2] => Mux61.IN8
imag_bfp_3_in[3] => Mux56.IN10
imag_bfp_3_in[3] => Mux57.IN9
imag_bfp_3_in[3] => Mux58.IN8
imag_bfp_3_in[3] => Mux59.IN7
imag_bfp_3_in[3] => Mux60.IN7
imag_bfp_3_in[4] => Mux56.IN9
imag_bfp_3_in[4] => Mux57.IN8
imag_bfp_3_in[4] => Mux58.IN7
imag_bfp_3_in[4] => Mux59.IN6
imag_bfp_3_in[5] => Mux56.IN8
imag_bfp_3_in[5] => Mux57.IN7
imag_bfp_3_in[5] => Mux58.IN6
imag_bfp_3_in[6] => Mux56.IN7
imag_bfp_3_in[6] => Mux57.IN6
imag_bfp_3_in[7] => Mux56.IN6
bfp_factor[0] => Mux0.IN5
bfp_factor[0] => Mux1.IN5
bfp_factor[0] => Mux2.IN5
bfp_factor[0] => Mux3.IN5
bfp_factor[0] => Mux4.IN6
bfp_factor[0] => Mux5.IN7
bfp_factor[0] => Mux6.IN8
bfp_factor[0] => Mux7.IN9
bfp_factor[0] => Mux8.IN5
bfp_factor[0] => Mux9.IN5
bfp_factor[0] => Mux10.IN5
bfp_factor[0] => Mux11.IN5
bfp_factor[0] => Mux12.IN6
bfp_factor[0] => Mux13.IN7
bfp_factor[0] => Mux14.IN8
bfp_factor[0] => Mux15.IN9
bfp_factor[0] => Mux16.IN5
bfp_factor[0] => Mux17.IN5
bfp_factor[0] => Mux18.IN5
bfp_factor[0] => Mux19.IN5
bfp_factor[0] => Mux20.IN6
bfp_factor[0] => Mux21.IN7
bfp_factor[0] => Mux22.IN8
bfp_factor[0] => Mux23.IN9
bfp_factor[0] => Mux24.IN5
bfp_factor[0] => Mux25.IN5
bfp_factor[0] => Mux26.IN5
bfp_factor[0] => Mux27.IN5
bfp_factor[0] => Mux28.IN6
bfp_factor[0] => Mux29.IN7
bfp_factor[0] => Mux30.IN8
bfp_factor[0] => Mux31.IN9
bfp_factor[0] => Mux32.IN5
bfp_factor[0] => Mux33.IN5
bfp_factor[0] => Mux34.IN5
bfp_factor[0] => Mux35.IN5
bfp_factor[0] => Mux36.IN6
bfp_factor[0] => Mux37.IN7
bfp_factor[0] => Mux38.IN8
bfp_factor[0] => Mux39.IN9
bfp_factor[0] => Mux40.IN5
bfp_factor[0] => Mux41.IN5
bfp_factor[0] => Mux42.IN5
bfp_factor[0] => Mux43.IN5
bfp_factor[0] => Mux44.IN6
bfp_factor[0] => Mux45.IN7
bfp_factor[0] => Mux46.IN8
bfp_factor[0] => Mux47.IN9
bfp_factor[0] => Mux48.IN5
bfp_factor[0] => Mux49.IN5
bfp_factor[0] => Mux50.IN5
bfp_factor[0] => Mux51.IN5
bfp_factor[0] => Mux52.IN6
bfp_factor[0] => Mux53.IN7
bfp_factor[0] => Mux54.IN8
bfp_factor[0] => Mux55.IN9
bfp_factor[0] => Mux56.IN5
bfp_factor[0] => Mux57.IN5
bfp_factor[0] => Mux58.IN5
bfp_factor[0] => Mux59.IN5
bfp_factor[0] => Mux60.IN6
bfp_factor[0] => Mux61.IN7
bfp_factor[0] => Mux62.IN8
bfp_factor[0] => Mux63.IN9
bfp_factor[1] => Mux0.IN4
bfp_factor[1] => Mux1.IN4
bfp_factor[1] => Mux2.IN4
bfp_factor[1] => Mux3.IN4
bfp_factor[1] => Mux4.IN5
bfp_factor[1] => Mux5.IN6
bfp_factor[1] => Mux6.IN7
bfp_factor[1] => Mux7.IN8
bfp_factor[1] => Mux8.IN4
bfp_factor[1] => Mux9.IN4
bfp_factor[1] => Mux10.IN4
bfp_factor[1] => Mux11.IN4
bfp_factor[1] => Mux12.IN5
bfp_factor[1] => Mux13.IN6
bfp_factor[1] => Mux14.IN7
bfp_factor[1] => Mux15.IN8
bfp_factor[1] => Mux16.IN4
bfp_factor[1] => Mux17.IN4
bfp_factor[1] => Mux18.IN4
bfp_factor[1] => Mux19.IN4
bfp_factor[1] => Mux20.IN5
bfp_factor[1] => Mux21.IN6
bfp_factor[1] => Mux22.IN7
bfp_factor[1] => Mux23.IN8
bfp_factor[1] => Mux24.IN4
bfp_factor[1] => Mux25.IN4
bfp_factor[1] => Mux26.IN4
bfp_factor[1] => Mux27.IN4
bfp_factor[1] => Mux28.IN5
bfp_factor[1] => Mux29.IN6
bfp_factor[1] => Mux30.IN7
bfp_factor[1] => Mux31.IN8
bfp_factor[1] => Mux32.IN4
bfp_factor[1] => Mux33.IN4
bfp_factor[1] => Mux34.IN4
bfp_factor[1] => Mux35.IN4
bfp_factor[1] => Mux36.IN5
bfp_factor[1] => Mux37.IN6
bfp_factor[1] => Mux38.IN7
bfp_factor[1] => Mux39.IN8
bfp_factor[1] => Mux40.IN4
bfp_factor[1] => Mux41.IN4
bfp_factor[1] => Mux42.IN4
bfp_factor[1] => Mux43.IN4
bfp_factor[1] => Mux44.IN5
bfp_factor[1] => Mux45.IN6
bfp_factor[1] => Mux46.IN7
bfp_factor[1] => Mux47.IN8
bfp_factor[1] => Mux48.IN4
bfp_factor[1] => Mux49.IN4
bfp_factor[1] => Mux50.IN4
bfp_factor[1] => Mux51.IN4
bfp_factor[1] => Mux52.IN5
bfp_factor[1] => Mux53.IN6
bfp_factor[1] => Mux54.IN7
bfp_factor[1] => Mux55.IN8
bfp_factor[1] => Mux56.IN4
bfp_factor[1] => Mux57.IN4
bfp_factor[1] => Mux58.IN4
bfp_factor[1] => Mux59.IN4
bfp_factor[1] => Mux60.IN5
bfp_factor[1] => Mux61.IN6
bfp_factor[1] => Mux62.IN7
bfp_factor[1] => Mux63.IN8
bfp_factor[2] => Mux0.IN3
bfp_factor[2] => Mux1.IN3
bfp_factor[2] => Mux2.IN3
bfp_factor[2] => Mux3.IN3
bfp_factor[2] => Mux4.IN4
bfp_factor[2] => Mux5.IN5
bfp_factor[2] => Mux6.IN6
bfp_factor[2] => Mux7.IN7
bfp_factor[2] => Mux8.IN3
bfp_factor[2] => Mux9.IN3
bfp_factor[2] => Mux10.IN3
bfp_factor[2] => Mux11.IN3
bfp_factor[2] => Mux12.IN4
bfp_factor[2] => Mux13.IN5
bfp_factor[2] => Mux14.IN6
bfp_factor[2] => Mux15.IN7
bfp_factor[2] => Mux16.IN3
bfp_factor[2] => Mux17.IN3
bfp_factor[2] => Mux18.IN3
bfp_factor[2] => Mux19.IN3
bfp_factor[2] => Mux20.IN4
bfp_factor[2] => Mux21.IN5
bfp_factor[2] => Mux22.IN6
bfp_factor[2] => Mux23.IN7
bfp_factor[2] => Mux24.IN3
bfp_factor[2] => Mux25.IN3
bfp_factor[2] => Mux26.IN3
bfp_factor[2] => Mux27.IN3
bfp_factor[2] => Mux28.IN4
bfp_factor[2] => Mux29.IN5
bfp_factor[2] => Mux30.IN6
bfp_factor[2] => Mux31.IN7
bfp_factor[2] => Mux32.IN3
bfp_factor[2] => Mux33.IN3
bfp_factor[2] => Mux34.IN3
bfp_factor[2] => Mux35.IN3
bfp_factor[2] => Mux36.IN4
bfp_factor[2] => Mux37.IN5
bfp_factor[2] => Mux38.IN6
bfp_factor[2] => Mux39.IN7
bfp_factor[2] => Mux40.IN3
bfp_factor[2] => Mux41.IN3
bfp_factor[2] => Mux42.IN3
bfp_factor[2] => Mux43.IN3
bfp_factor[2] => Mux44.IN4
bfp_factor[2] => Mux45.IN5
bfp_factor[2] => Mux46.IN6
bfp_factor[2] => Mux47.IN7
bfp_factor[2] => Mux48.IN3
bfp_factor[2] => Mux49.IN3
bfp_factor[2] => Mux50.IN3
bfp_factor[2] => Mux51.IN3
bfp_factor[2] => Mux52.IN4
bfp_factor[2] => Mux53.IN5
bfp_factor[2] => Mux54.IN6
bfp_factor[2] => Mux55.IN7
bfp_factor[2] => Mux56.IN3
bfp_factor[2] => Mux57.IN3
bfp_factor[2] => Mux58.IN3
bfp_factor[2] => Mux59.IN3
bfp_factor[2] => Mux60.IN4
bfp_factor[2] => Mux61.IN5
bfp_factor[2] => Mux62.IN6
bfp_factor[2] => Mux63.IN7
real_bfp_0_out[0] <= r_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[1] <= r_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[2] <= r_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[3] <= r_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[4] <= r_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[5] <= r_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[6] <= r_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[7] <= r_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[0] <= r_array_out[1][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[1] <= r_array_out[1][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[2] <= r_array_out[1][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[3] <= r_array_out[1][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[4] <= r_array_out[1][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[5] <= r_array_out[1][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[6] <= r_array_out[1][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[7] <= r_array_out[1][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[0] <= r_array_out[2][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[1] <= r_array_out[2][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[2] <= r_array_out[2][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[3] <= r_array_out[2][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[4] <= r_array_out[2][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[5] <= r_array_out[2][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[6] <= r_array_out[2][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[7] <= r_array_out[2][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[0] <= r_array_out[3][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[1] <= r_array_out[3][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[2] <= r_array_out[3][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[3] <= r_array_out[3][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[4] <= r_array_out[3][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[5] <= r_array_out[3][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[6] <= r_array_out[3][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[7] <= r_array_out[3][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[0] <= i_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[1] <= i_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[2] <= i_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[3] <= i_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[4] <= i_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[5] <= i_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[6] <= i_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[7] <= i_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[0] <= i_array_out[1][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[1] <= i_array_out[1][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[2] <= i_array_out[1][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[3] <= i_array_out[1][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[4] <= i_array_out[1][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[5] <= i_array_out[1][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[6] <= i_array_out[1][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[7] <= i_array_out[1][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[0] <= i_array_out[2][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[1] <= i_array_out[2][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[2] <= i_array_out[2][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[3] <= i_array_out[2][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[4] <= i_array_out[2][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[5] <= i_array_out[2][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[6] <= i_array_out[2][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[7] <= i_array_out[2][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[0] <= i_array_out[3][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[1] <= i_array_out[3][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[2] <= i_array_out[3][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[3] <= i_array_out[3][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[4] <= i_array_out[3][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[5] <= i_array_out[3][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[6] <= i_array_out[3][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[7] <= i_array_out[3][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect
global_clock_enable => asj_fft_tdl_bit_fft_111:gen_blk_float:gen_streaming:gen_cont:delay_next_pass.global_clock_enable
global_clock_enable => sdet.BLOCK_GAP.OUTPUTSELECT
global_clock_enable => sdet.DISABLE.OUTPUTSELECT
global_clock_enable => sdet.ENABLE.OUTPUTSELECT
global_clock_enable => sdet.BLOCK_READY.OUTPUTSELECT
global_clock_enable => sdet.IDLE.OUTPUTSELECT
global_clock_enable => asj_fft_tdl_bit_fft_111:gen_blk_float:gen_streaming:gen_cont:delay_next_blk.global_clock_enable
global_clock_enable => gap_reg.ENA
global_clock_enable => del_np_cnt[4].ENA
global_clock_enable => del_np_cnt[3].ENA
global_clock_enable => del_np_cnt[2].ENA
global_clock_enable => del_np_cnt[1].ENA
global_clock_enable => del_np_cnt[0].ENA
global_clock_enable => en_gain_lut_8_pts.ENA
global_clock_enable => gain_lut_8pts[3].ENA
global_clock_enable => gain_lut_8pts[2].ENA
global_clock_enable => gain_lut_8pts[1].ENA
global_clock_enable => gain_lut_8pts[0].ENA
global_clock_enable => slb_i[3].ENA
global_clock_enable => slb_i[2].ENA
global_clock_enable => slb_i[1].ENA
global_clock_enable => slb_i[0].ENA
global_clock_enable => gain_lut_blk[3].ENA
global_clock_enable => gain_lut_blk[2].ENA
global_clock_enable => gain_lut_blk[1].ENA
global_clock_enable => gain_lut_blk[0].ENA
clk => asj_fft_tdl_bit_fft_111:gen_blk_float:gen_streaming:gen_cont:delay_next_pass.clk
clk => gain_lut_blk[0].CLK
clk => gain_lut_blk[1].CLK
clk => gain_lut_blk[2].CLK
clk => gain_lut_blk[3].CLK
clk => slb_i[0].CLK
clk => slb_i[1].CLK
clk => slb_i[2].CLK
clk => slb_i[3].CLK
clk => gain_lut_8pts[0].CLK
clk => gain_lut_8pts[1].CLK
clk => gain_lut_8pts[2].CLK
clk => gain_lut_8pts[3].CLK
clk => en_gain_lut_8_pts.CLK
clk => del_np_cnt[0].CLK
clk => del_np_cnt[1].CLK
clk => del_np_cnt[2].CLK
clk => del_np_cnt[3].CLK
clk => del_np_cnt[4].CLK
clk => gap_reg.CLK
clk => asj_fft_tdl_bit_fft_111:gen_blk_float:gen_streaming:gen_cont:delay_next_blk.clk
clk => sdet~1.DATAIN
reset => gap_reg.OUTPUTSELECT
reset => sdet.OUTPUTSELECT
reset => sdet.OUTPUTSELECT
reset => sdet.OUTPUTSELECT
reset => sdet.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => sdet.IDLE.DATAB
next_pass => asj_fft_tdl_bit_fft_111:gen_blk_float:gen_streaming:gen_cont:delay_next_pass.data_in
data_rdy => ~NO_FANOUT~
next_blk => asj_fft_tdl_bit_fft_111:gen_blk_float:gen_streaming:gen_cont:delay_next_blk.data_in
blk_done => gap_reg.OUTPUTSELECT
gain_in_1pt[0] => slb_i.IN1
gain_in_1pt[1] => slb_i.IN1
gain_in_1pt[2] => slb_i.IN1
gain_in_1pt[3] => slb_i.IN1
real_bfp_0_in[0] => ~NO_FANOUT~
real_bfp_0_in[1] => ~NO_FANOUT~
real_bfp_0_in[2] => ~NO_FANOUT~
real_bfp_0_in[3] => rail_p_r[0][0].IN0
real_bfp_0_in[3] => rail_n_r[0][0].IN0
real_bfp_0_in[4] => rail_p_r[0][1].IN0
real_bfp_0_in[4] => rail_n_r[0][1].IN0
real_bfp_0_in[5] => rail_p_r[0][2].IN0
real_bfp_0_in[5] => rail_n_r[0][2].IN0
real_bfp_0_in[6] => rail_p_r[0][3].IN0
real_bfp_0_in[6] => rail_n_r[0][3].IN0
real_bfp_0_in[7] => rail_p_r[0][3].IN1
real_bfp_0_in[7] => rail_n_r[0][3].IN1
real_bfp_0_in[7] => rail_p_r[0][2].IN1
real_bfp_0_in[7] => rail_n_r[0][2].IN1
real_bfp_0_in[7] => rail_p_r[0][1].IN1
real_bfp_0_in[7] => rail_n_r[0][1].IN1
real_bfp_0_in[7] => rail_p_r[0][0].IN1
real_bfp_0_in[7] => rail_n_r[0][0].IN1
real_bfp_1_in[0] => ~NO_FANOUT~
real_bfp_1_in[1] => ~NO_FANOUT~
real_bfp_1_in[2] => ~NO_FANOUT~
real_bfp_1_in[3] => rail_p_r[1][0].IN0
real_bfp_1_in[3] => rail_n_r[1][0].IN0
real_bfp_1_in[4] => rail_p_r[1][1].IN0
real_bfp_1_in[4] => rail_n_r[1][1].IN0
real_bfp_1_in[5] => rail_p_r[1][2].IN0
real_bfp_1_in[5] => rail_n_r[1][2].IN0
real_bfp_1_in[6] => rail_p_r[1][3].IN0
real_bfp_1_in[6] => rail_n_r[1][3].IN0
real_bfp_1_in[7] => rail_p_r[1][3].IN1
real_bfp_1_in[7] => rail_n_r[1][3].IN1
real_bfp_1_in[7] => rail_p_r[1][2].IN1
real_bfp_1_in[7] => rail_n_r[1][2].IN1
real_bfp_1_in[7] => rail_p_r[1][1].IN1
real_bfp_1_in[7] => rail_n_r[1][1].IN1
real_bfp_1_in[7] => rail_p_r[1][0].IN1
real_bfp_1_in[7] => rail_n_r[1][0].IN1
real_bfp_2_in[0] => ~NO_FANOUT~
real_bfp_2_in[1] => ~NO_FANOUT~
real_bfp_2_in[2] => ~NO_FANOUT~
real_bfp_2_in[3] => rail_p_r[2][0].IN0
real_bfp_2_in[3] => rail_n_r[2][0].IN0
real_bfp_2_in[4] => rail_p_r[2][1].IN0
real_bfp_2_in[4] => rail_n_r[2][1].IN0
real_bfp_2_in[5] => rail_p_r[2][2].IN0
real_bfp_2_in[5] => rail_n_r[2][2].IN0
real_bfp_2_in[6] => rail_p_r[2][3].IN0
real_bfp_2_in[6] => rail_n_r[2][3].IN0
real_bfp_2_in[7] => rail_p_r[2][3].IN1
real_bfp_2_in[7] => rail_n_r[2][3].IN1
real_bfp_2_in[7] => rail_p_r[2][2].IN1
real_bfp_2_in[7] => rail_n_r[2][2].IN1
real_bfp_2_in[7] => rail_p_r[2][1].IN1
real_bfp_2_in[7] => rail_n_r[2][1].IN1
real_bfp_2_in[7] => rail_p_r[2][0].IN1
real_bfp_2_in[7] => rail_n_r[2][0].IN1
real_bfp_3_in[0] => ~NO_FANOUT~
real_bfp_3_in[1] => ~NO_FANOUT~
real_bfp_3_in[2] => ~NO_FANOUT~
real_bfp_3_in[3] => rail_p_r[3][0].IN0
real_bfp_3_in[3] => rail_n_r[3][0].IN0
real_bfp_3_in[4] => rail_p_r[3][1].IN0
real_bfp_3_in[4] => rail_n_r[3][1].IN0
real_bfp_3_in[5] => rail_p_r[3][2].IN0
real_bfp_3_in[5] => rail_n_r[3][2].IN0
real_bfp_3_in[6] => rail_p_r[3][3].IN0
real_bfp_3_in[6] => rail_n_r[3][3].IN0
real_bfp_3_in[7] => rail_p_r[3][3].IN1
real_bfp_3_in[7] => rail_n_r[3][3].IN1
real_bfp_3_in[7] => rail_p_r[3][2].IN1
real_bfp_3_in[7] => rail_n_r[3][2].IN1
real_bfp_3_in[7] => rail_p_r[3][1].IN1
real_bfp_3_in[7] => rail_n_r[3][1].IN1
real_bfp_3_in[7] => rail_p_r[3][0].IN1
real_bfp_3_in[7] => rail_n_r[3][0].IN1
imag_bfp_0_in[0] => ~NO_FANOUT~
imag_bfp_0_in[1] => ~NO_FANOUT~
imag_bfp_0_in[2] => ~NO_FANOUT~
imag_bfp_0_in[3] => rail_p_i[0][0].IN0
imag_bfp_0_in[3] => rail_n_i[0][0].IN0
imag_bfp_0_in[4] => rail_p_i[0][1].IN0
imag_bfp_0_in[4] => rail_n_i[0][1].IN0
imag_bfp_0_in[5] => rail_p_i[0][2].IN0
imag_bfp_0_in[5] => rail_n_i[0][2].IN0
imag_bfp_0_in[6] => rail_p_i[0][3].IN0
imag_bfp_0_in[6] => rail_n_i[0][3].IN0
imag_bfp_0_in[7] => rail_p_i[0][3].IN1
imag_bfp_0_in[7] => rail_n_i[0][3].IN1
imag_bfp_0_in[7] => rail_p_i[0][2].IN1
imag_bfp_0_in[7] => rail_n_i[0][2].IN1
imag_bfp_0_in[7] => rail_p_i[0][1].IN1
imag_bfp_0_in[7] => rail_n_i[0][1].IN1
imag_bfp_0_in[7] => rail_p_i[0][0].IN1
imag_bfp_0_in[7] => rail_n_i[0][0].IN1
imag_bfp_1_in[0] => ~NO_FANOUT~
imag_bfp_1_in[1] => ~NO_FANOUT~
imag_bfp_1_in[2] => ~NO_FANOUT~
imag_bfp_1_in[3] => rail_p_i[1][0].IN0
imag_bfp_1_in[3] => rail_n_i[1][0].IN0
imag_bfp_1_in[4] => rail_p_i[1][1].IN0
imag_bfp_1_in[4] => rail_n_i[1][1].IN0
imag_bfp_1_in[5] => rail_p_i[1][2].IN0
imag_bfp_1_in[5] => rail_n_i[1][2].IN0
imag_bfp_1_in[6] => rail_p_i[1][3].IN0
imag_bfp_1_in[6] => rail_n_i[1][3].IN0
imag_bfp_1_in[7] => rail_p_i[1][3].IN1
imag_bfp_1_in[7] => rail_n_i[1][3].IN1
imag_bfp_1_in[7] => rail_p_i[1][2].IN1
imag_bfp_1_in[7] => rail_n_i[1][2].IN1
imag_bfp_1_in[7] => rail_p_i[1][1].IN1
imag_bfp_1_in[7] => rail_n_i[1][1].IN1
imag_bfp_1_in[7] => rail_p_i[1][0].IN1
imag_bfp_1_in[7] => rail_n_i[1][0].IN1
imag_bfp_2_in[0] => ~NO_FANOUT~
imag_bfp_2_in[1] => ~NO_FANOUT~
imag_bfp_2_in[2] => ~NO_FANOUT~
imag_bfp_2_in[3] => rail_p_i[2][0].IN0
imag_bfp_2_in[3] => rail_n_i[2][0].IN0
imag_bfp_2_in[4] => rail_p_i[2][1].IN0
imag_bfp_2_in[4] => rail_n_i[2][1].IN0
imag_bfp_2_in[5] => rail_p_i[2][2].IN0
imag_bfp_2_in[5] => rail_n_i[2][2].IN0
imag_bfp_2_in[6] => rail_p_i[2][3].IN0
imag_bfp_2_in[6] => rail_n_i[2][3].IN0
imag_bfp_2_in[7] => rail_p_i[2][3].IN1
imag_bfp_2_in[7] => rail_n_i[2][3].IN1
imag_bfp_2_in[7] => rail_p_i[2][2].IN1
imag_bfp_2_in[7] => rail_n_i[2][2].IN1
imag_bfp_2_in[7] => rail_p_i[2][1].IN1
imag_bfp_2_in[7] => rail_n_i[2][1].IN1
imag_bfp_2_in[7] => rail_p_i[2][0].IN1
imag_bfp_2_in[7] => rail_n_i[2][0].IN1
imag_bfp_3_in[0] => ~NO_FANOUT~
imag_bfp_3_in[1] => ~NO_FANOUT~
imag_bfp_3_in[2] => ~NO_FANOUT~
imag_bfp_3_in[3] => rail_p_i[3][0].IN0
imag_bfp_3_in[3] => rail_n_i[3][0].IN0
imag_bfp_3_in[4] => rail_p_i[3][1].IN0
imag_bfp_3_in[4] => rail_n_i[3][1].IN0
imag_bfp_3_in[5] => rail_p_i[3][2].IN0
imag_bfp_3_in[5] => rail_n_i[3][2].IN0
imag_bfp_3_in[6] => rail_p_i[3][3].IN0
imag_bfp_3_in[6] => rail_n_i[3][3].IN0
imag_bfp_3_in[7] => rail_p_i[3][3].IN1
imag_bfp_3_in[7] => rail_n_i[3][3].IN1
imag_bfp_3_in[7] => rail_p_i[3][2].IN1
imag_bfp_3_in[7] => rail_n_i[3][2].IN1
imag_bfp_3_in[7] => rail_p_i[3][1].IN1
imag_bfp_3_in[7] => rail_n_i[3][1].IN1
imag_bfp_3_in[7] => rail_p_i[3][0].IN1
imag_bfp_3_in[7] => rail_n_i[3][0].IN1
lut_out[0] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE
lut_out[1] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE
lut_out[2] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[8].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_fft_111:\gen_cont:bfp_detect|asj_fft_tdl_bit_fft_111:\gen_blk_float:gen_streaming:gen_cont:delay_next_blk
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
clk => tdl_arr[11].CLK
clk => tdl_arr[12].CLK
clk => tdl_arr[13].CLK
clk => tdl_arr[14].CLK
clk => tdl_arr[15].CLK
clk => tdl_arr[16].CLK
clk => tdl_arr[17].CLK
clk => tdl_arr[18].CLK
clk => tdl_arr[19].CLK
clk => tdl_arr[20].CLK
clk => tdl_arr[21].CLK
clk => tdl_arr[22].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
global_clock_enable => tdl_arr[11].ENA
global_clock_enable => tdl_arr[12].ENA
global_clock_enable => tdl_arr[13].ENA
global_clock_enable => tdl_arr[14].ENA
global_clock_enable => tdl_arr[15].ENA
global_clock_enable => tdl_arr[16].ENA
global_clock_enable => tdl_arr[17].ENA
global_clock_enable => tdl_arr[18].ENA
global_clock_enable => tdl_arr[19].ENA
global_clock_enable => tdl_arr[20].ENA
global_clock_enable => tdl_arr[21].ENA
global_clock_enable => tdl_arr[22].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[22].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_bfp_o_1pt_fft_111:\gen_cont:bfp_detect_1pt
global_clock_enable => gain_lut_8pts[3].ENA
global_clock_enable => gain_lut_8pts[2].ENA
global_clock_enable => gain_lut_8pts[1].ENA
global_clock_enable => gain_lut_8pts[0].ENA
clk => gain_lut_8pts[0].CLK
clk => gain_lut_8pts[1].CLK
clk => gain_lut_8pts[2].CLK
clk => gain_lut_8pts[3].CLK
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
next_pass => ~NO_FANOUT~
data_rdy => gain_lut_8pts.OUTPUTSELECT
data_rdy => gain_lut_8pts.OUTPUTSELECT
data_rdy => gain_lut_8pts.OUTPUTSELECT
data_rdy => gain_lut_8pts.OUTPUTSELECT
real_bfp_0_in[0] => ~NO_FANOUT~
real_bfp_0_in[1] => ~NO_FANOUT~
real_bfp_0_in[2] => ~NO_FANOUT~
real_bfp_0_in[3] => rail_p_r[0][0].IN0
real_bfp_0_in[3] => rail_n_r[0][0].IN0
real_bfp_0_in[4] => rail_p_r[0][1].IN0
real_bfp_0_in[4] => rail_n_r[0][1].IN0
real_bfp_0_in[5] => rail_p_r[0][2].IN0
real_bfp_0_in[5] => rail_n_r[0][2].IN0
real_bfp_0_in[6] => rail_p_r[0][3].IN0
real_bfp_0_in[6] => rail_n_r[0][3].IN0
real_bfp_0_in[7] => rail_p_r[0][3].IN1
real_bfp_0_in[7] => rail_n_r[0][3].IN1
real_bfp_0_in[7] => rail_p_r[0][2].IN1
real_bfp_0_in[7] => rail_n_r[0][2].IN1
real_bfp_0_in[7] => rail_p_r[0][1].IN1
real_bfp_0_in[7] => rail_n_r[0][1].IN1
real_bfp_0_in[7] => rail_p_r[0][0].IN1
real_bfp_0_in[7] => rail_n_r[0][0].IN1
real_bfp_1_in[0] => ~NO_FANOUT~
real_bfp_1_in[1] => ~NO_FANOUT~
real_bfp_1_in[2] => ~NO_FANOUT~
real_bfp_1_in[3] => rail_p_r[1][0].IN0
real_bfp_1_in[3] => rail_n_r[1][0].IN0
real_bfp_1_in[4] => rail_p_r[1][1].IN0
real_bfp_1_in[4] => rail_n_r[1][1].IN0
real_bfp_1_in[5] => rail_p_r[1][2].IN0
real_bfp_1_in[5] => rail_n_r[1][2].IN0
real_bfp_1_in[6] => rail_p_r[1][3].IN0
real_bfp_1_in[6] => rail_n_r[1][3].IN0
real_bfp_1_in[7] => rail_p_r[1][3].IN1
real_bfp_1_in[7] => rail_n_r[1][3].IN1
real_bfp_1_in[7] => rail_p_r[1][2].IN1
real_bfp_1_in[7] => rail_n_r[1][2].IN1
real_bfp_1_in[7] => rail_p_r[1][1].IN1
real_bfp_1_in[7] => rail_n_r[1][1].IN1
real_bfp_1_in[7] => rail_p_r[1][0].IN1
real_bfp_1_in[7] => rail_n_r[1][0].IN1
real_bfp_2_in[0] => ~NO_FANOUT~
real_bfp_2_in[1] => ~NO_FANOUT~
real_bfp_2_in[2] => ~NO_FANOUT~
real_bfp_2_in[3] => rail_p_r[2][0].IN0
real_bfp_2_in[3] => rail_n_r[2][0].IN0
real_bfp_2_in[4] => rail_p_r[2][1].IN0
real_bfp_2_in[4] => rail_n_r[2][1].IN0
real_bfp_2_in[5] => rail_p_r[2][2].IN0
real_bfp_2_in[5] => rail_n_r[2][2].IN0
real_bfp_2_in[6] => rail_p_r[2][3].IN0
real_bfp_2_in[6] => rail_n_r[2][3].IN0
real_bfp_2_in[7] => rail_p_r[2][3].IN1
real_bfp_2_in[7] => rail_n_r[2][3].IN1
real_bfp_2_in[7] => rail_p_r[2][2].IN1
real_bfp_2_in[7] => rail_n_r[2][2].IN1
real_bfp_2_in[7] => rail_p_r[2][1].IN1
real_bfp_2_in[7] => rail_n_r[2][1].IN1
real_bfp_2_in[7] => rail_p_r[2][0].IN1
real_bfp_2_in[7] => rail_n_r[2][0].IN1
real_bfp_3_in[0] => ~NO_FANOUT~
real_bfp_3_in[1] => ~NO_FANOUT~
real_bfp_3_in[2] => ~NO_FANOUT~
real_bfp_3_in[3] => rail_p_r[3][0].IN0
real_bfp_3_in[3] => rail_n_r[3][0].IN0
real_bfp_3_in[4] => rail_p_r[3][1].IN0
real_bfp_3_in[4] => rail_n_r[3][1].IN0
real_bfp_3_in[5] => rail_p_r[3][2].IN0
real_bfp_3_in[5] => rail_n_r[3][2].IN0
real_bfp_3_in[6] => rail_p_r[3][3].IN0
real_bfp_3_in[6] => rail_n_r[3][3].IN0
real_bfp_3_in[7] => rail_p_r[3][3].IN1
real_bfp_3_in[7] => rail_n_r[3][3].IN1
real_bfp_3_in[7] => rail_p_r[3][2].IN1
real_bfp_3_in[7] => rail_n_r[3][2].IN1
real_bfp_3_in[7] => rail_p_r[3][1].IN1
real_bfp_3_in[7] => rail_n_r[3][1].IN1
real_bfp_3_in[7] => rail_p_r[3][0].IN1
real_bfp_3_in[7] => rail_n_r[3][0].IN1
imag_bfp_0_in[0] => ~NO_FANOUT~
imag_bfp_0_in[1] => ~NO_FANOUT~
imag_bfp_0_in[2] => ~NO_FANOUT~
imag_bfp_0_in[3] => rail_p_i[0][0].IN0
imag_bfp_0_in[3] => rail_n_i[0][0].IN0
imag_bfp_0_in[4] => rail_p_i[0][1].IN0
imag_bfp_0_in[4] => rail_n_i[0][1].IN0
imag_bfp_0_in[5] => rail_p_i[0][2].IN0
imag_bfp_0_in[5] => rail_n_i[0][2].IN0
imag_bfp_0_in[6] => rail_p_i[0][3].IN0
imag_bfp_0_in[6] => rail_n_i[0][3].IN0
imag_bfp_0_in[7] => rail_p_i[0][3].IN1
imag_bfp_0_in[7] => rail_n_i[0][3].IN1
imag_bfp_0_in[7] => rail_p_i[0][2].IN1
imag_bfp_0_in[7] => rail_n_i[0][2].IN1
imag_bfp_0_in[7] => rail_p_i[0][1].IN1
imag_bfp_0_in[7] => rail_n_i[0][1].IN1
imag_bfp_0_in[7] => rail_p_i[0][0].IN1
imag_bfp_0_in[7] => rail_n_i[0][0].IN1
imag_bfp_1_in[0] => ~NO_FANOUT~
imag_bfp_1_in[1] => ~NO_FANOUT~
imag_bfp_1_in[2] => ~NO_FANOUT~
imag_bfp_1_in[3] => rail_p_i[1][0].IN0
imag_bfp_1_in[3] => rail_n_i[1][0].IN0
imag_bfp_1_in[4] => rail_p_i[1][1].IN0
imag_bfp_1_in[4] => rail_n_i[1][1].IN0
imag_bfp_1_in[5] => rail_p_i[1][2].IN0
imag_bfp_1_in[5] => rail_n_i[1][2].IN0
imag_bfp_1_in[6] => rail_p_i[1][3].IN0
imag_bfp_1_in[6] => rail_n_i[1][3].IN0
imag_bfp_1_in[7] => rail_p_i[1][3].IN1
imag_bfp_1_in[7] => rail_n_i[1][3].IN1
imag_bfp_1_in[7] => rail_p_i[1][2].IN1
imag_bfp_1_in[7] => rail_n_i[1][2].IN1
imag_bfp_1_in[7] => rail_p_i[1][1].IN1
imag_bfp_1_in[7] => rail_n_i[1][1].IN1
imag_bfp_1_in[7] => rail_p_i[1][0].IN1
imag_bfp_1_in[7] => rail_n_i[1][0].IN1
imag_bfp_2_in[0] => ~NO_FANOUT~
imag_bfp_2_in[1] => ~NO_FANOUT~
imag_bfp_2_in[2] => ~NO_FANOUT~
imag_bfp_2_in[3] => rail_p_i[2][0].IN0
imag_bfp_2_in[3] => rail_n_i[2][0].IN0
imag_bfp_2_in[4] => rail_p_i[2][1].IN0
imag_bfp_2_in[4] => rail_n_i[2][1].IN0
imag_bfp_2_in[5] => rail_p_i[2][2].IN0
imag_bfp_2_in[5] => rail_n_i[2][2].IN0
imag_bfp_2_in[6] => rail_p_i[2][3].IN0
imag_bfp_2_in[6] => rail_n_i[2][3].IN0
imag_bfp_2_in[7] => rail_p_i[2][3].IN1
imag_bfp_2_in[7] => rail_n_i[2][3].IN1
imag_bfp_2_in[7] => rail_p_i[2][2].IN1
imag_bfp_2_in[7] => rail_n_i[2][2].IN1
imag_bfp_2_in[7] => rail_p_i[2][1].IN1
imag_bfp_2_in[7] => rail_n_i[2][1].IN1
imag_bfp_2_in[7] => rail_p_i[2][0].IN1
imag_bfp_2_in[7] => rail_n_i[2][0].IN1
imag_bfp_3_in[0] => ~NO_FANOUT~
imag_bfp_3_in[1] => ~NO_FANOUT~
imag_bfp_3_in[2] => ~NO_FANOUT~
imag_bfp_3_in[3] => rail_p_i[3][0].IN0
imag_bfp_3_in[3] => rail_n_i[3][0].IN0
imag_bfp_3_in[4] => rail_p_i[3][1].IN0
imag_bfp_3_in[4] => rail_n_i[3][1].IN0
imag_bfp_3_in[5] => rail_p_i[3][2].IN0
imag_bfp_3_in[5] => rail_n_i[3][2].IN0
imag_bfp_3_in[6] => rail_p_i[3][3].IN0
imag_bfp_3_in[6] => rail_n_i[3][3].IN0
imag_bfp_3_in[7] => rail_p_i[3][3].IN1
imag_bfp_3_in[7] => rail_n_i[3][3].IN1
imag_bfp_3_in[7] => rail_p_i[3][2].IN1
imag_bfp_3_in[7] => rail_n_i[3][2].IN1
imag_bfp_3_in[7] => rail_p_i[3][1].IN1
imag_bfp_3_in[7] => rail_n_i[3][1].IN1
imag_bfp_3_in[7] => rail_p_i[3][0].IN1
imag_bfp_3_in[7] => rail_n_i[3][0].IN1
gain_out[0] <= gain_lut_8pts[0].DB_MAX_OUTPUT_PORT_TYPE
gain_out[1] <= gain_lut_8pts[1].DB_MAX_OUTPUT_PORT_TYPE
gain_out[2] <= gain_lut_8pts[2].DB_MAX_OUTPUT_PORT_TYPE
gain_out[3] <= gain_lut_8pts[3].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_tdl_bit_fft_111:\gen_cont:delay_next_blk
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
clk => tdl_arr[11].CLK
clk => tdl_arr[12].CLK
clk => tdl_arr[13].CLK
clk => tdl_arr[14].CLK
clk => tdl_arr[15].CLK
clk => tdl_arr[16].CLK
clk => tdl_arr[17].CLK
clk => tdl_arr[18].CLK
clk => tdl_arr[19].CLK
clk => tdl_arr[20].CLK
clk => tdl_arr[21].CLK
clk => tdl_arr[22].CLK
clk => tdl_arr[23].CLK
clk => tdl_arr[24].CLK
clk => tdl_arr[25].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
global_clock_enable => tdl_arr[11].ENA
global_clock_enable => tdl_arr[12].ENA
global_clock_enable => tdl_arr[13].ENA
global_clock_enable => tdl_arr[14].ENA
global_clock_enable => tdl_arr[15].ENA
global_clock_enable => tdl_arr[16].ENA
global_clock_enable => tdl_arr[17].ENA
global_clock_enable => tdl_arr[18].ENA
global_clock_enable => tdl_arr[19].ENA
global_clock_enable => tdl_arr[20].ENA
global_clock_enable => tdl_arr[21].ENA
global_clock_enable => tdl_arr[22].ENA
global_clock_enable => tdl_arr[23].ENA
global_clock_enable => tdl_arr[24].ENA
global_clock_enable => tdl_arr[25].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[25].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1
clk => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.clock0
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.clock0
clk => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u0.clk
clk => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u1.clk
clk => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.clk
clk => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.clk
global_clock_enable => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.global_clock_enable
global_clock_enable => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
reset => ~NO_FANOUT~
dataa[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[0]
dataa[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[0]
dataa[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[1]
dataa[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[1]
dataa[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[2]
dataa[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[2]
dataa[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[3]
dataa[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[3]
dataa[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[4]
dataa[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[4]
dataa[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[5]
dataa[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[5]
dataa[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[6]
dataa[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[6]
dataa[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[7]
dataa[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[7]
datab[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[0]
datab[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[0]
datab[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[1]
datab[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[1]
datab[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[2]
datab[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[2]
datab[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[3]
datab[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[3]
datab[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[4]
datab[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[4]
datab[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[5]
datab[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[5]
datab[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[6]
datab[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[6]
datab[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[7]
datab[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[7]
datac[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[0]
datac[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[0]
datac[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[1]
datac[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[1]
datac[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[2]
datac[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[2]
datac[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[3]
datac[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[3]
datac[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[4]
datac[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[4]
datac[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[5]
datac[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[5]
datac[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[6]
datac[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[6]
datac[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[7]
datac[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[7]
datad[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[0]
datad[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[0]
datad[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[1]
datad[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[1]
datad[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[2]
datad[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[2]
datad[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[3]
datad[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[3]
datad[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[4]
datad[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[4]
datad[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[5]
datad[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[5]
datad[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[6]
datad[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[6]
datad[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[7]
datad[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[7]
real_out[0] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[7]
imag_out[0] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[7]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[15]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[15]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_s5f2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_s5f2:auto_generated.dataa[0]
dataa[1] => mult_add_s5f2:auto_generated.dataa[1]
dataa[2] => mult_add_s5f2:auto_generated.dataa[2]
dataa[3] => mult_add_s5f2:auto_generated.dataa[3]
dataa[4] => mult_add_s5f2:auto_generated.dataa[4]
dataa[5] => mult_add_s5f2:auto_generated.dataa[5]
dataa[6] => mult_add_s5f2:auto_generated.dataa[6]
dataa[7] => mult_add_s5f2:auto_generated.dataa[7]
dataa[8] => mult_add_s5f2:auto_generated.dataa[8]
dataa[9] => mult_add_s5f2:auto_generated.dataa[9]
dataa[10] => mult_add_s5f2:auto_generated.dataa[10]
dataa[11] => mult_add_s5f2:auto_generated.dataa[11]
dataa[12] => mult_add_s5f2:auto_generated.dataa[12]
dataa[13] => mult_add_s5f2:auto_generated.dataa[13]
dataa[14] => mult_add_s5f2:auto_generated.dataa[14]
dataa[15] => mult_add_s5f2:auto_generated.dataa[15]
datab[0] => mult_add_s5f2:auto_generated.datab[0]
datab[1] => mult_add_s5f2:auto_generated.datab[1]
datab[2] => mult_add_s5f2:auto_generated.datab[2]
datab[3] => mult_add_s5f2:auto_generated.datab[3]
datab[4] => mult_add_s5f2:auto_generated.datab[4]
datab[5] => mult_add_s5f2:auto_generated.datab[5]
datab[6] => mult_add_s5f2:auto_generated.datab[6]
datab[7] => mult_add_s5f2:auto_generated.datab[7]
datab[8] => mult_add_s5f2:auto_generated.datab[8]
datab[9] => mult_add_s5f2:auto_generated.datab[9]
datab[10] => mult_add_s5f2:auto_generated.datab[10]
datab[11] => mult_add_s5f2:auto_generated.datab[11]
datab[12] => mult_add_s5f2:auto_generated.datab[12]
datab[13] => mult_add_s5f2:auto_generated.datab[13]
datab[14] => mult_add_s5f2:auto_generated.datab[14]
datab[15] => mult_add_s5f2:auto_generated.datab[15]
ena0 => mult_add_s5f2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_s5f2:auto_generated.result[0]
result[1] <= mult_add_s5f2:auto_generated.result[1]
result[2] <= mult_add_s5f2:auto_generated.result[2]
result[3] <= mult_add_s5f2:auto_generated.result[3]
result[4] <= mult_add_s5f2:auto_generated.result[4]
result[5] <= mult_add_s5f2:auto_generated.result[5]
result[6] <= mult_add_s5f2:auto_generated.result[6]
result[7] <= mult_add_s5f2:auto_generated.result[7]
result[8] <= mult_add_s5f2:auto_generated.result[8]
result[9] <= mult_add_s5f2:auto_generated.result[9]
result[10] <= mult_add_s5f2:auto_generated.result[10]
result[11] <= mult_add_s5f2:auto_generated.result[11]
result[12] <= mult_add_s5f2:auto_generated.result[12]
result[13] <= mult_add_s5f2:auto_generated.result[13]
result[14] <= mult_add_s5f2:auto_generated.result[14]
result[15] <= mult_add_s5f2:auto_generated.result[15]
result[16] <= mult_add_s5f2:auto_generated.result[16]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated
clock0 => ded_mult_7v81:ded_mult1.clock[0]
clock0 => ded_mult_7v81:ded_mult2.clock[0]
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_7v81:ded_mult1.dataa[0]
dataa[1] => ded_mult_7v81:ded_mult1.dataa[1]
dataa[2] => ded_mult_7v81:ded_mult1.dataa[2]
dataa[3] => ded_mult_7v81:ded_mult1.dataa[3]
dataa[4] => ded_mult_7v81:ded_mult1.dataa[4]
dataa[5] => ded_mult_7v81:ded_mult1.dataa[5]
dataa[6] => ded_mult_7v81:ded_mult1.dataa[6]
dataa[7] => ded_mult_7v81:ded_mult1.dataa[7]
dataa[8] => ded_mult_7v81:ded_mult2.dataa[0]
dataa[9] => ded_mult_7v81:ded_mult2.dataa[1]
dataa[10] => ded_mult_7v81:ded_mult2.dataa[2]
dataa[11] => ded_mult_7v81:ded_mult2.dataa[3]
dataa[12] => ded_mult_7v81:ded_mult2.dataa[4]
dataa[13] => ded_mult_7v81:ded_mult2.dataa[5]
dataa[14] => ded_mult_7v81:ded_mult2.dataa[6]
dataa[15] => ded_mult_7v81:ded_mult2.dataa[7]
datab[0] => ded_mult_7v81:ded_mult1.datab[0]
datab[1] => ded_mult_7v81:ded_mult1.datab[1]
datab[2] => ded_mult_7v81:ded_mult1.datab[2]
datab[3] => ded_mult_7v81:ded_mult1.datab[3]
datab[4] => ded_mult_7v81:ded_mult1.datab[4]
datab[5] => ded_mult_7v81:ded_mult1.datab[5]
datab[6] => ded_mult_7v81:ded_mult1.datab[6]
datab[7] => ded_mult_7v81:ded_mult1.datab[7]
datab[8] => ded_mult_7v81:ded_mult2.datab[0]
datab[9] => ded_mult_7v81:ded_mult2.datab[1]
datab[10] => ded_mult_7v81:ded_mult2.datab[2]
datab[11] => ded_mult_7v81:ded_mult2.datab[3]
datab[12] => ded_mult_7v81:ded_mult2.datab[4]
datab[13] => ded_mult_7v81:ded_mult2.datab[5]
datab[14] => ded_mult_7v81:ded_mult2.datab[6]
datab[15] => ded_mult_7v81:ded_mult2.datab[7]
ena0 => ded_mult_7v81:ded_mult1.ena[0]
ena0 => ded_mult_7v81:ded_mult2.ena[0]
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA
result[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe7a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe7a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe7a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe7a[16].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[15]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[15]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_r4f2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_r4f2:auto_generated.dataa[0]
dataa[1] => mult_add_r4f2:auto_generated.dataa[1]
dataa[2] => mult_add_r4f2:auto_generated.dataa[2]
dataa[3] => mult_add_r4f2:auto_generated.dataa[3]
dataa[4] => mult_add_r4f2:auto_generated.dataa[4]
dataa[5] => mult_add_r4f2:auto_generated.dataa[5]
dataa[6] => mult_add_r4f2:auto_generated.dataa[6]
dataa[7] => mult_add_r4f2:auto_generated.dataa[7]
dataa[8] => mult_add_r4f2:auto_generated.dataa[8]
dataa[9] => mult_add_r4f2:auto_generated.dataa[9]
dataa[10] => mult_add_r4f2:auto_generated.dataa[10]
dataa[11] => mult_add_r4f2:auto_generated.dataa[11]
dataa[12] => mult_add_r4f2:auto_generated.dataa[12]
dataa[13] => mult_add_r4f2:auto_generated.dataa[13]
dataa[14] => mult_add_r4f2:auto_generated.dataa[14]
dataa[15] => mult_add_r4f2:auto_generated.dataa[15]
datab[0] => mult_add_r4f2:auto_generated.datab[0]
datab[1] => mult_add_r4f2:auto_generated.datab[1]
datab[2] => mult_add_r4f2:auto_generated.datab[2]
datab[3] => mult_add_r4f2:auto_generated.datab[3]
datab[4] => mult_add_r4f2:auto_generated.datab[4]
datab[5] => mult_add_r4f2:auto_generated.datab[5]
datab[6] => mult_add_r4f2:auto_generated.datab[6]
datab[7] => mult_add_r4f2:auto_generated.datab[7]
datab[8] => mult_add_r4f2:auto_generated.datab[8]
datab[9] => mult_add_r4f2:auto_generated.datab[9]
datab[10] => mult_add_r4f2:auto_generated.datab[10]
datab[11] => mult_add_r4f2:auto_generated.datab[11]
datab[12] => mult_add_r4f2:auto_generated.datab[12]
datab[13] => mult_add_r4f2:auto_generated.datab[13]
datab[14] => mult_add_r4f2:auto_generated.datab[14]
datab[15] => mult_add_r4f2:auto_generated.datab[15]
ena0 => mult_add_r4f2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_r4f2:auto_generated.result[0]
result[1] <= mult_add_r4f2:auto_generated.result[1]
result[2] <= mult_add_r4f2:auto_generated.result[2]
result[3] <= mult_add_r4f2:auto_generated.result[3]
result[4] <= mult_add_r4f2:auto_generated.result[4]
result[5] <= mult_add_r4f2:auto_generated.result[5]
result[6] <= mult_add_r4f2:auto_generated.result[6]
result[7] <= mult_add_r4f2:auto_generated.result[7]
result[8] <= mult_add_r4f2:auto_generated.result[8]
result[9] <= mult_add_r4f2:auto_generated.result[9]
result[10] <= mult_add_r4f2:auto_generated.result[10]
result[11] <= mult_add_r4f2:auto_generated.result[11]
result[12] <= mult_add_r4f2:auto_generated.result[12]
result[13] <= mult_add_r4f2:auto_generated.result[13]
result[14] <= mult_add_r4f2:auto_generated.result[14]
result[15] <= mult_add_r4f2:auto_generated.result[15]
result[16] <= mult_add_r4f2:auto_generated.result[16]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated
clock0 => ded_mult_7v81:ded_mult1.clock[0]
clock0 => ded_mult_7v81:ded_mult2.clock[0]
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_7v81:ded_mult1.dataa[0]
dataa[1] => ded_mult_7v81:ded_mult1.dataa[1]
dataa[2] => ded_mult_7v81:ded_mult1.dataa[2]
dataa[3] => ded_mult_7v81:ded_mult1.dataa[3]
dataa[4] => ded_mult_7v81:ded_mult1.dataa[4]
dataa[5] => ded_mult_7v81:ded_mult1.dataa[5]
dataa[6] => ded_mult_7v81:ded_mult1.dataa[6]
dataa[7] => ded_mult_7v81:ded_mult1.dataa[7]
dataa[8] => ded_mult_7v81:ded_mult2.dataa[0]
dataa[9] => ded_mult_7v81:ded_mult2.dataa[1]
dataa[10] => ded_mult_7v81:ded_mult2.dataa[2]
dataa[11] => ded_mult_7v81:ded_mult2.dataa[3]
dataa[12] => ded_mult_7v81:ded_mult2.dataa[4]
dataa[13] => ded_mult_7v81:ded_mult2.dataa[5]
dataa[14] => ded_mult_7v81:ded_mult2.dataa[6]
dataa[15] => ded_mult_7v81:ded_mult2.dataa[7]
datab[0] => ded_mult_7v81:ded_mult1.datab[0]
datab[1] => ded_mult_7v81:ded_mult1.datab[1]
datab[2] => ded_mult_7v81:ded_mult1.datab[2]
datab[3] => ded_mult_7v81:ded_mult1.datab[3]
datab[4] => ded_mult_7v81:ded_mult1.datab[4]
datab[5] => ded_mult_7v81:ded_mult1.datab[5]
datab[6] => ded_mult_7v81:ded_mult1.datab[6]
datab[7] => ded_mult_7v81:ded_mult1.datab[7]
datab[8] => ded_mult_7v81:ded_mult2.datab[0]
datab[9] => ded_mult_7v81:ded_mult2.datab[1]
datab[10] => ded_mult_7v81:ded_mult2.datab[2]
datab[11] => ded_mult_7v81:ded_mult2.datab[3]
datab[12] => ded_mult_7v81:ded_mult2.datab[4]
datab[13] => ded_mult_7v81:ded_mult2.datab[5]
datab[14] => ded_mult_7v81:ded_mult2.datab[6]
datab[15] => ded_mult_7v81:ded_mult2.datab[7]
ena0 => ded_mult_7v81:ded_mult1.ena[0]
ena0 => ded_mult_7v81:ded_mult2.ena[0]
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA
result[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe5a[16].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_4jj:auto_generated.dataa[0]
dataa[1] => add_sub_4jj:auto_generated.dataa[1]
dataa[2] => add_sub_4jj:auto_generated.dataa[2]
dataa[3] => add_sub_4jj:auto_generated.dataa[3]
dataa[4] => add_sub_4jj:auto_generated.dataa[4]
dataa[5] => add_sub_4jj:auto_generated.dataa[5]
dataa[6] => add_sub_4jj:auto_generated.dataa[6]
dataa[7] => add_sub_4jj:auto_generated.dataa[7]
dataa[8] => add_sub_4jj:auto_generated.dataa[8]
dataa[9] => add_sub_4jj:auto_generated.dataa[9]
dataa[10] => add_sub_4jj:auto_generated.dataa[10]
dataa[11] => add_sub_4jj:auto_generated.dataa[11]
dataa[12] => add_sub_4jj:auto_generated.dataa[12]
dataa[13] => add_sub_4jj:auto_generated.dataa[13]
dataa[14] => add_sub_4jj:auto_generated.dataa[14]
dataa[15] => add_sub_4jj:auto_generated.dataa[15]
dataa[16] => add_sub_4jj:auto_generated.dataa[16]
datab[0] => add_sub_4jj:auto_generated.datab[0]
datab[1] => add_sub_4jj:auto_generated.datab[1]
datab[2] => add_sub_4jj:auto_generated.datab[2]
datab[3] => add_sub_4jj:auto_generated.datab[3]
datab[4] => add_sub_4jj:auto_generated.datab[4]
datab[5] => add_sub_4jj:auto_generated.datab[5]
datab[6] => add_sub_4jj:auto_generated.datab[6]
datab[7] => add_sub_4jj:auto_generated.datab[7]
datab[8] => add_sub_4jj:auto_generated.datab[8]
datab[9] => add_sub_4jj:auto_generated.datab[9]
datab[10] => add_sub_4jj:auto_generated.datab[10]
datab[11] => add_sub_4jj:auto_generated.datab[11]
datab[12] => add_sub_4jj:auto_generated.datab[12]
datab[13] => add_sub_4jj:auto_generated.datab[13]
datab[14] => add_sub_4jj:auto_generated.datab[14]
datab[15] => add_sub_4jj:auto_generated.datab[15]
datab[16] => add_sub_4jj:auto_generated.datab[16]
cin => add_sub_4jj:auto_generated.cin
add_sub => add_sub_4jj:auto_generated.add_sub
clock => add_sub_4jj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_4jj:auto_generated.clken
result[0] <= add_sub_4jj:auto_generated.result[0]
result[1] <= add_sub_4jj:auto_generated.result[1]
result[2] <= add_sub_4jj:auto_generated.result[2]
result[3] <= add_sub_4jj:auto_generated.result[3]
result[4] <= add_sub_4jj:auto_generated.result[4]
result[5] <= add_sub_4jj:auto_generated.result[5]
result[6] <= add_sub_4jj:auto_generated.result[6]
result[7] <= add_sub_4jj:auto_generated.result[7]
result[8] <= add_sub_4jj:auto_generated.result[8]
result[9] <= add_sub_4jj:auto_generated.result[9]
result[10] <= add_sub_4jj:auto_generated.result[10]
result[11] <= add_sub_4jj:auto_generated.result[11]
result[12] <= add_sub_4jj:auto_generated.result[12]
result[13] <= add_sub_4jj:auto_generated.result[13]
result[14] <= add_sub_4jj:auto_generated.result[14]
result[15] <= add_sub_4jj:auto_generated.result[15]
result[16] <= add_sub_4jj:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_4jj:auto_generated.dataa[0]
dataa[1] => add_sub_4jj:auto_generated.dataa[1]
dataa[2] => add_sub_4jj:auto_generated.dataa[2]
dataa[3] => add_sub_4jj:auto_generated.dataa[3]
dataa[4] => add_sub_4jj:auto_generated.dataa[4]
dataa[5] => add_sub_4jj:auto_generated.dataa[5]
dataa[6] => add_sub_4jj:auto_generated.dataa[6]
dataa[7] => add_sub_4jj:auto_generated.dataa[7]
dataa[8] => add_sub_4jj:auto_generated.dataa[8]
dataa[9] => add_sub_4jj:auto_generated.dataa[9]
dataa[10] => add_sub_4jj:auto_generated.dataa[10]
dataa[11] => add_sub_4jj:auto_generated.dataa[11]
dataa[12] => add_sub_4jj:auto_generated.dataa[12]
dataa[13] => add_sub_4jj:auto_generated.dataa[13]
dataa[14] => add_sub_4jj:auto_generated.dataa[14]
dataa[15] => add_sub_4jj:auto_generated.dataa[15]
dataa[16] => add_sub_4jj:auto_generated.dataa[16]
datab[0] => add_sub_4jj:auto_generated.datab[0]
datab[1] => add_sub_4jj:auto_generated.datab[1]
datab[2] => add_sub_4jj:auto_generated.datab[2]
datab[3] => add_sub_4jj:auto_generated.datab[3]
datab[4] => add_sub_4jj:auto_generated.datab[4]
datab[5] => add_sub_4jj:auto_generated.datab[5]
datab[6] => add_sub_4jj:auto_generated.datab[6]
datab[7] => add_sub_4jj:auto_generated.datab[7]
datab[8] => add_sub_4jj:auto_generated.datab[8]
datab[9] => add_sub_4jj:auto_generated.datab[9]
datab[10] => add_sub_4jj:auto_generated.datab[10]
datab[11] => add_sub_4jj:auto_generated.datab[11]
datab[12] => add_sub_4jj:auto_generated.datab[12]
datab[13] => add_sub_4jj:auto_generated.datab[13]
datab[14] => add_sub_4jj:auto_generated.datab[14]
datab[15] => add_sub_4jj:auto_generated.datab[15]
datab[16] => add_sub_4jj:auto_generated.datab[16]
cin => add_sub_4jj:auto_generated.cin
add_sub => add_sub_4jj:auto_generated.add_sub
clock => add_sub_4jj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_4jj:auto_generated.clken
result[0] <= add_sub_4jj:auto_generated.result[0]
result[1] <= add_sub_4jj:auto_generated.result[1]
result[2] <= add_sub_4jj:auto_generated.result[2]
result[3] <= add_sub_4jj:auto_generated.result[3]
result[4] <= add_sub_4jj:auto_generated.result[4]
result[5] <= add_sub_4jj:auto_generated.result[5]
result[6] <= add_sub_4jj:auto_generated.result[6]
result[7] <= add_sub_4jj:auto_generated.result[7]
result[8] <= add_sub_4jj:auto_generated.result[8]
result[9] <= add_sub_4jj:auto_generated.result[9]
result[10] <= add_sub_4jj:auto_generated.result[10]
result[11] <= add_sub_4jj:auto_generated.result[11]
result[12] <= add_sub_4jj:auto_generated.result[12]
result[13] <= add_sub_4jj:auto_generated.result[13]
result[14] <= add_sub_4jj:auto_generated.result[14]
result[15] <= add_sub_4jj:auto_generated.result[15]
result[16] <= add_sub_4jj:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2
clk => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.clock0
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.clock0
clk => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u0.clk
clk => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u1.clk
clk => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.clk
clk => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.clk
global_clock_enable => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.global_clock_enable
global_clock_enable => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
reset => ~NO_FANOUT~
dataa[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[0]
dataa[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[0]
dataa[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[1]
dataa[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[1]
dataa[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[2]
dataa[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[2]
dataa[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[3]
dataa[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[3]
dataa[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[4]
dataa[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[4]
dataa[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[5]
dataa[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[5]
dataa[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[6]
dataa[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[6]
dataa[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[7]
dataa[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[7]
datab[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[0]
datab[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[0]
datab[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[1]
datab[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[1]
datab[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[2]
datab[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[2]
datab[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[3]
datab[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[3]
datab[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[4]
datab[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[4]
datab[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[5]
datab[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[5]
datab[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[6]
datab[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[6]
datab[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[7]
datab[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[7]
datac[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[0]
datac[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[0]
datac[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[1]
datac[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[1]
datac[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[2]
datac[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[2]
datac[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[3]
datac[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[3]
datac[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[4]
datac[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[4]
datac[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[5]
datac[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[5]
datac[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[6]
datac[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[6]
datac[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[7]
datac[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[7]
datad[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[0]
datad[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[0]
datad[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[1]
datad[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[1]
datad[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[2]
datad[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[2]
datad[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[3]
datad[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[3]
datad[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[4]
datad[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[4]
datad[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[5]
datad[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[5]
datad[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[6]
datad[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[6]
datad[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[7]
datad[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[7]
real_out[0] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[7]
imag_out[0] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[7]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[15]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[15]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_s5f2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_s5f2:auto_generated.dataa[0]
dataa[1] => mult_add_s5f2:auto_generated.dataa[1]
dataa[2] => mult_add_s5f2:auto_generated.dataa[2]
dataa[3] => mult_add_s5f2:auto_generated.dataa[3]
dataa[4] => mult_add_s5f2:auto_generated.dataa[4]
dataa[5] => mult_add_s5f2:auto_generated.dataa[5]
dataa[6] => mult_add_s5f2:auto_generated.dataa[6]
dataa[7] => mult_add_s5f2:auto_generated.dataa[7]
dataa[8] => mult_add_s5f2:auto_generated.dataa[8]
dataa[9] => mult_add_s5f2:auto_generated.dataa[9]
dataa[10] => mult_add_s5f2:auto_generated.dataa[10]
dataa[11] => mult_add_s5f2:auto_generated.dataa[11]
dataa[12] => mult_add_s5f2:auto_generated.dataa[12]
dataa[13] => mult_add_s5f2:auto_generated.dataa[13]
dataa[14] => mult_add_s5f2:auto_generated.dataa[14]
dataa[15] => mult_add_s5f2:auto_generated.dataa[15]
datab[0] => mult_add_s5f2:auto_generated.datab[0]
datab[1] => mult_add_s5f2:auto_generated.datab[1]
datab[2] => mult_add_s5f2:auto_generated.datab[2]
datab[3] => mult_add_s5f2:auto_generated.datab[3]
datab[4] => mult_add_s5f2:auto_generated.datab[4]
datab[5] => mult_add_s5f2:auto_generated.datab[5]
datab[6] => mult_add_s5f2:auto_generated.datab[6]
datab[7] => mult_add_s5f2:auto_generated.datab[7]
datab[8] => mult_add_s5f2:auto_generated.datab[8]
datab[9] => mult_add_s5f2:auto_generated.datab[9]
datab[10] => mult_add_s5f2:auto_generated.datab[10]
datab[11] => mult_add_s5f2:auto_generated.datab[11]
datab[12] => mult_add_s5f2:auto_generated.datab[12]
datab[13] => mult_add_s5f2:auto_generated.datab[13]
datab[14] => mult_add_s5f2:auto_generated.datab[14]
datab[15] => mult_add_s5f2:auto_generated.datab[15]
ena0 => mult_add_s5f2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_s5f2:auto_generated.result[0]
result[1] <= mult_add_s5f2:auto_generated.result[1]
result[2] <= mult_add_s5f2:auto_generated.result[2]
result[3] <= mult_add_s5f2:auto_generated.result[3]
result[4] <= mult_add_s5f2:auto_generated.result[4]
result[5] <= mult_add_s5f2:auto_generated.result[5]
result[6] <= mult_add_s5f2:auto_generated.result[6]
result[7] <= mult_add_s5f2:auto_generated.result[7]
result[8] <= mult_add_s5f2:auto_generated.result[8]
result[9] <= mult_add_s5f2:auto_generated.result[9]
result[10] <= mult_add_s5f2:auto_generated.result[10]
result[11] <= mult_add_s5f2:auto_generated.result[11]
result[12] <= mult_add_s5f2:auto_generated.result[12]
result[13] <= mult_add_s5f2:auto_generated.result[13]
result[14] <= mult_add_s5f2:auto_generated.result[14]
result[15] <= mult_add_s5f2:auto_generated.result[15]
result[16] <= mult_add_s5f2:auto_generated.result[16]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated
clock0 => ded_mult_7v81:ded_mult1.clock[0]
clock0 => ded_mult_7v81:ded_mult2.clock[0]
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_7v81:ded_mult1.dataa[0]
dataa[1] => ded_mult_7v81:ded_mult1.dataa[1]
dataa[2] => ded_mult_7v81:ded_mult1.dataa[2]
dataa[3] => ded_mult_7v81:ded_mult1.dataa[3]
dataa[4] => ded_mult_7v81:ded_mult1.dataa[4]
dataa[5] => ded_mult_7v81:ded_mult1.dataa[5]
dataa[6] => ded_mult_7v81:ded_mult1.dataa[6]
dataa[7] => ded_mult_7v81:ded_mult1.dataa[7]
dataa[8] => ded_mult_7v81:ded_mult2.dataa[0]
dataa[9] => ded_mult_7v81:ded_mult2.dataa[1]
dataa[10] => ded_mult_7v81:ded_mult2.dataa[2]
dataa[11] => ded_mult_7v81:ded_mult2.dataa[3]
dataa[12] => ded_mult_7v81:ded_mult2.dataa[4]
dataa[13] => ded_mult_7v81:ded_mult2.dataa[5]
dataa[14] => ded_mult_7v81:ded_mult2.dataa[6]
dataa[15] => ded_mult_7v81:ded_mult2.dataa[7]
datab[0] => ded_mult_7v81:ded_mult1.datab[0]
datab[1] => ded_mult_7v81:ded_mult1.datab[1]
datab[2] => ded_mult_7v81:ded_mult1.datab[2]
datab[3] => ded_mult_7v81:ded_mult1.datab[3]
datab[4] => ded_mult_7v81:ded_mult1.datab[4]
datab[5] => ded_mult_7v81:ded_mult1.datab[5]
datab[6] => ded_mult_7v81:ded_mult1.datab[6]
datab[7] => ded_mult_7v81:ded_mult1.datab[7]
datab[8] => ded_mult_7v81:ded_mult2.datab[0]
datab[9] => ded_mult_7v81:ded_mult2.datab[1]
datab[10] => ded_mult_7v81:ded_mult2.datab[2]
datab[11] => ded_mult_7v81:ded_mult2.datab[3]
datab[12] => ded_mult_7v81:ded_mult2.datab[4]
datab[13] => ded_mult_7v81:ded_mult2.datab[5]
datab[14] => ded_mult_7v81:ded_mult2.datab[6]
datab[15] => ded_mult_7v81:ded_mult2.datab[7]
ena0 => ded_mult_7v81:ded_mult1.ena[0]
ena0 => ded_mult_7v81:ded_mult2.ena[0]
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA
result[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe7a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe7a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe7a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe7a[16].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[15]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[15]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_r4f2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_r4f2:auto_generated.dataa[0]
dataa[1] => mult_add_r4f2:auto_generated.dataa[1]
dataa[2] => mult_add_r4f2:auto_generated.dataa[2]
dataa[3] => mult_add_r4f2:auto_generated.dataa[3]
dataa[4] => mult_add_r4f2:auto_generated.dataa[4]
dataa[5] => mult_add_r4f2:auto_generated.dataa[5]
dataa[6] => mult_add_r4f2:auto_generated.dataa[6]
dataa[7] => mult_add_r4f2:auto_generated.dataa[7]
dataa[8] => mult_add_r4f2:auto_generated.dataa[8]
dataa[9] => mult_add_r4f2:auto_generated.dataa[9]
dataa[10] => mult_add_r4f2:auto_generated.dataa[10]
dataa[11] => mult_add_r4f2:auto_generated.dataa[11]
dataa[12] => mult_add_r4f2:auto_generated.dataa[12]
dataa[13] => mult_add_r4f2:auto_generated.dataa[13]
dataa[14] => mult_add_r4f2:auto_generated.dataa[14]
dataa[15] => mult_add_r4f2:auto_generated.dataa[15]
datab[0] => mult_add_r4f2:auto_generated.datab[0]
datab[1] => mult_add_r4f2:auto_generated.datab[1]
datab[2] => mult_add_r4f2:auto_generated.datab[2]
datab[3] => mult_add_r4f2:auto_generated.datab[3]
datab[4] => mult_add_r4f2:auto_generated.datab[4]
datab[5] => mult_add_r4f2:auto_generated.datab[5]
datab[6] => mult_add_r4f2:auto_generated.datab[6]
datab[7] => mult_add_r4f2:auto_generated.datab[7]
datab[8] => mult_add_r4f2:auto_generated.datab[8]
datab[9] => mult_add_r4f2:auto_generated.datab[9]
datab[10] => mult_add_r4f2:auto_generated.datab[10]
datab[11] => mult_add_r4f2:auto_generated.datab[11]
datab[12] => mult_add_r4f2:auto_generated.datab[12]
datab[13] => mult_add_r4f2:auto_generated.datab[13]
datab[14] => mult_add_r4f2:auto_generated.datab[14]
datab[15] => mult_add_r4f2:auto_generated.datab[15]
ena0 => mult_add_r4f2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_r4f2:auto_generated.result[0]
result[1] <= mult_add_r4f2:auto_generated.result[1]
result[2] <= mult_add_r4f2:auto_generated.result[2]
result[3] <= mult_add_r4f2:auto_generated.result[3]
result[4] <= mult_add_r4f2:auto_generated.result[4]
result[5] <= mult_add_r4f2:auto_generated.result[5]
result[6] <= mult_add_r4f2:auto_generated.result[6]
result[7] <= mult_add_r4f2:auto_generated.result[7]
result[8] <= mult_add_r4f2:auto_generated.result[8]
result[9] <= mult_add_r4f2:auto_generated.result[9]
result[10] <= mult_add_r4f2:auto_generated.result[10]
result[11] <= mult_add_r4f2:auto_generated.result[11]
result[12] <= mult_add_r4f2:auto_generated.result[12]
result[13] <= mult_add_r4f2:auto_generated.result[13]
result[14] <= mult_add_r4f2:auto_generated.result[14]
result[15] <= mult_add_r4f2:auto_generated.result[15]
result[16] <= mult_add_r4f2:auto_generated.result[16]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated
clock0 => ded_mult_7v81:ded_mult1.clock[0]
clock0 => ded_mult_7v81:ded_mult2.clock[0]
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_7v81:ded_mult1.dataa[0]
dataa[1] => ded_mult_7v81:ded_mult1.dataa[1]
dataa[2] => ded_mult_7v81:ded_mult1.dataa[2]
dataa[3] => ded_mult_7v81:ded_mult1.dataa[3]
dataa[4] => ded_mult_7v81:ded_mult1.dataa[4]
dataa[5] => ded_mult_7v81:ded_mult1.dataa[5]
dataa[6] => ded_mult_7v81:ded_mult1.dataa[6]
dataa[7] => ded_mult_7v81:ded_mult1.dataa[7]
dataa[8] => ded_mult_7v81:ded_mult2.dataa[0]
dataa[9] => ded_mult_7v81:ded_mult2.dataa[1]
dataa[10] => ded_mult_7v81:ded_mult2.dataa[2]
dataa[11] => ded_mult_7v81:ded_mult2.dataa[3]
dataa[12] => ded_mult_7v81:ded_mult2.dataa[4]
dataa[13] => ded_mult_7v81:ded_mult2.dataa[5]
dataa[14] => ded_mult_7v81:ded_mult2.dataa[6]
dataa[15] => ded_mult_7v81:ded_mult2.dataa[7]
datab[0] => ded_mult_7v81:ded_mult1.datab[0]
datab[1] => ded_mult_7v81:ded_mult1.datab[1]
datab[2] => ded_mult_7v81:ded_mult1.datab[2]
datab[3] => ded_mult_7v81:ded_mult1.datab[3]
datab[4] => ded_mult_7v81:ded_mult1.datab[4]
datab[5] => ded_mult_7v81:ded_mult1.datab[5]
datab[6] => ded_mult_7v81:ded_mult1.datab[6]
datab[7] => ded_mult_7v81:ded_mult1.datab[7]
datab[8] => ded_mult_7v81:ded_mult2.datab[0]
datab[9] => ded_mult_7v81:ded_mult2.datab[1]
datab[10] => ded_mult_7v81:ded_mult2.datab[2]
datab[11] => ded_mult_7v81:ded_mult2.datab[3]
datab[12] => ded_mult_7v81:ded_mult2.datab[4]
datab[13] => ded_mult_7v81:ded_mult2.datab[5]
datab[14] => ded_mult_7v81:ded_mult2.datab[6]
datab[15] => ded_mult_7v81:ded_mult2.datab[7]
ena0 => ded_mult_7v81:ded_mult1.ena[0]
ena0 => ded_mult_7v81:ded_mult2.ena[0]
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA
result[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe5a[16].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_4jj:auto_generated.dataa[0]
dataa[1] => add_sub_4jj:auto_generated.dataa[1]
dataa[2] => add_sub_4jj:auto_generated.dataa[2]
dataa[3] => add_sub_4jj:auto_generated.dataa[3]
dataa[4] => add_sub_4jj:auto_generated.dataa[4]
dataa[5] => add_sub_4jj:auto_generated.dataa[5]
dataa[6] => add_sub_4jj:auto_generated.dataa[6]
dataa[7] => add_sub_4jj:auto_generated.dataa[7]
dataa[8] => add_sub_4jj:auto_generated.dataa[8]
dataa[9] => add_sub_4jj:auto_generated.dataa[9]
dataa[10] => add_sub_4jj:auto_generated.dataa[10]
dataa[11] => add_sub_4jj:auto_generated.dataa[11]
dataa[12] => add_sub_4jj:auto_generated.dataa[12]
dataa[13] => add_sub_4jj:auto_generated.dataa[13]
dataa[14] => add_sub_4jj:auto_generated.dataa[14]
dataa[15] => add_sub_4jj:auto_generated.dataa[15]
dataa[16] => add_sub_4jj:auto_generated.dataa[16]
datab[0] => add_sub_4jj:auto_generated.datab[0]
datab[1] => add_sub_4jj:auto_generated.datab[1]
datab[2] => add_sub_4jj:auto_generated.datab[2]
datab[3] => add_sub_4jj:auto_generated.datab[3]
datab[4] => add_sub_4jj:auto_generated.datab[4]
datab[5] => add_sub_4jj:auto_generated.datab[5]
datab[6] => add_sub_4jj:auto_generated.datab[6]
datab[7] => add_sub_4jj:auto_generated.datab[7]
datab[8] => add_sub_4jj:auto_generated.datab[8]
datab[9] => add_sub_4jj:auto_generated.datab[9]
datab[10] => add_sub_4jj:auto_generated.datab[10]
datab[11] => add_sub_4jj:auto_generated.datab[11]
datab[12] => add_sub_4jj:auto_generated.datab[12]
datab[13] => add_sub_4jj:auto_generated.datab[13]
datab[14] => add_sub_4jj:auto_generated.datab[14]
datab[15] => add_sub_4jj:auto_generated.datab[15]
datab[16] => add_sub_4jj:auto_generated.datab[16]
cin => add_sub_4jj:auto_generated.cin
add_sub => add_sub_4jj:auto_generated.add_sub
clock => add_sub_4jj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_4jj:auto_generated.clken
result[0] <= add_sub_4jj:auto_generated.result[0]
result[1] <= add_sub_4jj:auto_generated.result[1]
result[2] <= add_sub_4jj:auto_generated.result[2]
result[3] <= add_sub_4jj:auto_generated.result[3]
result[4] <= add_sub_4jj:auto_generated.result[4]
result[5] <= add_sub_4jj:auto_generated.result[5]
result[6] <= add_sub_4jj:auto_generated.result[6]
result[7] <= add_sub_4jj:auto_generated.result[7]
result[8] <= add_sub_4jj:auto_generated.result[8]
result[9] <= add_sub_4jj:auto_generated.result[9]
result[10] <= add_sub_4jj:auto_generated.result[10]
result[11] <= add_sub_4jj:auto_generated.result[11]
result[12] <= add_sub_4jj:auto_generated.result[12]
result[13] <= add_sub_4jj:auto_generated.result[13]
result[14] <= add_sub_4jj:auto_generated.result[14]
result[15] <= add_sub_4jj:auto_generated.result[15]
result[16] <= add_sub_4jj:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_4jj:auto_generated.dataa[0]
dataa[1] => add_sub_4jj:auto_generated.dataa[1]
dataa[2] => add_sub_4jj:auto_generated.dataa[2]
dataa[3] => add_sub_4jj:auto_generated.dataa[3]
dataa[4] => add_sub_4jj:auto_generated.dataa[4]
dataa[5] => add_sub_4jj:auto_generated.dataa[5]
dataa[6] => add_sub_4jj:auto_generated.dataa[6]
dataa[7] => add_sub_4jj:auto_generated.dataa[7]
dataa[8] => add_sub_4jj:auto_generated.dataa[8]
dataa[9] => add_sub_4jj:auto_generated.dataa[9]
dataa[10] => add_sub_4jj:auto_generated.dataa[10]
dataa[11] => add_sub_4jj:auto_generated.dataa[11]
dataa[12] => add_sub_4jj:auto_generated.dataa[12]
dataa[13] => add_sub_4jj:auto_generated.dataa[13]
dataa[14] => add_sub_4jj:auto_generated.dataa[14]
dataa[15] => add_sub_4jj:auto_generated.dataa[15]
dataa[16] => add_sub_4jj:auto_generated.dataa[16]
datab[0] => add_sub_4jj:auto_generated.datab[0]
datab[1] => add_sub_4jj:auto_generated.datab[1]
datab[2] => add_sub_4jj:auto_generated.datab[2]
datab[3] => add_sub_4jj:auto_generated.datab[3]
datab[4] => add_sub_4jj:auto_generated.datab[4]
datab[5] => add_sub_4jj:auto_generated.datab[5]
datab[6] => add_sub_4jj:auto_generated.datab[6]
datab[7] => add_sub_4jj:auto_generated.datab[7]
datab[8] => add_sub_4jj:auto_generated.datab[8]
datab[9] => add_sub_4jj:auto_generated.datab[9]
datab[10] => add_sub_4jj:auto_generated.datab[10]
datab[11] => add_sub_4jj:auto_generated.datab[11]
datab[12] => add_sub_4jj:auto_generated.datab[12]
datab[13] => add_sub_4jj:auto_generated.datab[13]
datab[14] => add_sub_4jj:auto_generated.datab[14]
datab[15] => add_sub_4jj:auto_generated.datab[15]
datab[16] => add_sub_4jj:auto_generated.datab[16]
cin => add_sub_4jj:auto_generated.cin
add_sub => add_sub_4jj:auto_generated.add_sub
clock => add_sub_4jj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_4jj:auto_generated.clken
result[0] <= add_sub_4jj:auto_generated.result[0]
result[1] <= add_sub_4jj:auto_generated.result[1]
result[2] <= add_sub_4jj:auto_generated.result[2]
result[3] <= add_sub_4jj:auto_generated.result[3]
result[4] <= add_sub_4jj:auto_generated.result[4]
result[5] <= add_sub_4jj:auto_generated.result[5]
result[6] <= add_sub_4jj:auto_generated.result[6]
result[7] <= add_sub_4jj:auto_generated.result[7]
result[8] <= add_sub_4jj:auto_generated.result[8]
result[9] <= add_sub_4jj:auto_generated.result[9]
result[10] <= add_sub_4jj:auto_generated.result[10]
result[11] <= add_sub_4jj:auto_generated.result[11]
result[12] <= add_sub_4jj:auto_generated.result[12]
result[13] <= add_sub_4jj:auto_generated.result[13]
result[14] <= add_sub_4jj:auto_generated.result[14]
result[15] <= add_sub_4jj:auto_generated.result[15]
result[16] <= add_sub_4jj:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3
clk => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.clock0
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.clock0
clk => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u0.clk
clk => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u1.clk
clk => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.clk
clk => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.clk
global_clock_enable => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.global_clock_enable
global_clock_enable => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_ma:gen_ma_full:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
reset => ~NO_FANOUT~
dataa[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[0]
dataa[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[0]
dataa[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[1]
dataa[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[1]
dataa[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[2]
dataa[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[2]
dataa[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[3]
dataa[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[3]
dataa[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[4]
dataa[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[4]
dataa[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[5]
dataa[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[5]
dataa[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[6]
dataa[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[6]
dataa[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_0[7]
dataa[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_1[7]
datab[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[0]
datab[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[0]
datab[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[1]
datab[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[1]
datab[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[2]
datab[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[2]
datab[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[3]
datab[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[3]
datab[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[4]
datab[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[4]
datab[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[5]
datab[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[5]
datab[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[6]
datab[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[6]
datab[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.dataa_1[7]
datab[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.dataa_0[7]
datac[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[0]
datac[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[0]
datac[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[1]
datac[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[1]
datac[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[2]
datac[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[2]
datac[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[3]
datac[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[3]
datac[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[4]
datac[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[4]
datac[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[5]
datac[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[5]
datac[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[6]
datac[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[6]
datac[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_0[7]
datac[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_0[7]
datad[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[0]
datad[0] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[0]
datad[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[1]
datad[1] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[1]
datad[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[2]
datad[2] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[2]
datad[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[3]
datad[3] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[3]
datad[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[4]
datad[4] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[4]
datad[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[5]
datad[5] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[5]
datad[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[6]
datad[6] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[6]
datad[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ms.datab_1[7]
datad[7] => asj_fft_mult_add_fft_111:gen_ma:gen_ma_full:ma.datab_1[7]
real_out[0] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:real_delay.data_out[7]
imag_out[0] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl_fft_111:gen_ma:gen_ma_full:imag_delay.data_out[7]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[15]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[15]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_s5f2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_s5f2:auto_generated.dataa[0]
dataa[1] => mult_add_s5f2:auto_generated.dataa[1]
dataa[2] => mult_add_s5f2:auto_generated.dataa[2]
dataa[3] => mult_add_s5f2:auto_generated.dataa[3]
dataa[4] => mult_add_s5f2:auto_generated.dataa[4]
dataa[5] => mult_add_s5f2:auto_generated.dataa[5]
dataa[6] => mult_add_s5f2:auto_generated.dataa[6]
dataa[7] => mult_add_s5f2:auto_generated.dataa[7]
dataa[8] => mult_add_s5f2:auto_generated.dataa[8]
dataa[9] => mult_add_s5f2:auto_generated.dataa[9]
dataa[10] => mult_add_s5f2:auto_generated.dataa[10]
dataa[11] => mult_add_s5f2:auto_generated.dataa[11]
dataa[12] => mult_add_s5f2:auto_generated.dataa[12]
dataa[13] => mult_add_s5f2:auto_generated.dataa[13]
dataa[14] => mult_add_s5f2:auto_generated.dataa[14]
dataa[15] => mult_add_s5f2:auto_generated.dataa[15]
datab[0] => mult_add_s5f2:auto_generated.datab[0]
datab[1] => mult_add_s5f2:auto_generated.datab[1]
datab[2] => mult_add_s5f2:auto_generated.datab[2]
datab[3] => mult_add_s5f2:auto_generated.datab[3]
datab[4] => mult_add_s5f2:auto_generated.datab[4]
datab[5] => mult_add_s5f2:auto_generated.datab[5]
datab[6] => mult_add_s5f2:auto_generated.datab[6]
datab[7] => mult_add_s5f2:auto_generated.datab[7]
datab[8] => mult_add_s5f2:auto_generated.datab[8]
datab[9] => mult_add_s5f2:auto_generated.datab[9]
datab[10] => mult_add_s5f2:auto_generated.datab[10]
datab[11] => mult_add_s5f2:auto_generated.datab[11]
datab[12] => mult_add_s5f2:auto_generated.datab[12]
datab[13] => mult_add_s5f2:auto_generated.datab[13]
datab[14] => mult_add_s5f2:auto_generated.datab[14]
datab[15] => mult_add_s5f2:auto_generated.datab[15]
ena0 => mult_add_s5f2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_s5f2:auto_generated.result[0]
result[1] <= mult_add_s5f2:auto_generated.result[1]
result[2] <= mult_add_s5f2:auto_generated.result[2]
result[3] <= mult_add_s5f2:auto_generated.result[3]
result[4] <= mult_add_s5f2:auto_generated.result[4]
result[5] <= mult_add_s5f2:auto_generated.result[5]
result[6] <= mult_add_s5f2:auto_generated.result[6]
result[7] <= mult_add_s5f2:auto_generated.result[7]
result[8] <= mult_add_s5f2:auto_generated.result[8]
result[9] <= mult_add_s5f2:auto_generated.result[9]
result[10] <= mult_add_s5f2:auto_generated.result[10]
result[11] <= mult_add_s5f2:auto_generated.result[11]
result[12] <= mult_add_s5f2:auto_generated.result[12]
result[13] <= mult_add_s5f2:auto_generated.result[13]
result[14] <= mult_add_s5f2:auto_generated.result[14]
result[15] <= mult_add_s5f2:auto_generated.result[15]
result[16] <= mult_add_s5f2:auto_generated.result[16]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated
clock0 => ded_mult_7v81:ded_mult1.clock[0]
clock0 => ded_mult_7v81:ded_mult2.clock[0]
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_7v81:ded_mult1.dataa[0]
dataa[1] => ded_mult_7v81:ded_mult1.dataa[1]
dataa[2] => ded_mult_7v81:ded_mult1.dataa[2]
dataa[3] => ded_mult_7v81:ded_mult1.dataa[3]
dataa[4] => ded_mult_7v81:ded_mult1.dataa[4]
dataa[5] => ded_mult_7v81:ded_mult1.dataa[5]
dataa[6] => ded_mult_7v81:ded_mult1.dataa[6]
dataa[7] => ded_mult_7v81:ded_mult1.dataa[7]
dataa[8] => ded_mult_7v81:ded_mult2.dataa[0]
dataa[9] => ded_mult_7v81:ded_mult2.dataa[1]
dataa[10] => ded_mult_7v81:ded_mult2.dataa[2]
dataa[11] => ded_mult_7v81:ded_mult2.dataa[3]
dataa[12] => ded_mult_7v81:ded_mult2.dataa[4]
dataa[13] => ded_mult_7v81:ded_mult2.dataa[5]
dataa[14] => ded_mult_7v81:ded_mult2.dataa[6]
dataa[15] => ded_mult_7v81:ded_mult2.dataa[7]
datab[0] => ded_mult_7v81:ded_mult1.datab[0]
datab[1] => ded_mult_7v81:ded_mult1.datab[1]
datab[2] => ded_mult_7v81:ded_mult1.datab[2]
datab[3] => ded_mult_7v81:ded_mult1.datab[3]
datab[4] => ded_mult_7v81:ded_mult1.datab[4]
datab[5] => ded_mult_7v81:ded_mult1.datab[5]
datab[6] => ded_mult_7v81:ded_mult1.datab[6]
datab[7] => ded_mult_7v81:ded_mult1.datab[7]
datab[8] => ded_mult_7v81:ded_mult2.datab[0]
datab[9] => ded_mult_7v81:ded_mult2.datab[1]
datab[10] => ded_mult_7v81:ded_mult2.datab[2]
datab[11] => ded_mult_7v81:ded_mult2.datab[3]
datab[12] => ded_mult_7v81:ded_mult2.datab[4]
datab[13] => ded_mult_7v81:ded_mult2.datab[5]
datab[14] => ded_mult_7v81:ded_mult2.datab[6]
datab[15] => ded_mult_7v81:ded_mult2.datab[7]
ena0 => ded_mult_7v81:ded_mult1.ena[0]
ena0 => ded_mult_7v81:ded_mult2.ena[0]
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA
result[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe7a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe7a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe7a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe7a[16].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[15]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[15]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_r4f2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_r4f2:auto_generated.dataa[0]
dataa[1] => mult_add_r4f2:auto_generated.dataa[1]
dataa[2] => mult_add_r4f2:auto_generated.dataa[2]
dataa[3] => mult_add_r4f2:auto_generated.dataa[3]
dataa[4] => mult_add_r4f2:auto_generated.dataa[4]
dataa[5] => mult_add_r4f2:auto_generated.dataa[5]
dataa[6] => mult_add_r4f2:auto_generated.dataa[6]
dataa[7] => mult_add_r4f2:auto_generated.dataa[7]
dataa[8] => mult_add_r4f2:auto_generated.dataa[8]
dataa[9] => mult_add_r4f2:auto_generated.dataa[9]
dataa[10] => mult_add_r4f2:auto_generated.dataa[10]
dataa[11] => mult_add_r4f2:auto_generated.dataa[11]
dataa[12] => mult_add_r4f2:auto_generated.dataa[12]
dataa[13] => mult_add_r4f2:auto_generated.dataa[13]
dataa[14] => mult_add_r4f2:auto_generated.dataa[14]
dataa[15] => mult_add_r4f2:auto_generated.dataa[15]
datab[0] => mult_add_r4f2:auto_generated.datab[0]
datab[1] => mult_add_r4f2:auto_generated.datab[1]
datab[2] => mult_add_r4f2:auto_generated.datab[2]
datab[3] => mult_add_r4f2:auto_generated.datab[3]
datab[4] => mult_add_r4f2:auto_generated.datab[4]
datab[5] => mult_add_r4f2:auto_generated.datab[5]
datab[6] => mult_add_r4f2:auto_generated.datab[6]
datab[7] => mult_add_r4f2:auto_generated.datab[7]
datab[8] => mult_add_r4f2:auto_generated.datab[8]
datab[9] => mult_add_r4f2:auto_generated.datab[9]
datab[10] => mult_add_r4f2:auto_generated.datab[10]
datab[11] => mult_add_r4f2:auto_generated.datab[11]
datab[12] => mult_add_r4f2:auto_generated.datab[12]
datab[13] => mult_add_r4f2:auto_generated.datab[13]
datab[14] => mult_add_r4f2:auto_generated.datab[14]
datab[15] => mult_add_r4f2:auto_generated.datab[15]
ena0 => mult_add_r4f2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_r4f2:auto_generated.result[0]
result[1] <= mult_add_r4f2:auto_generated.result[1]
result[2] <= mult_add_r4f2:auto_generated.result[2]
result[3] <= mult_add_r4f2:auto_generated.result[3]
result[4] <= mult_add_r4f2:auto_generated.result[4]
result[5] <= mult_add_r4f2:auto_generated.result[5]
result[6] <= mult_add_r4f2:auto_generated.result[6]
result[7] <= mult_add_r4f2:auto_generated.result[7]
result[8] <= mult_add_r4f2:auto_generated.result[8]
result[9] <= mult_add_r4f2:auto_generated.result[9]
result[10] <= mult_add_r4f2:auto_generated.result[10]
result[11] <= mult_add_r4f2:auto_generated.result[11]
result[12] <= mult_add_r4f2:auto_generated.result[12]
result[13] <= mult_add_r4f2:auto_generated.result[13]
result[14] <= mult_add_r4f2:auto_generated.result[14]
result[15] <= mult_add_r4f2:auto_generated.result[15]
result[16] <= mult_add_r4f2:auto_generated.result[16]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated
clock0 => ded_mult_7v81:ded_mult1.clock[0]
clock0 => ded_mult_7v81:ded_mult2.clock[0]
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_7v81:ded_mult1.dataa[0]
dataa[1] => ded_mult_7v81:ded_mult1.dataa[1]
dataa[2] => ded_mult_7v81:ded_mult1.dataa[2]
dataa[3] => ded_mult_7v81:ded_mult1.dataa[3]
dataa[4] => ded_mult_7v81:ded_mult1.dataa[4]
dataa[5] => ded_mult_7v81:ded_mult1.dataa[5]
dataa[6] => ded_mult_7v81:ded_mult1.dataa[6]
dataa[7] => ded_mult_7v81:ded_mult1.dataa[7]
dataa[8] => ded_mult_7v81:ded_mult2.dataa[0]
dataa[9] => ded_mult_7v81:ded_mult2.dataa[1]
dataa[10] => ded_mult_7v81:ded_mult2.dataa[2]
dataa[11] => ded_mult_7v81:ded_mult2.dataa[3]
dataa[12] => ded_mult_7v81:ded_mult2.dataa[4]
dataa[13] => ded_mult_7v81:ded_mult2.dataa[5]
dataa[14] => ded_mult_7v81:ded_mult2.dataa[6]
dataa[15] => ded_mult_7v81:ded_mult2.dataa[7]
datab[0] => ded_mult_7v81:ded_mult1.datab[0]
datab[1] => ded_mult_7v81:ded_mult1.datab[1]
datab[2] => ded_mult_7v81:ded_mult1.datab[2]
datab[3] => ded_mult_7v81:ded_mult1.datab[3]
datab[4] => ded_mult_7v81:ded_mult1.datab[4]
datab[5] => ded_mult_7v81:ded_mult1.datab[5]
datab[6] => ded_mult_7v81:ded_mult1.datab[6]
datab[7] => ded_mult_7v81:ded_mult1.datab[7]
datab[8] => ded_mult_7v81:ded_mult2.datab[0]
datab[9] => ded_mult_7v81:ded_mult2.datab[1]
datab[10] => ded_mult_7v81:ded_mult2.datab[2]
datab[11] => ded_mult_7v81:ded_mult2.datab[3]
datab[12] => ded_mult_7v81:ded_mult2.datab[4]
datab[13] => ded_mult_7v81:ded_mult2.datab[5]
datab[14] => ded_mult_7v81:ded_mult2.datab[6]
datab[15] => ded_mult_7v81:ded_mult2.datab[7]
ena0 => ded_mult_7v81:ded_mult1.ena[0]
ena0 => ded_mult_7v81:ded_mult2.ena[0]
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA
result[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe5a[16].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_111:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_4jj:auto_generated.dataa[0]
dataa[1] => add_sub_4jj:auto_generated.dataa[1]
dataa[2] => add_sub_4jj:auto_generated.dataa[2]
dataa[3] => add_sub_4jj:auto_generated.dataa[3]
dataa[4] => add_sub_4jj:auto_generated.dataa[4]
dataa[5] => add_sub_4jj:auto_generated.dataa[5]
dataa[6] => add_sub_4jj:auto_generated.dataa[6]
dataa[7] => add_sub_4jj:auto_generated.dataa[7]
dataa[8] => add_sub_4jj:auto_generated.dataa[8]
dataa[9] => add_sub_4jj:auto_generated.dataa[9]
dataa[10] => add_sub_4jj:auto_generated.dataa[10]
dataa[11] => add_sub_4jj:auto_generated.dataa[11]
dataa[12] => add_sub_4jj:auto_generated.dataa[12]
dataa[13] => add_sub_4jj:auto_generated.dataa[13]
dataa[14] => add_sub_4jj:auto_generated.dataa[14]
dataa[15] => add_sub_4jj:auto_generated.dataa[15]
dataa[16] => add_sub_4jj:auto_generated.dataa[16]
datab[0] => add_sub_4jj:auto_generated.datab[0]
datab[1] => add_sub_4jj:auto_generated.datab[1]
datab[2] => add_sub_4jj:auto_generated.datab[2]
datab[3] => add_sub_4jj:auto_generated.datab[3]
datab[4] => add_sub_4jj:auto_generated.datab[4]
datab[5] => add_sub_4jj:auto_generated.datab[5]
datab[6] => add_sub_4jj:auto_generated.datab[6]
datab[7] => add_sub_4jj:auto_generated.datab[7]
datab[8] => add_sub_4jj:auto_generated.datab[8]
datab[9] => add_sub_4jj:auto_generated.datab[9]
datab[10] => add_sub_4jj:auto_generated.datab[10]
datab[11] => add_sub_4jj:auto_generated.datab[11]
datab[12] => add_sub_4jj:auto_generated.datab[12]
datab[13] => add_sub_4jj:auto_generated.datab[13]
datab[14] => add_sub_4jj:auto_generated.datab[14]
datab[15] => add_sub_4jj:auto_generated.datab[15]
datab[16] => add_sub_4jj:auto_generated.datab[16]
cin => add_sub_4jj:auto_generated.cin
add_sub => add_sub_4jj:auto_generated.add_sub
clock => add_sub_4jj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_4jj:auto_generated.clken
result[0] <= add_sub_4jj:auto_generated.result[0]
result[1] <= add_sub_4jj:auto_generated.result[1]
result[2] <= add_sub_4jj:auto_generated.result[2]
result[3] <= add_sub_4jj:auto_generated.result[3]
result[4] <= add_sub_4jj:auto_generated.result[4]
result[5] <= add_sub_4jj:auto_generated.result[5]
result[6] <= add_sub_4jj:auto_generated.result[6]
result[7] <= add_sub_4jj:auto_generated.result[7]
result[8] <= add_sub_4jj:auto_generated.result[8]
result[9] <= add_sub_4jj:auto_generated.result[9]
result[10] <= add_sub_4jj:auto_generated.result[10]
result[11] <= add_sub_4jj:auto_generated.result[11]
result[12] <= add_sub_4jj:auto_generated.result[12]
result[13] <= add_sub_4jj:auto_generated.result[13]
result[14] <= add_sub_4jj:auto_generated.result[14]
result[15] <= add_sub_4jj:auto_generated.result[15]
result[16] <= add_sub_4jj:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_4jj:auto_generated.dataa[0]
dataa[1] => add_sub_4jj:auto_generated.dataa[1]
dataa[2] => add_sub_4jj:auto_generated.dataa[2]
dataa[3] => add_sub_4jj:auto_generated.dataa[3]
dataa[4] => add_sub_4jj:auto_generated.dataa[4]
dataa[5] => add_sub_4jj:auto_generated.dataa[5]
dataa[6] => add_sub_4jj:auto_generated.dataa[6]
dataa[7] => add_sub_4jj:auto_generated.dataa[7]
dataa[8] => add_sub_4jj:auto_generated.dataa[8]
dataa[9] => add_sub_4jj:auto_generated.dataa[9]
dataa[10] => add_sub_4jj:auto_generated.dataa[10]
dataa[11] => add_sub_4jj:auto_generated.dataa[11]
dataa[12] => add_sub_4jj:auto_generated.dataa[12]
dataa[13] => add_sub_4jj:auto_generated.dataa[13]
dataa[14] => add_sub_4jj:auto_generated.dataa[14]
dataa[15] => add_sub_4jj:auto_generated.dataa[15]
dataa[16] => add_sub_4jj:auto_generated.dataa[16]
datab[0] => add_sub_4jj:auto_generated.datab[0]
datab[1] => add_sub_4jj:auto_generated.datab[1]
datab[2] => add_sub_4jj:auto_generated.datab[2]
datab[3] => add_sub_4jj:auto_generated.datab[3]
datab[4] => add_sub_4jj:auto_generated.datab[4]
datab[5] => add_sub_4jj:auto_generated.datab[5]
datab[6] => add_sub_4jj:auto_generated.datab[6]
datab[7] => add_sub_4jj:auto_generated.datab[7]
datab[8] => add_sub_4jj:auto_generated.datab[8]
datab[9] => add_sub_4jj:auto_generated.datab[9]
datab[10] => add_sub_4jj:auto_generated.datab[10]
datab[11] => add_sub_4jj:auto_generated.datab[11]
datab[12] => add_sub_4jj:auto_generated.datab[12]
datab[13] => add_sub_4jj:auto_generated.datab[13]
datab[14] => add_sub_4jj:auto_generated.datab[14]
datab[15] => add_sub_4jj:auto_generated.datab[15]
datab[16] => add_sub_4jj:auto_generated.datab[16]
cin => add_sub_4jj:auto_generated.cin
add_sub => add_sub_4jj:auto_generated.add_sub
clock => add_sub_4jj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_4jj:auto_generated.clken
result[0] <= add_sub_4jj:auto_generated.result[0]
result[1] <= add_sub_4jj:auto_generated.result[1]
result[2] <= add_sub_4jj:auto_generated.result[2]
result[3] <= add_sub_4jj:auto_generated.result[3]
result[4] <= add_sub_4jj:auto_generated.result[4]
result[5] <= add_sub_4jj:auto_generated.result[5]
result[6] <= add_sub_4jj:auto_generated.result[6]
result[7] <= add_sub_4jj:auto_generated.result[7]
result[8] <= add_sub_4jj:auto_generated.result[8]
result[9] <= add_sub_4jj:auto_generated.result[9]
result[10] <= add_sub_4jj:auto_generated.result[10]
result[11] <= add_sub_4jj:auto_generated.result[11]
result[12] <= add_sub_4jj:auto_generated.result[12]
result[13] <= add_sub_4jj:auto_generated.result[13]
result[14] <= add_sub_4jj:auto_generated.result[14]
result[15] <= add_sub_4jj:auto_generated.result[15]
result[16] <= add_sub_4jj:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_pround_fft_111:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_dft_bfp_fft_111:\gen_dft_2:bfpdft|asj_fft_cmult_std_fft_111:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_111:\gen_ma:gen_ma_full:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
clk => tdl_arr[11].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
global_clock_enable => tdl_arr[11].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[11].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc
global_clock_enable => asj_fft_tdl_bit_rst_fft_111:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass.global_clock_enable
global_clock_enable => asj_fft_tdl_bit_rst_fft_111:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2.global_clock_enable
global_clock_enable => slb_last[0].ENA
global_clock_enable => slb_last[1].ENA
global_clock_enable => slb_last[2].ENA
global_clock_enable => blk_exp[0].ENA
global_clock_enable => blk_exp[1].ENA
global_clock_enable => blk_exp[2].ENA
global_clock_enable => blk_exp[3].ENA
global_clock_enable => blk_exp[4].ENA
global_clock_enable => blk_exp[5].ENA
global_clock_enable => blk_exp_acc[0].ENA
global_clock_enable => blk_exp_acc[1].ENA
global_clock_enable => blk_exp_acc[2].ENA
global_clock_enable => blk_exp_acc[3].ENA
global_clock_enable => blk_exp_acc[4].ENA
global_clock_enable => blk_exp_acc[5].ENA
clk => asj_fft_tdl_bit_rst_fft_111:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass.clk
clk => slb_last[0].CLK
clk => slb_last[1].CLK
clk => slb_last[2].CLK
clk => blk_exp[0].CLK
clk => blk_exp[1].CLK
clk => blk_exp[2].CLK
clk => blk_exp[3].CLK
clk => blk_exp[4].CLK
clk => blk_exp[5].CLK
clk => blk_exp_acc[0].CLK
clk => blk_exp_acc[1].CLK
clk => blk_exp_acc[2].CLK
clk => blk_exp_acc[3].CLK
clk => blk_exp_acc[4].CLK
clk => blk_exp_acc[5].CLK
clk => asj_fft_tdl_bit_rst_fft_111:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2.clk
clken => ~NO_FANOUT~
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst_fft_111:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass.reset
reset => asj_fft_tdl_bit_rst_fft_111:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2.reset
next_pass => asj_fft_tdl_bit_rst_fft_111:gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass.data_in
next_blk => slb_last.OUTPUTSELECT
next_blk => slb_last.OUTPUTSELECT
next_blk => slb_last.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
alt_slb_i[0] => slb_last.DATAB
alt_slb_i[1] => slb_last.DATAB
alt_slb_i[2] => slb_last.DATAB
alt_slb_o[0] <= slb_last[0].DB_MAX_OUTPUT_PORT_TYPE
alt_slb_o[1] <= slb_last[1].DB_MAX_OUTPUT_PORT_TYPE
alt_slb_o[2] <= slb_last[2].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[0] <= blk_exp[0].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[1] <= blk_exp[1].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[2] <= blk_exp[2].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[3] <= blk_exp[3].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[4] <= blk_exp[4].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[5] <= blk_exp[5].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst_fft_111:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[10].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_bfp_ctrl_fft_111:\gen_dft_2:bfpc|asj_fft_tdl_bit_rst_fft_111:\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:\gen_dft_2:delay_blk_done2
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
clk => tdl_arr[11].CLK
clk => tdl_arr[12].CLK
clk => tdl_arr[13].CLK
clk => tdl_arr[14].CLK
clk => tdl_arr[15].CLK
clk => tdl_arr[16].CLK
clk => tdl_arr[17].CLK
clk => tdl_arr[18].CLK
clk => tdl_arr[19].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
global_clock_enable => tdl_arr[11].ENA
global_clock_enable => tdl_arr[12].ENA
global_clock_enable => tdl_arr[13].ENA
global_clock_enable => tdl_arr[14].ENA
global_clock_enable => tdl_arr[15].ENA
global_clock_enable => tdl_arr[16].ENA
global_clock_enable => tdl_arr[17].ENA
global_clock_enable => tdl_arr[18].ENA
global_clock_enable => tdl_arr[19].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[19].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_twadgen_fft_111:twid_factors
clk => twad_temp[0].CLK
clk => twad_temp[1].CLK
clk => twad_temp[2].CLK
clk => twad_temp[3].CLK
clk => twad_temp[4].CLK
clk => twad_temp[5].CLK
clk => twad_temp[6].CLK
clk => twad_temp[7].CLK
clk => twad_tdl[6][0].CLK
clk => twad_tdl[6][1].CLK
clk => twad_tdl[6][2].CLK
clk => twad_tdl[6][3].CLK
clk => twad_tdl[6][4].CLK
clk => twad_tdl[6][5].CLK
clk => twad_tdl[6][6].CLK
clk => twad_tdl[6][7].CLK
clk => twad_tdl[5][0].CLK
clk => twad_tdl[5][1].CLK
clk => twad_tdl[5][2].CLK
clk => twad_tdl[5][3].CLK
clk => twad_tdl[5][4].CLK
clk => twad_tdl[5][5].CLK
clk => twad_tdl[5][6].CLK
clk => twad_tdl[5][7].CLK
clk => twad_tdl[4][0].CLK
clk => twad_tdl[4][1].CLK
clk => twad_tdl[4][2].CLK
clk => twad_tdl[4][3].CLK
clk => twad_tdl[4][4].CLK
clk => twad_tdl[4][5].CLK
clk => twad_tdl[4][6].CLK
clk => twad_tdl[4][7].CLK
clk => twad_tdl[3][0].CLK
clk => twad_tdl[3][1].CLK
clk => twad_tdl[3][2].CLK
clk => twad_tdl[3][3].CLK
clk => twad_tdl[3][4].CLK
clk => twad_tdl[3][5].CLK
clk => twad_tdl[3][6].CLK
clk => twad_tdl[3][7].CLK
clk => twad_tdl[2][0].CLK
clk => twad_tdl[2][1].CLK
clk => twad_tdl[2][2].CLK
clk => twad_tdl[2][3].CLK
clk => twad_tdl[2][4].CLK
clk => twad_tdl[2][5].CLK
clk => twad_tdl[2][6].CLK
clk => twad_tdl[2][7].CLK
clk => twad_tdl[1][0].CLK
clk => twad_tdl[1][1].CLK
clk => twad_tdl[1][2].CLK
clk => twad_tdl[1][3].CLK
clk => twad_tdl[1][4].CLK
clk => twad_tdl[1][5].CLK
clk => twad_tdl[1][6].CLK
clk => twad_tdl[1][7].CLK
clk => twad_tdl[0][0].CLK
clk => twad_tdl[0][1].CLK
clk => twad_tdl[0][2].CLK
clk => twad_tdl[0][3].CLK
clk => twad_tdl[0][4].CLK
clk => twad_tdl[0][5].CLK
clk => twad_tdl[0][6].CLK
clk => twad_tdl[0][7].CLK
global_clock_enable => twad_temp[4].ENA
global_clock_enable => twad_temp[3].ENA
global_clock_enable => twad_temp[2].ENA
global_clock_enable => twad_temp[1].ENA
global_clock_enable => twad_temp[0].ENA
global_clock_enable => twad_temp[5].ENA
global_clock_enable => twad_temp[6].ENA
global_clock_enable => twad_temp[7].ENA
global_clock_enable => twad_tdl[6][0].ENA
global_clock_enable => twad_tdl[6][1].ENA
global_clock_enable => twad_tdl[6][2].ENA
global_clock_enable => twad_tdl[6][3].ENA
global_clock_enable => twad_tdl[6][4].ENA
global_clock_enable => twad_tdl[6][5].ENA
global_clock_enable => twad_tdl[6][6].ENA
global_clock_enable => twad_tdl[6][7].ENA
global_clock_enable => twad_tdl[5][0].ENA
global_clock_enable => twad_tdl[5][1].ENA
global_clock_enable => twad_tdl[5][2].ENA
global_clock_enable => twad_tdl[5][3].ENA
global_clock_enable => twad_tdl[5][4].ENA
global_clock_enable => twad_tdl[5][5].ENA
global_clock_enable => twad_tdl[5][6].ENA
global_clock_enable => twad_tdl[5][7].ENA
global_clock_enable => twad_tdl[4][0].ENA
global_clock_enable => twad_tdl[4][1].ENA
global_clock_enable => twad_tdl[4][2].ENA
global_clock_enable => twad_tdl[4][3].ENA
global_clock_enable => twad_tdl[4][4].ENA
global_clock_enable => twad_tdl[4][5].ENA
global_clock_enable => twad_tdl[4][6].ENA
global_clock_enable => twad_tdl[4][7].ENA
global_clock_enable => twad_tdl[3][0].ENA
global_clock_enable => twad_tdl[3][1].ENA
global_clock_enable => twad_tdl[3][2].ENA
global_clock_enable => twad_tdl[3][3].ENA
global_clock_enable => twad_tdl[3][4].ENA
global_clock_enable => twad_tdl[3][5].ENA
global_clock_enable => twad_tdl[3][6].ENA
global_clock_enable => twad_tdl[3][7].ENA
global_clock_enable => twad_tdl[2][0].ENA
global_clock_enable => twad_tdl[2][1].ENA
global_clock_enable => twad_tdl[2][2].ENA
global_clock_enable => twad_tdl[2][3].ENA
global_clock_enable => twad_tdl[2][4].ENA
global_clock_enable => twad_tdl[2][5].ENA
global_clock_enable => twad_tdl[2][6].ENA
global_clock_enable => twad_tdl[2][7].ENA
global_clock_enable => twad_tdl[1][0].ENA
global_clock_enable => twad_tdl[1][1].ENA
global_clock_enable => twad_tdl[1][2].ENA
global_clock_enable => twad_tdl[1][3].ENA
global_clock_enable => twad_tdl[1][4].ENA
global_clock_enable => twad_tdl[1][5].ENA
global_clock_enable => twad_tdl[1][6].ENA
global_clock_enable => twad_tdl[1][7].ENA
global_clock_enable => twad_tdl[0][0].ENA
global_clock_enable => twad_tdl[0][1].ENA
global_clock_enable => twad_tdl[0][2].ENA
global_clock_enable => twad_tdl[0][3].ENA
global_clock_enable => twad_tdl[0][4].ENA
global_clock_enable => twad_tdl[0][5].ENA
global_clock_enable => twad_tdl[0][6].ENA
global_clock_enable => twad_tdl[0][7].ENA
k_count[0] => Mux1.IN7
k_count[1] => Mux0.IN7
k_count[2] => Mux1.IN6
k_count[2] => Mux3.IN7
k_count[3] => Mux0.IN6
k_count[3] => Mux2.IN7
k_count[4] => Mux1.IN5
k_count[4] => Mux3.IN6
k_count[4] => Mux5.IN7
k_count[5] => Mux0.IN5
k_count[5] => Mux2.IN6
k_count[5] => Mux4.IN7
k_count[6] => Mux1.IN4
k_count[6] => Mux3.IN5
k_count[6] => Mux5.IN6
k_count[6] => Mux7.IN7
k_count[7] => Mux0.IN4
k_count[7] => Mux2.IN5
k_count[7] => Mux4.IN6
k_count[7] => Mux6.IN7
p_count[0] => Mux0.IN10
p_count[0] => Mux1.IN10
p_count[0] => Mux2.IN10
p_count[0] => Mux3.IN10
p_count[0] => Mux4.IN10
p_count[0] => Mux5.IN10
p_count[0] => Mux6.IN10
p_count[0] => Mux7.IN10
p_count[1] => Mux0.IN9
p_count[1] => Mux1.IN9
p_count[1] => Mux2.IN9
p_count[1] => Mux3.IN9
p_count[1] => Mux4.IN9
p_count[1] => Mux5.IN9
p_count[1] => Mux6.IN9
p_count[1] => Mux7.IN9
p_count[2] => Mux0.IN8
p_count[2] => Mux1.IN8
p_count[2] => Mux2.IN8
p_count[2] => Mux3.IN8
p_count[2] => Mux4.IN8
p_count[2] => Mux5.IN8
p_count[2] => Mux6.IN8
p_count[2] => Mux7.IN8
tw_addr[0] <= twad_tdl[6][0].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[1] <= twad_tdl[6][1].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[2] <= twad_tdl[6][2].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[3] <= twad_tdl[6][3].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[4] <= twad_tdl[6][4].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[5] <= twad_tdl[6][5].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[6] <= twad_tdl[6][6].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[7] <= twad_tdl[6][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom
clk => twid_rom_fft_111:gen_M4K:sin_1n.clock
clk => twid_rom_fft_111:gen_M4K:sin_2n.clock
clk => twid_rom_fft_111:gen_M4K:sin_3n.clock
clk => twid_rom_fft_111:gen_M4K:cos_1n.clock
clk => twid_rom_fft_111:gen_M4K:cos_2n.clock
clk => twid_rom_fft_111:gen_M4K:cos_3n.clock
global_clock_enable => twid_rom_fft_111:gen_M4K:sin_1n.global_clock_enable
global_clock_enable => twid_rom_fft_111:gen_M4K:sin_2n.global_clock_enable
global_clock_enable => twid_rom_fft_111:gen_M4K:sin_3n.global_clock_enable
global_clock_enable => twid_rom_fft_111:gen_M4K:cos_1n.global_clock_enable
global_clock_enable => twid_rom_fft_111:gen_M4K:cos_2n.global_clock_enable
global_clock_enable => twid_rom_fft_111:gen_M4K:cos_3n.global_clock_enable
twad[0] => twid_rom_fft_111:gen_M4K:sin_1n.address[0]
twad[0] => twid_rom_fft_111:gen_M4K:sin_2n.address[0]
twad[0] => twid_rom_fft_111:gen_M4K:sin_3n.address[0]
twad[0] => twid_rom_fft_111:gen_M4K:cos_1n.address[0]
twad[0] => twid_rom_fft_111:gen_M4K:cos_2n.address[0]
twad[0] => twid_rom_fft_111:gen_M4K:cos_3n.address[0]
twad[1] => twid_rom_fft_111:gen_M4K:sin_1n.address[1]
twad[1] => twid_rom_fft_111:gen_M4K:sin_2n.address[1]
twad[1] => twid_rom_fft_111:gen_M4K:sin_3n.address[1]
twad[1] => twid_rom_fft_111:gen_M4K:cos_1n.address[1]
twad[1] => twid_rom_fft_111:gen_M4K:cos_2n.address[1]
twad[1] => twid_rom_fft_111:gen_M4K:cos_3n.address[1]
twad[2] => twid_rom_fft_111:gen_M4K:sin_1n.address[2]
twad[2] => twid_rom_fft_111:gen_M4K:sin_2n.address[2]
twad[2] => twid_rom_fft_111:gen_M4K:sin_3n.address[2]
twad[2] => twid_rom_fft_111:gen_M4K:cos_1n.address[2]
twad[2] => twid_rom_fft_111:gen_M4K:cos_2n.address[2]
twad[2] => twid_rom_fft_111:gen_M4K:cos_3n.address[2]
twad[3] => twid_rom_fft_111:gen_M4K:sin_1n.address[3]
twad[3] => twid_rom_fft_111:gen_M4K:sin_2n.address[3]
twad[3] => twid_rom_fft_111:gen_M4K:sin_3n.address[3]
twad[3] => twid_rom_fft_111:gen_M4K:cos_1n.address[3]
twad[3] => twid_rom_fft_111:gen_M4K:cos_2n.address[3]
twad[3] => twid_rom_fft_111:gen_M4K:cos_3n.address[3]
twad[4] => twid_rom_fft_111:gen_M4K:sin_1n.address[4]
twad[4] => twid_rom_fft_111:gen_M4K:sin_2n.address[4]
twad[4] => twid_rom_fft_111:gen_M4K:sin_3n.address[4]
twad[4] => twid_rom_fft_111:gen_M4K:cos_1n.address[4]
twad[4] => twid_rom_fft_111:gen_M4K:cos_2n.address[4]
twad[4] => twid_rom_fft_111:gen_M4K:cos_3n.address[4]
twad[5] => twid_rom_fft_111:gen_M4K:sin_1n.address[5]
twad[5] => twid_rom_fft_111:gen_M4K:sin_2n.address[5]
twad[5] => twid_rom_fft_111:gen_M4K:sin_3n.address[5]
twad[5] => twid_rom_fft_111:gen_M4K:cos_1n.address[5]
twad[5] => twid_rom_fft_111:gen_M4K:cos_2n.address[5]
twad[5] => twid_rom_fft_111:gen_M4K:cos_3n.address[5]
twad[6] => twid_rom_fft_111:gen_M4K:sin_1n.address[6]
twad[6] => twid_rom_fft_111:gen_M4K:sin_2n.address[6]
twad[6] => twid_rom_fft_111:gen_M4K:sin_3n.address[6]
twad[6] => twid_rom_fft_111:gen_M4K:cos_1n.address[6]
twad[6] => twid_rom_fft_111:gen_M4K:cos_2n.address[6]
twad[6] => twid_rom_fft_111:gen_M4K:cos_3n.address[6]
twad[7] => twid_rom_fft_111:gen_M4K:sin_1n.address[7]
twad[7] => twid_rom_fft_111:gen_M4K:sin_2n.address[7]
twad[7] => twid_rom_fft_111:gen_M4K:sin_3n.address[7]
twad[7] => twid_rom_fft_111:gen_M4K:cos_1n.address[7]
twad[7] => twid_rom_fft_111:gen_M4K:cos_2n.address[7]
twad[7] => twid_rom_fft_111:gen_M4K:cos_3n.address[7]
t1r[0] <= twid_rom_fft_111:gen_M4K:cos_1n.q[0]
t1r[1] <= twid_rom_fft_111:gen_M4K:cos_1n.q[1]
t1r[2] <= twid_rom_fft_111:gen_M4K:cos_1n.q[2]
t1r[3] <= twid_rom_fft_111:gen_M4K:cos_1n.q[3]
t1r[4] <= twid_rom_fft_111:gen_M4K:cos_1n.q[4]
t1r[5] <= twid_rom_fft_111:gen_M4K:cos_1n.q[5]
t1r[6] <= twid_rom_fft_111:gen_M4K:cos_1n.q[6]
t1r[7] <= twid_rom_fft_111:gen_M4K:cos_1n.q[7]
t2r[0] <= twid_rom_fft_111:gen_M4K:cos_2n.q[0]
t2r[1] <= twid_rom_fft_111:gen_M4K:cos_2n.q[1]
t2r[2] <= twid_rom_fft_111:gen_M4K:cos_2n.q[2]
t2r[3] <= twid_rom_fft_111:gen_M4K:cos_2n.q[3]
t2r[4] <= twid_rom_fft_111:gen_M4K:cos_2n.q[4]
t2r[5] <= twid_rom_fft_111:gen_M4K:cos_2n.q[5]
t2r[6] <= twid_rom_fft_111:gen_M4K:cos_2n.q[6]
t2r[7] <= twid_rom_fft_111:gen_M4K:cos_2n.q[7]
t3r[0] <= twid_rom_fft_111:gen_M4K:cos_3n.q[0]
t3r[1] <= twid_rom_fft_111:gen_M4K:cos_3n.q[1]
t3r[2] <= twid_rom_fft_111:gen_M4K:cos_3n.q[2]
t3r[3] <= twid_rom_fft_111:gen_M4K:cos_3n.q[3]
t3r[4] <= twid_rom_fft_111:gen_M4K:cos_3n.q[4]
t3r[5] <= twid_rom_fft_111:gen_M4K:cos_3n.q[5]
t3r[6] <= twid_rom_fft_111:gen_M4K:cos_3n.q[6]
t3r[7] <= twid_rom_fft_111:gen_M4K:cos_3n.q[7]
t1i[0] <= twid_rom_fft_111:gen_M4K:sin_1n.q[0]
t1i[1] <= twid_rom_fft_111:gen_M4K:sin_1n.q[1]
t1i[2] <= twid_rom_fft_111:gen_M4K:sin_1n.q[2]
t1i[3] <= twid_rom_fft_111:gen_M4K:sin_1n.q[3]
t1i[4] <= twid_rom_fft_111:gen_M4K:sin_1n.q[4]
t1i[5] <= twid_rom_fft_111:gen_M4K:sin_1n.q[5]
t1i[6] <= twid_rom_fft_111:gen_M4K:sin_1n.q[6]
t1i[7] <= twid_rom_fft_111:gen_M4K:sin_1n.q[7]
t2i[0] <= twid_rom_fft_111:gen_M4K:sin_2n.q[0]
t2i[1] <= twid_rom_fft_111:gen_M4K:sin_2n.q[1]
t2i[2] <= twid_rom_fft_111:gen_M4K:sin_2n.q[2]
t2i[3] <= twid_rom_fft_111:gen_M4K:sin_2n.q[3]
t2i[4] <= twid_rom_fft_111:gen_M4K:sin_2n.q[4]
t2i[5] <= twid_rom_fft_111:gen_M4K:sin_2n.q[5]
t2i[6] <= twid_rom_fft_111:gen_M4K:sin_2n.q[6]
t2i[7] <= twid_rom_fft_111:gen_M4K:sin_2n.q[7]
t3i[0] <= twid_rom_fft_111:gen_M4K:sin_3n.q[0]
t3i[1] <= twid_rom_fft_111:gen_M4K:sin_3n.q[1]
t3i[2] <= twid_rom_fft_111:gen_M4K:sin_3n.q[2]
t3i[3] <= twid_rom_fft_111:gen_M4K:sin_3n.q[3]
t3i[4] <= twid_rom_fft_111:gen_M4K:sin_3n.q[4]
t3i[5] <= twid_rom_fft_111:gen_M4K:sin_3n.q[5]
t3i[6] <= twid_rom_fft_111:gen_M4K:sin_3n.q[6]
t3i[7] <= twid_rom_fft_111:gen_M4K:sin_3n.q[7]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_1n
global_clock_enable => altsyncram:gen_auto:altsyncram_component.clocken0
address[0] => altsyncram:gen_auto:altsyncram_component.address_a[0]
address[1] => altsyncram:gen_auto:altsyncram_component.address_a[1]
address[2] => altsyncram:gen_auto:altsyncram_component.address_a[2]
address[3] => altsyncram:gen_auto:altsyncram_component.address_a[3]
address[4] => altsyncram:gen_auto:altsyncram_component.address_a[4]
address[5] => altsyncram:gen_auto:altsyncram_component.address_a[5]
address[6] => altsyncram:gen_auto:altsyncram_component.address_a[6]
address[7] => altsyncram:gen_auto:altsyncram_component.address_a[7]
clock => altsyncram:gen_auto:altsyncram_component.clock0
q[0] <= altsyncram:gen_auto:altsyncram_component.q_a[0]
q[1] <= altsyncram:gen_auto:altsyncram_component.q_a[1]
q[2] <= altsyncram:gen_auto:altsyncram_component.q_a[2]
q[3] <= altsyncram:gen_auto:altsyncram_component.q_a[3]
q[4] <= altsyncram:gen_auto:altsyncram_component.q_a[4]
q[5] <= altsyncram:gen_auto:altsyncram_component.q_a[5]
q[6] <= altsyncram:gen_auto:altsyncram_component.q_a[6]
q[7] <= altsyncram:gen_auto:altsyncram_component.q_a[7]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1g91:auto_generated.address_a[0]
address_a[1] => altsyncram_1g91:auto_generated.address_a[1]
address_a[2] => altsyncram_1g91:auto_generated.address_a[2]
address_a[3] => altsyncram_1g91:auto_generated.address_a[3]
address_a[4] => altsyncram_1g91:auto_generated.address_a[4]
address_a[5] => altsyncram_1g91:auto_generated.address_a[5]
address_a[6] => altsyncram_1g91:auto_generated.address_a[6]
address_a[7] => altsyncram_1g91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1g91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_1g91:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1g91:auto_generated.q_a[0]
q_a[1] <= altsyncram_1g91:auto_generated.q_a[1]
q_a[2] <= altsyncram_1g91:auto_generated.q_a[2]
q_a[3] <= altsyncram_1g91:auto_generated.q_a[3]
q_a[4] <= altsyncram_1g91:auto_generated.q_a[4]
q_a[5] <= altsyncram_1g91:auto_generated.q_a[5]
q_a[6] <= altsyncram_1g91:auto_generated.q_a[6]
q_a[7] <= altsyncram_1g91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1g91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_2n
global_clock_enable => altsyncram:gen_auto:altsyncram_component.clocken0
address[0] => altsyncram:gen_auto:altsyncram_component.address_a[0]
address[1] => altsyncram:gen_auto:altsyncram_component.address_a[1]
address[2] => altsyncram:gen_auto:altsyncram_component.address_a[2]
address[3] => altsyncram:gen_auto:altsyncram_component.address_a[3]
address[4] => altsyncram:gen_auto:altsyncram_component.address_a[4]
address[5] => altsyncram:gen_auto:altsyncram_component.address_a[5]
address[6] => altsyncram:gen_auto:altsyncram_component.address_a[6]
address[7] => altsyncram:gen_auto:altsyncram_component.address_a[7]
clock => altsyncram:gen_auto:altsyncram_component.clock0
q[0] <= altsyncram:gen_auto:altsyncram_component.q_a[0]
q[1] <= altsyncram:gen_auto:altsyncram_component.q_a[1]
q[2] <= altsyncram:gen_auto:altsyncram_component.q_a[2]
q[3] <= altsyncram:gen_auto:altsyncram_component.q_a[3]
q[4] <= altsyncram:gen_auto:altsyncram_component.q_a[4]
q[5] <= altsyncram:gen_auto:altsyncram_component.q_a[5]
q[6] <= altsyncram:gen_auto:altsyncram_component.q_a[6]
q[7] <= altsyncram:gen_auto:altsyncram_component.q_a[7]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2g91:auto_generated.address_a[0]
address_a[1] => altsyncram_2g91:auto_generated.address_a[1]
address_a[2] => altsyncram_2g91:auto_generated.address_a[2]
address_a[3] => altsyncram_2g91:auto_generated.address_a[3]
address_a[4] => altsyncram_2g91:auto_generated.address_a[4]
address_a[5] => altsyncram_2g91:auto_generated.address_a[5]
address_a[6] => altsyncram_2g91:auto_generated.address_a[6]
address_a[7] => altsyncram_2g91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2g91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_2g91:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2g91:auto_generated.q_a[0]
q_a[1] <= altsyncram_2g91:auto_generated.q_a[1]
q_a[2] <= altsyncram_2g91:auto_generated.q_a[2]
q_a[3] <= altsyncram_2g91:auto_generated.q_a[3]
q_a[4] <= altsyncram_2g91:auto_generated.q_a[4]
q_a[5] <= altsyncram_2g91:auto_generated.q_a[5]
q_a[6] <= altsyncram_2g91:auto_generated.q_a[6]
q_a[7] <= altsyncram_2g91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_2g91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_3n
global_clock_enable => altsyncram:gen_auto:altsyncram_component.clocken0
address[0] => altsyncram:gen_auto:altsyncram_component.address_a[0]
address[1] => altsyncram:gen_auto:altsyncram_component.address_a[1]
address[2] => altsyncram:gen_auto:altsyncram_component.address_a[2]
address[3] => altsyncram:gen_auto:altsyncram_component.address_a[3]
address[4] => altsyncram:gen_auto:altsyncram_component.address_a[4]
address[5] => altsyncram:gen_auto:altsyncram_component.address_a[5]
address[6] => altsyncram:gen_auto:altsyncram_component.address_a[6]
address[7] => altsyncram:gen_auto:altsyncram_component.address_a[7]
clock => altsyncram:gen_auto:altsyncram_component.clock0
q[0] <= altsyncram:gen_auto:altsyncram_component.q_a[0]
q[1] <= altsyncram:gen_auto:altsyncram_component.q_a[1]
q[2] <= altsyncram:gen_auto:altsyncram_component.q_a[2]
q[3] <= altsyncram:gen_auto:altsyncram_component.q_a[3]
q[4] <= altsyncram:gen_auto:altsyncram_component.q_a[4]
q[5] <= altsyncram:gen_auto:altsyncram_component.q_a[5]
q[6] <= altsyncram:gen_auto:altsyncram_component.q_a[6]
q[7] <= altsyncram:gen_auto:altsyncram_component.q_a[7]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3g91:auto_generated.address_a[0]
address_a[1] => altsyncram_3g91:auto_generated.address_a[1]
address_a[2] => altsyncram_3g91:auto_generated.address_a[2]
address_a[3] => altsyncram_3g91:auto_generated.address_a[3]
address_a[4] => altsyncram_3g91:auto_generated.address_a[4]
address_a[5] => altsyncram_3g91:auto_generated.address_a[5]
address_a[6] => altsyncram_3g91:auto_generated.address_a[6]
address_a[7] => altsyncram_3g91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3g91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_3g91:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3g91:auto_generated.q_a[0]
q_a[1] <= altsyncram_3g91:auto_generated.q_a[1]
q_a[2] <= altsyncram_3g91:auto_generated.q_a[2]
q_a[3] <= altsyncram_3g91:auto_generated.q_a[3]
q_a[4] <= altsyncram_3g91:auto_generated.q_a[4]
q_a[5] <= altsyncram_3g91:auto_generated.q_a[5]
q_a[6] <= altsyncram_3g91:auto_generated.q_a[6]
q_a[7] <= altsyncram_3g91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_3g91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_1n
global_clock_enable => altsyncram:gen_auto:altsyncram_component.clocken0
address[0] => altsyncram:gen_auto:altsyncram_component.address_a[0]
address[1] => altsyncram:gen_auto:altsyncram_component.address_a[1]
address[2] => altsyncram:gen_auto:altsyncram_component.address_a[2]
address[3] => altsyncram:gen_auto:altsyncram_component.address_a[3]
address[4] => altsyncram:gen_auto:altsyncram_component.address_a[4]
address[5] => altsyncram:gen_auto:altsyncram_component.address_a[5]
address[6] => altsyncram:gen_auto:altsyncram_component.address_a[6]
address[7] => altsyncram:gen_auto:altsyncram_component.address_a[7]
clock => altsyncram:gen_auto:altsyncram_component.clock0
q[0] <= altsyncram:gen_auto:altsyncram_component.q_a[0]
q[1] <= altsyncram:gen_auto:altsyncram_component.q_a[1]
q[2] <= altsyncram:gen_auto:altsyncram_component.q_a[2]
q[3] <= altsyncram:gen_auto:altsyncram_component.q_a[3]
q[4] <= altsyncram:gen_auto:altsyncram_component.q_a[4]
q[5] <= altsyncram:gen_auto:altsyncram_component.q_a[5]
q[6] <= altsyncram:gen_auto:altsyncram_component.q_a[6]
q[7] <= altsyncram:gen_auto:altsyncram_component.q_a[7]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sf91:auto_generated.address_a[0]
address_a[1] => altsyncram_sf91:auto_generated.address_a[1]
address_a[2] => altsyncram_sf91:auto_generated.address_a[2]
address_a[3] => altsyncram_sf91:auto_generated.address_a[3]
address_a[4] => altsyncram_sf91:auto_generated.address_a[4]
address_a[5] => altsyncram_sf91:auto_generated.address_a[5]
address_a[6] => altsyncram_sf91:auto_generated.address_a[6]
address_a[7] => altsyncram_sf91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sf91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_sf91:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sf91:auto_generated.q_a[0]
q_a[1] <= altsyncram_sf91:auto_generated.q_a[1]
q_a[2] <= altsyncram_sf91:auto_generated.q_a[2]
q_a[3] <= altsyncram_sf91:auto_generated.q_a[3]
q_a[4] <= altsyncram_sf91:auto_generated.q_a[4]
q_a[5] <= altsyncram_sf91:auto_generated.q_a[5]
q_a[6] <= altsyncram_sf91:auto_generated.q_a[6]
q_a[7] <= altsyncram_sf91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_sf91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_2n
global_clock_enable => altsyncram:gen_auto:altsyncram_component.clocken0
address[0] => altsyncram:gen_auto:altsyncram_component.address_a[0]
address[1] => altsyncram:gen_auto:altsyncram_component.address_a[1]
address[2] => altsyncram:gen_auto:altsyncram_component.address_a[2]
address[3] => altsyncram:gen_auto:altsyncram_component.address_a[3]
address[4] => altsyncram:gen_auto:altsyncram_component.address_a[4]
address[5] => altsyncram:gen_auto:altsyncram_component.address_a[5]
address[6] => altsyncram:gen_auto:altsyncram_component.address_a[6]
address[7] => altsyncram:gen_auto:altsyncram_component.address_a[7]
clock => altsyncram:gen_auto:altsyncram_component.clock0
q[0] <= altsyncram:gen_auto:altsyncram_component.q_a[0]
q[1] <= altsyncram:gen_auto:altsyncram_component.q_a[1]
q[2] <= altsyncram:gen_auto:altsyncram_component.q_a[2]
q[3] <= altsyncram:gen_auto:altsyncram_component.q_a[3]
q[4] <= altsyncram:gen_auto:altsyncram_component.q_a[4]
q[5] <= altsyncram:gen_auto:altsyncram_component.q_a[5]
q[6] <= altsyncram:gen_auto:altsyncram_component.q_a[6]
q[7] <= altsyncram:gen_auto:altsyncram_component.q_a[7]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tf91:auto_generated.address_a[0]
address_a[1] => altsyncram_tf91:auto_generated.address_a[1]
address_a[2] => altsyncram_tf91:auto_generated.address_a[2]
address_a[3] => altsyncram_tf91:auto_generated.address_a[3]
address_a[4] => altsyncram_tf91:auto_generated.address_a[4]
address_a[5] => altsyncram_tf91:auto_generated.address_a[5]
address_a[6] => altsyncram_tf91:auto_generated.address_a[6]
address_a[7] => altsyncram_tf91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tf91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_tf91:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tf91:auto_generated.q_a[0]
q_a[1] <= altsyncram_tf91:auto_generated.q_a[1]
q_a[2] <= altsyncram_tf91:auto_generated.q_a[2]
q_a[3] <= altsyncram_tf91:auto_generated.q_a[3]
q_a[4] <= altsyncram_tf91:auto_generated.q_a[4]
q_a[5] <= altsyncram_tf91:auto_generated.q_a[5]
q_a[6] <= altsyncram_tf91:auto_generated.q_a[6]
q_a[7] <= altsyncram_tf91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_tf91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_3n
global_clock_enable => altsyncram:gen_auto:altsyncram_component.clocken0
address[0] => altsyncram:gen_auto:altsyncram_component.address_a[0]
address[1] => altsyncram:gen_auto:altsyncram_component.address_a[1]
address[2] => altsyncram:gen_auto:altsyncram_component.address_a[2]
address[3] => altsyncram:gen_auto:altsyncram_component.address_a[3]
address[4] => altsyncram:gen_auto:altsyncram_component.address_a[4]
address[5] => altsyncram:gen_auto:altsyncram_component.address_a[5]
address[6] => altsyncram:gen_auto:altsyncram_component.address_a[6]
address[7] => altsyncram:gen_auto:altsyncram_component.address_a[7]
clock => altsyncram:gen_auto:altsyncram_component.clock0
q[0] <= altsyncram:gen_auto:altsyncram_component.q_a[0]
q[1] <= altsyncram:gen_auto:altsyncram_component.q_a[1]
q[2] <= altsyncram:gen_auto:altsyncram_component.q_a[2]
q[3] <= altsyncram:gen_auto:altsyncram_component.q_a[3]
q[4] <= altsyncram:gen_auto:altsyncram_component.q_a[4]
q[5] <= altsyncram:gen_auto:altsyncram_component.q_a[5]
q[6] <= altsyncram:gen_auto:altsyncram_component.q_a[6]
q[7] <= altsyncram:gen_auto:altsyncram_component.q_a[7]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uf91:auto_generated.address_a[0]
address_a[1] => altsyncram_uf91:auto_generated.address_a[1]
address_a[2] => altsyncram_uf91:auto_generated.address_a[2]
address_a[3] => altsyncram_uf91:auto_generated.address_a[3]
address_a[4] => altsyncram_uf91:auto_generated.address_a[4]
address_a[5] => altsyncram_uf91:auto_generated.address_a[5]
address_a[6] => altsyncram_uf91:auto_generated.address_a[6]
address_a[7] => altsyncram_uf91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uf91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_uf91:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uf91:auto_generated.q_a[0]
q_a[1] <= altsyncram_uf91:auto_generated.q_a[1]
q_a[2] <= altsyncram_uf91:auto_generated.q_a[2]
q_a[3] <= altsyncram_uf91:auto_generated.q_a[3]
q_a[4] <= altsyncram_uf91:auto_generated.q_a[4]
q_a[5] <= altsyncram_uf91:auto_generated.q_a[5]
q_a[6] <= altsyncram_uf91:auto_generated.q_a[6]
q_a[7] <= altsyncram_uf91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_3dp_rom_fft_111:twrom|twid_rom_fft_111:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_uf91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_addr_fft_111:\gen_radix_4_last_pass:gen_M4K_output_sel:ram_cxb_rd_lpp
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
sw_0_in[0] => Mux7.IN2
sw_0_in[0] => Mux15.IN2
sw_0_in[0] => Mux23.IN2
sw_0_in[0] => Mux31.IN2
sw_0_in[1] => Mux6.IN2
sw_0_in[1] => Mux14.IN2
sw_0_in[1] => Mux22.IN2
sw_0_in[1] => Mux30.IN2
sw_0_in[2] => Mux5.IN2
sw_0_in[2] => Mux13.IN2
sw_0_in[2] => Mux21.IN2
sw_0_in[2] => Mux29.IN2
sw_0_in[3] => Mux4.IN2
sw_0_in[3] => Mux12.IN2
sw_0_in[3] => Mux20.IN2
sw_0_in[3] => Mux28.IN2
sw_0_in[4] => Mux3.IN2
sw_0_in[4] => Mux11.IN2
sw_0_in[4] => Mux19.IN2
sw_0_in[4] => Mux27.IN2
sw_0_in[5] => Mux2.IN2
sw_0_in[5] => Mux10.IN2
sw_0_in[5] => Mux18.IN2
sw_0_in[5] => Mux26.IN2
sw_0_in[6] => Mux1.IN2
sw_0_in[6] => Mux9.IN2
sw_0_in[6] => Mux17.IN2
sw_0_in[6] => Mux25.IN2
sw_0_in[7] => Mux0.IN2
sw_0_in[7] => Mux8.IN2
sw_0_in[7] => Mux16.IN2
sw_0_in[7] => Mux24.IN2
sw_1_in[0] => Mux7.IN3
sw_1_in[0] => Mux15.IN3
sw_1_in[0] => Mux23.IN3
sw_1_in[0] => Mux31.IN3
sw_1_in[1] => Mux6.IN3
sw_1_in[1] => Mux14.IN3
sw_1_in[1] => Mux22.IN3
sw_1_in[1] => Mux30.IN3
sw_1_in[2] => Mux5.IN3
sw_1_in[2] => Mux13.IN3
sw_1_in[2] => Mux21.IN3
sw_1_in[2] => Mux29.IN3
sw_1_in[3] => Mux4.IN3
sw_1_in[3] => Mux12.IN3
sw_1_in[3] => Mux20.IN3
sw_1_in[3] => Mux28.IN3
sw_1_in[4] => Mux3.IN3
sw_1_in[4] => Mux11.IN3
sw_1_in[4] => Mux19.IN3
sw_1_in[4] => Mux27.IN3
sw_1_in[5] => Mux2.IN3
sw_1_in[5] => Mux10.IN3
sw_1_in[5] => Mux18.IN3
sw_1_in[5] => Mux26.IN3
sw_1_in[6] => Mux1.IN3
sw_1_in[6] => Mux9.IN3
sw_1_in[6] => Mux17.IN3
sw_1_in[6] => Mux25.IN3
sw_1_in[7] => Mux0.IN3
sw_1_in[7] => Mux8.IN3
sw_1_in[7] => Mux16.IN3
sw_1_in[7] => Mux24.IN3
sw_2_in[0] => Mux7.IN4
sw_2_in[0] => Mux15.IN4
sw_2_in[0] => Mux23.IN4
sw_2_in[0] => Mux31.IN4
sw_2_in[1] => Mux6.IN4
sw_2_in[1] => Mux14.IN4
sw_2_in[1] => Mux22.IN4
sw_2_in[1] => Mux30.IN4
sw_2_in[2] => Mux5.IN4
sw_2_in[2] => Mux13.IN4
sw_2_in[2] => Mux21.IN4
sw_2_in[2] => Mux29.IN4
sw_2_in[3] => Mux4.IN4
sw_2_in[3] => Mux12.IN4
sw_2_in[3] => Mux20.IN4
sw_2_in[3] => Mux28.IN4
sw_2_in[4] => Mux3.IN4
sw_2_in[4] => Mux11.IN4
sw_2_in[4] => Mux19.IN4
sw_2_in[4] => Mux27.IN4
sw_2_in[5] => Mux2.IN4
sw_2_in[5] => Mux10.IN4
sw_2_in[5] => Mux18.IN4
sw_2_in[5] => Mux26.IN4
sw_2_in[6] => Mux1.IN4
sw_2_in[6] => Mux9.IN4
sw_2_in[6] => Mux17.IN4
sw_2_in[6] => Mux25.IN4
sw_2_in[7] => Mux0.IN4
sw_2_in[7] => Mux8.IN4
sw_2_in[7] => Mux16.IN4
sw_2_in[7] => Mux24.IN4
sw_3_in[0] => Mux7.IN5
sw_3_in[0] => Mux15.IN5
sw_3_in[0] => Mux23.IN5
sw_3_in[0] => Mux31.IN5
sw_3_in[1] => Mux6.IN5
sw_3_in[1] => Mux14.IN5
sw_3_in[1] => Mux22.IN5
sw_3_in[1] => Mux30.IN5
sw_3_in[2] => Mux5.IN5
sw_3_in[2] => Mux13.IN5
sw_3_in[2] => Mux21.IN5
sw_3_in[2] => Mux29.IN5
sw_3_in[3] => Mux4.IN5
sw_3_in[3] => Mux12.IN5
sw_3_in[3] => Mux20.IN5
sw_3_in[3] => Mux28.IN5
sw_3_in[4] => Mux3.IN5
sw_3_in[4] => Mux11.IN5
sw_3_in[4] => Mux19.IN5
sw_3_in[4] => Mux27.IN5
sw_3_in[5] => Mux2.IN5
sw_3_in[5] => Mux10.IN5
sw_3_in[5] => Mux18.IN5
sw_3_in[5] => Mux26.IN5
sw_3_in[6] => Mux1.IN5
sw_3_in[6] => Mux9.IN5
sw_3_in[6] => Mux17.IN5
sw_3_in[6] => Mux25.IN5
sw_3_in[7] => Mux0.IN5
sw_3_in[7] => Mux8.IN5
sw_3_in[7] => Mux16.IN5
sw_3_in[7] => Mux24.IN5
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[0] => Mux16.IN1
ram_sel[0] => Mux17.IN1
ram_sel[0] => Mux18.IN1
ram_sel[0] => Mux19.IN1
ram_sel[0] => Mux20.IN1
ram_sel[0] => Mux21.IN1
ram_sel[0] => Mux22.IN1
ram_sel[0] => Mux23.IN1
ram_sel[0] => Mux24.IN1
ram_sel[0] => Mux25.IN1
ram_sel[0] => Mux26.IN1
ram_sel[0] => Mux27.IN1
ram_sel[0] => Mux28.IN1
ram_sel[0] => Mux29.IN1
ram_sel[0] => Mux30.IN1
ram_sel[0] => Mux31.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
ram_sel[1] => Mux16.IN0
ram_sel[1] => Mux17.IN0
ram_sel[1] => Mux18.IN0
ram_sel[1] => Mux19.IN0
ram_sel[1] => Mux20.IN0
ram_sel[1] => Mux21.IN0
ram_sel[1] => Mux22.IN0
ram_sel[1] => Mux23.IN0
ram_sel[1] => Mux24.IN0
ram_sel[1] => Mux25.IN0
ram_sel[1] => Mux26.IN0
ram_sel[1] => Mux27.IN0
ram_sel[1] => Mux28.IN0
ram_sel[1] => Mux29.IN0
ram_sel[1] => Mux30.IN0
ram_sel[1] => Mux31.IN0
sw_0_out[0] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr
clk => asj_fft_tdl_bit_rst_fft_111:delay_en.clk
clk => rd_addr_d[0]~reg0.CLK
clk => rd_addr_d[1]~reg0.CLK
clk => rd_addr_d[2]~reg0.CLK
clk => rd_addr_d[3]~reg0.CLK
clk => rd_addr_d[4]~reg0.CLK
clk => rd_addr_d[5]~reg0.CLK
clk => rd_addr_d[6]~reg0.CLK
clk => rd_addr_d[7]~reg0.CLK
clk => rd_addr_c[0]~reg0.CLK
clk => rd_addr_c[1]~reg0.CLK
clk => rd_addr_c[2]~reg0.CLK
clk => rd_addr_c[3]~reg0.CLK
clk => rd_addr_c[4]~reg0.CLK
clk => rd_addr_c[5]~reg0.CLK
clk => rd_addr_c[6]~reg0.CLK
clk => rd_addr_c[7]~reg0.CLK
clk => rd_addr_b[0]~reg0.CLK
clk => rd_addr_b[1]~reg0.CLK
clk => rd_addr_b[2]~reg0.CLK
clk => rd_addr_b[3]~reg0.CLK
clk => rd_addr_b[4]~reg0.CLK
clk => rd_addr_b[5]~reg0.CLK
clk => rd_addr_b[6]~reg0.CLK
clk => rd_addr_b[7]~reg0.CLK
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => rd_addr_a[4]~reg0.CLK
clk => rd_addr_a[5]~reg0.CLK
clk => rd_addr_a[6]~reg0.CLK
clk => rd_addr_a[7]~reg0.CLK
clk => sw[0].CLK
clk => sw[1].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => en_i.CLK
clk => en_d.CLK
clk => asj_fft_tdl_rst_fft_111:gen_M4K:delay_swd.clk
global_clock_enable => asj_fft_tdl_bit_rst_fft_111:delay_en.global_clock_enable
global_clock_enable => asj_fft_tdl_rst_fft_111:gen_M4K:delay_swd.global_clock_enable
global_clock_enable => rd_addr_d[0]~reg0.ENA
global_clock_enable => rd_addr_d[1]~reg0.ENA
global_clock_enable => rd_addr_d[2]~reg0.ENA
global_clock_enable => rd_addr_d[3]~reg0.ENA
global_clock_enable => rd_addr_d[4]~reg0.ENA
global_clock_enable => rd_addr_d[5]~reg0.ENA
global_clock_enable => rd_addr_d[6]~reg0.ENA
global_clock_enable => rd_addr_d[7]~reg0.ENA
global_clock_enable => rd_addr_c[0]~reg0.ENA
global_clock_enable => rd_addr_c[1]~reg0.ENA
global_clock_enable => rd_addr_c[2]~reg0.ENA
global_clock_enable => rd_addr_c[3]~reg0.ENA
global_clock_enable => rd_addr_c[4]~reg0.ENA
global_clock_enable => rd_addr_c[5]~reg0.ENA
global_clock_enable => rd_addr_c[6]~reg0.ENA
global_clock_enable => rd_addr_c[7]~reg0.ENA
global_clock_enable => rd_addr_b[0]~reg0.ENA
global_clock_enable => rd_addr_b[1]~reg0.ENA
global_clock_enable => rd_addr_b[2]~reg0.ENA
global_clock_enable => rd_addr_b[3]~reg0.ENA
global_clock_enable => rd_addr_b[4]~reg0.ENA
global_clock_enable => rd_addr_b[5]~reg0.ENA
global_clock_enable => rd_addr_b[6]~reg0.ENA
global_clock_enable => rd_addr_b[7]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => rd_addr_a[4]~reg0.ENA
global_clock_enable => rd_addr_a[5]~reg0.ENA
global_clock_enable => rd_addr_a[6]~reg0.ENA
global_clock_enable => rd_addr_a[7]~reg0.ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
global_clock_enable => count[0].ENA
global_clock_enable => count[1].ENA
global_clock_enable => count[2].ENA
global_clock_enable => count[3].ENA
global_clock_enable => count[4].ENA
global_clock_enable => count[5].ENA
global_clock_enable => count[6].ENA
global_clock_enable => count[7].ENA
global_clock_enable => en_i.ENA
global_clock_enable => en_d.ENA
reset => en_d.OUTPUTSELECT
reset => en_i.OUTPUTSELECT
reset => counter.IN1
reset => asj_fft_tdl_bit_rst_fft_111:delay_en.reset
reset => asj_fft_tdl_rst_fft_111:gen_M4K:delay_swd.reset
data_rdy => en_i.IN0
lpp_en => en_d.DATAA
lpp_en => en_i.IN1
lpp_en => en_i.IN1
rd_addr_a[0] <= rd_addr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[1] <= rd_addr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[2] <= rd_addr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[3] <= rd_addr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[4] <= rd_addr_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[5] <= rd_addr_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[6] <= rd_addr_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[7] <= rd_addr_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[0] <= rd_addr_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[1] <= rd_addr_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[2] <= rd_addr_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[3] <= rd_addr_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[4] <= rd_addr_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[5] <= rd_addr_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[6] <= rd_addr_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[7] <= rd_addr_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[0] <= rd_addr_c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[1] <= rd_addr_c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[2] <= rd_addr_c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[3] <= rd_addr_c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[4] <= rd_addr_c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[5] <= rd_addr_c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[6] <= rd_addr_c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[7] <= rd_addr_c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[0] <= rd_addr_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[1] <= rd_addr_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[2] <= rd_addr_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[3] <= rd_addr_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[4] <= rd_addr_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[5] <= rd_addr_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[6] <= rd_addr_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[7] <= rd_addr_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sw_data_read[0] <= asj_fft_tdl_rst_fft_111:gen_M4K:delay_swd.data_out[0]
sw_data_read[1] <= asj_fft_tdl_rst_fft_111:gen_M4K:delay_swd.data_out[1]
sw_addr_read[0] <= sw[0].DB_MAX_OUTPUT_PORT_TYPE
sw_addr_read[1] <= sw[1].DB_MAX_OUTPUT_PORT_TYPE
en <= asj_fft_tdl_bit_rst_fft_111:delay_en.data_out


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst_fft_111:delay_en
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[4].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpprdadgen_fft_111:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_111:\gen_M4K:delay_swd
clk => tdl_arr[4][0].CLK
clk => tdl_arr[4][1].CLK
clk => tdl_arr[3][0].CLK
clk => tdl_arr[3][1].CLK
clk => tdl_arr[2][0].CLK
clk => tdl_arr[2][1].CLK
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
global_clock_enable => tdl_arr[4][0].ENA
global_clock_enable => tdl_arr[4][1].ENA
global_clock_enable => tdl_arr[3][0].ENA
global_clock_enable => tdl_arr[3][1].ENA
global_clock_enable => tdl_arr[2][0].ENA
global_clock_enable => tdl_arr[2][1].ENA
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in[0] => tdl_arr.DATAA
data_in[1] => tdl_arr.DATAA
data_out[0] <= tdl_arr[4][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[4][1].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_cxb_data_r_fft_111:\gen_radix_4_last_pass:ram_cxb_lpp_data
clk => ram_in_reg[7][0].CLK
clk => ram_in_reg[7][1].CLK
clk => ram_in_reg[7][2].CLK
clk => ram_in_reg[7][3].CLK
clk => ram_in_reg[7][4].CLK
clk => ram_in_reg[7][5].CLK
clk => ram_in_reg[7][6].CLK
clk => ram_in_reg[7][7].CLK
clk => ram_in_reg[6][0].CLK
clk => ram_in_reg[6][1].CLK
clk => ram_in_reg[6][2].CLK
clk => ram_in_reg[6][3].CLK
clk => ram_in_reg[6][4].CLK
clk => ram_in_reg[6][5].CLK
clk => ram_in_reg[6][6].CLK
clk => ram_in_reg[6][7].CLK
clk => ram_in_reg[5][0].CLK
clk => ram_in_reg[5][1].CLK
clk => ram_in_reg[5][2].CLK
clk => ram_in_reg[5][3].CLK
clk => ram_in_reg[5][4].CLK
clk => ram_in_reg[5][5].CLK
clk => ram_in_reg[5][6].CLK
clk => ram_in_reg[5][7].CLK
clk => ram_in_reg[4][0].CLK
clk => ram_in_reg[4][1].CLK
clk => ram_in_reg[4][2].CLK
clk => ram_in_reg[4][3].CLK
clk => ram_in_reg[4][4].CLK
clk => ram_in_reg[4][5].CLK
clk => ram_in_reg[4][6].CLK
clk => ram_in_reg[4][7].CLK
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
global_clock_enable => ram_in_reg[7][0].ENA
global_clock_enable => ram_in_reg[7][1].ENA
global_clock_enable => ram_in_reg[7][2].ENA
global_clock_enable => ram_in_reg[7][3].ENA
global_clock_enable => ram_in_reg[7][4].ENA
global_clock_enable => ram_in_reg[7][5].ENA
global_clock_enable => ram_in_reg[7][6].ENA
global_clock_enable => ram_in_reg[7][7].ENA
global_clock_enable => ram_in_reg[6][0].ENA
global_clock_enable => ram_in_reg[6][1].ENA
global_clock_enable => ram_in_reg[6][2].ENA
global_clock_enable => ram_in_reg[6][3].ENA
global_clock_enable => ram_in_reg[6][4].ENA
global_clock_enable => ram_in_reg[6][5].ENA
global_clock_enable => ram_in_reg[6][6].ENA
global_clock_enable => ram_in_reg[6][7].ENA
global_clock_enable => ram_in_reg[5][0].ENA
global_clock_enable => ram_in_reg[5][1].ENA
global_clock_enable => ram_in_reg[5][2].ENA
global_clock_enable => ram_in_reg[5][3].ENA
global_clock_enable => ram_in_reg[5][4].ENA
global_clock_enable => ram_in_reg[5][5].ENA
global_clock_enable => ram_in_reg[5][6].ENA
global_clock_enable => ram_in_reg[5][7].ENA
global_clock_enable => ram_in_reg[4][0].ENA
global_clock_enable => ram_in_reg[4][1].ENA
global_clock_enable => ram_in_reg[4][2].ENA
global_clock_enable => ram_in_reg[4][3].ENA
global_clock_enable => ram_in_reg[4][4].ENA
global_clock_enable => ram_in_reg[4][5].ENA
global_clock_enable => ram_in_reg[4][6].ENA
global_clock_enable => ram_in_reg[4][7].ENA
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
sw_0_in[0] => Mux39.IN0
sw_0_in[0] => Mux47.IN0
sw_0_in[0] => Mux55.IN0
sw_0_in[0] => Mux63.IN0
sw_0_in[1] => Mux38.IN0
sw_0_in[1] => Mux46.IN0
sw_0_in[1] => Mux54.IN0
sw_0_in[1] => Mux62.IN0
sw_0_in[2] => Mux37.IN0
sw_0_in[2] => Mux45.IN0
sw_0_in[2] => Mux53.IN0
sw_0_in[2] => Mux61.IN0
sw_0_in[3] => Mux36.IN0
sw_0_in[3] => Mux44.IN0
sw_0_in[3] => Mux52.IN0
sw_0_in[3] => Mux60.IN0
sw_0_in[4] => Mux35.IN0
sw_0_in[4] => Mux43.IN0
sw_0_in[4] => Mux51.IN0
sw_0_in[4] => Mux59.IN0
sw_0_in[5] => Mux34.IN0
sw_0_in[5] => Mux42.IN0
sw_0_in[5] => Mux50.IN0
sw_0_in[5] => Mux58.IN0
sw_0_in[6] => Mux33.IN0
sw_0_in[6] => Mux41.IN0
sw_0_in[6] => Mux49.IN0
sw_0_in[6] => Mux57.IN0
sw_0_in[7] => Mux32.IN0
sw_0_in[7] => Mux40.IN0
sw_0_in[7] => Mux48.IN0
sw_0_in[7] => Mux56.IN0
sw_0_in[8] => Mux7.IN0
sw_0_in[8] => Mux15.IN0
sw_0_in[8] => Mux23.IN0
sw_0_in[8] => Mux31.IN0
sw_0_in[9] => Mux6.IN0
sw_0_in[9] => Mux14.IN0
sw_0_in[9] => Mux22.IN0
sw_0_in[9] => Mux30.IN0
sw_0_in[10] => Mux5.IN0
sw_0_in[10] => Mux13.IN0
sw_0_in[10] => Mux21.IN0
sw_0_in[10] => Mux29.IN0
sw_0_in[11] => Mux4.IN0
sw_0_in[11] => Mux12.IN0
sw_0_in[11] => Mux20.IN0
sw_0_in[11] => Mux28.IN0
sw_0_in[12] => Mux3.IN0
sw_0_in[12] => Mux11.IN0
sw_0_in[12] => Mux19.IN0
sw_0_in[12] => Mux27.IN0
sw_0_in[13] => Mux2.IN0
sw_0_in[13] => Mux10.IN0
sw_0_in[13] => Mux18.IN0
sw_0_in[13] => Mux26.IN0
sw_0_in[14] => Mux1.IN0
sw_0_in[14] => Mux9.IN0
sw_0_in[14] => Mux17.IN0
sw_0_in[14] => Mux25.IN0
sw_0_in[15] => Mux0.IN0
sw_0_in[15] => Mux8.IN0
sw_0_in[15] => Mux16.IN0
sw_0_in[15] => Mux24.IN0
sw_1_in[0] => Mux39.IN1
sw_1_in[0] => Mux47.IN1
sw_1_in[0] => Mux55.IN1
sw_1_in[0] => Mux63.IN1
sw_1_in[1] => Mux38.IN1
sw_1_in[1] => Mux46.IN1
sw_1_in[1] => Mux54.IN1
sw_1_in[1] => Mux62.IN1
sw_1_in[2] => Mux37.IN1
sw_1_in[2] => Mux45.IN1
sw_1_in[2] => Mux53.IN1
sw_1_in[2] => Mux61.IN1
sw_1_in[3] => Mux36.IN1
sw_1_in[3] => Mux44.IN1
sw_1_in[3] => Mux52.IN1
sw_1_in[3] => Mux60.IN1
sw_1_in[4] => Mux35.IN1
sw_1_in[4] => Mux43.IN1
sw_1_in[4] => Mux51.IN1
sw_1_in[4] => Mux59.IN1
sw_1_in[5] => Mux34.IN1
sw_1_in[5] => Mux42.IN1
sw_1_in[5] => Mux50.IN1
sw_1_in[5] => Mux58.IN1
sw_1_in[6] => Mux33.IN1
sw_1_in[6] => Mux41.IN1
sw_1_in[6] => Mux49.IN1
sw_1_in[6] => Mux57.IN1
sw_1_in[7] => Mux32.IN1
sw_1_in[7] => Mux40.IN1
sw_1_in[7] => Mux48.IN1
sw_1_in[7] => Mux56.IN1
sw_1_in[8] => Mux7.IN1
sw_1_in[8] => Mux15.IN1
sw_1_in[8] => Mux23.IN1
sw_1_in[8] => Mux31.IN1
sw_1_in[9] => Mux6.IN1
sw_1_in[9] => Mux14.IN1
sw_1_in[9] => Mux22.IN1
sw_1_in[9] => Mux30.IN1
sw_1_in[10] => Mux5.IN1
sw_1_in[10] => Mux13.IN1
sw_1_in[10] => Mux21.IN1
sw_1_in[10] => Mux29.IN1
sw_1_in[11] => Mux4.IN1
sw_1_in[11] => Mux12.IN1
sw_1_in[11] => Mux20.IN1
sw_1_in[11] => Mux28.IN1
sw_1_in[12] => Mux3.IN1
sw_1_in[12] => Mux11.IN1
sw_1_in[12] => Mux19.IN1
sw_1_in[12] => Mux27.IN1
sw_1_in[13] => Mux2.IN1
sw_1_in[13] => Mux10.IN1
sw_1_in[13] => Mux18.IN1
sw_1_in[13] => Mux26.IN1
sw_1_in[14] => Mux1.IN1
sw_1_in[14] => Mux9.IN1
sw_1_in[14] => Mux17.IN1
sw_1_in[14] => Mux25.IN1
sw_1_in[15] => Mux0.IN1
sw_1_in[15] => Mux8.IN1
sw_1_in[15] => Mux16.IN1
sw_1_in[15] => Mux24.IN1
sw_2_in[0] => Mux39.IN2
sw_2_in[0] => Mux47.IN2
sw_2_in[0] => Mux55.IN2
sw_2_in[0] => Mux63.IN2
sw_2_in[1] => Mux38.IN2
sw_2_in[1] => Mux46.IN2
sw_2_in[1] => Mux54.IN2
sw_2_in[1] => Mux62.IN2
sw_2_in[2] => Mux37.IN2
sw_2_in[2] => Mux45.IN2
sw_2_in[2] => Mux53.IN2
sw_2_in[2] => Mux61.IN2
sw_2_in[3] => Mux36.IN2
sw_2_in[3] => Mux44.IN2
sw_2_in[3] => Mux52.IN2
sw_2_in[3] => Mux60.IN2
sw_2_in[4] => Mux35.IN2
sw_2_in[4] => Mux43.IN2
sw_2_in[4] => Mux51.IN2
sw_2_in[4] => Mux59.IN2
sw_2_in[5] => Mux34.IN2
sw_2_in[5] => Mux42.IN2
sw_2_in[5] => Mux50.IN2
sw_2_in[5] => Mux58.IN2
sw_2_in[6] => Mux33.IN2
sw_2_in[6] => Mux41.IN2
sw_2_in[6] => Mux49.IN2
sw_2_in[6] => Mux57.IN2
sw_2_in[7] => Mux32.IN2
sw_2_in[7] => Mux40.IN2
sw_2_in[7] => Mux48.IN2
sw_2_in[7] => Mux56.IN2
sw_2_in[8] => Mux7.IN2
sw_2_in[8] => Mux15.IN2
sw_2_in[8] => Mux23.IN2
sw_2_in[8] => Mux31.IN2
sw_2_in[9] => Mux6.IN2
sw_2_in[9] => Mux14.IN2
sw_2_in[9] => Mux22.IN2
sw_2_in[9] => Mux30.IN2
sw_2_in[10] => Mux5.IN2
sw_2_in[10] => Mux13.IN2
sw_2_in[10] => Mux21.IN2
sw_2_in[10] => Mux29.IN2
sw_2_in[11] => Mux4.IN2
sw_2_in[11] => Mux12.IN2
sw_2_in[11] => Mux20.IN2
sw_2_in[11] => Mux28.IN2
sw_2_in[12] => Mux3.IN2
sw_2_in[12] => Mux11.IN2
sw_2_in[12] => Mux19.IN2
sw_2_in[12] => Mux27.IN2
sw_2_in[13] => Mux2.IN2
sw_2_in[13] => Mux10.IN2
sw_2_in[13] => Mux18.IN2
sw_2_in[13] => Mux26.IN2
sw_2_in[14] => Mux1.IN2
sw_2_in[14] => Mux9.IN2
sw_2_in[14] => Mux17.IN2
sw_2_in[14] => Mux25.IN2
sw_2_in[15] => Mux0.IN2
sw_2_in[15] => Mux8.IN2
sw_2_in[15] => Mux16.IN2
sw_2_in[15] => Mux24.IN2
sw_3_in[0] => Mux39.IN3
sw_3_in[0] => Mux47.IN3
sw_3_in[0] => Mux55.IN3
sw_3_in[0] => Mux63.IN3
sw_3_in[1] => Mux38.IN3
sw_3_in[1] => Mux46.IN3
sw_3_in[1] => Mux54.IN3
sw_3_in[1] => Mux62.IN3
sw_3_in[2] => Mux37.IN3
sw_3_in[2] => Mux45.IN3
sw_3_in[2] => Mux53.IN3
sw_3_in[2] => Mux61.IN3
sw_3_in[3] => Mux36.IN3
sw_3_in[3] => Mux44.IN3
sw_3_in[3] => Mux52.IN3
sw_3_in[3] => Mux60.IN3
sw_3_in[4] => Mux35.IN3
sw_3_in[4] => Mux43.IN3
sw_3_in[4] => Mux51.IN3
sw_3_in[4] => Mux59.IN3
sw_3_in[5] => Mux34.IN3
sw_3_in[5] => Mux42.IN3
sw_3_in[5] => Mux50.IN3
sw_3_in[5] => Mux58.IN3
sw_3_in[6] => Mux33.IN3
sw_3_in[6] => Mux41.IN3
sw_3_in[6] => Mux49.IN3
sw_3_in[6] => Mux57.IN3
sw_3_in[7] => Mux32.IN3
sw_3_in[7] => Mux40.IN3
sw_3_in[7] => Mux48.IN3
sw_3_in[7] => Mux56.IN3
sw_3_in[8] => Mux7.IN3
sw_3_in[8] => Mux15.IN3
sw_3_in[8] => Mux23.IN3
sw_3_in[8] => Mux31.IN3
sw_3_in[9] => Mux6.IN3
sw_3_in[9] => Mux14.IN3
sw_3_in[9] => Mux22.IN3
sw_3_in[9] => Mux30.IN3
sw_3_in[10] => Mux5.IN3
sw_3_in[10] => Mux13.IN3
sw_3_in[10] => Mux21.IN3
sw_3_in[10] => Mux29.IN3
sw_3_in[11] => Mux4.IN3
sw_3_in[11] => Mux12.IN3
sw_3_in[11] => Mux20.IN3
sw_3_in[11] => Mux28.IN3
sw_3_in[12] => Mux3.IN3
sw_3_in[12] => Mux11.IN3
sw_3_in[12] => Mux19.IN3
sw_3_in[12] => Mux27.IN3
sw_3_in[13] => Mux2.IN3
sw_3_in[13] => Mux10.IN3
sw_3_in[13] => Mux18.IN3
sw_3_in[13] => Mux26.IN3
sw_3_in[14] => Mux1.IN3
sw_3_in[14] => Mux9.IN3
sw_3_in[14] => Mux17.IN3
sw_3_in[14] => Mux25.IN3
sw_3_in[15] => Mux0.IN3
sw_3_in[15] => Mux8.IN3
sw_3_in[15] => Mux16.IN3
sw_3_in[15] => Mux24.IN3
ram_sel[0] => Mux0.IN5
ram_sel[0] => Mux1.IN5
ram_sel[0] => Mux2.IN5
ram_sel[0] => Mux3.IN5
ram_sel[0] => Mux4.IN5
ram_sel[0] => Mux5.IN5
ram_sel[0] => Mux6.IN5
ram_sel[0] => Mux7.IN5
ram_sel[0] => Mux8.IN5
ram_sel[0] => Mux9.IN5
ram_sel[0] => Mux10.IN5
ram_sel[0] => Mux11.IN5
ram_sel[0] => Mux12.IN5
ram_sel[0] => Mux13.IN5
ram_sel[0] => Mux14.IN5
ram_sel[0] => Mux15.IN5
ram_sel[0] => Mux16.IN5
ram_sel[0] => Mux17.IN5
ram_sel[0] => Mux18.IN5
ram_sel[0] => Mux19.IN5
ram_sel[0] => Mux20.IN5
ram_sel[0] => Mux21.IN5
ram_sel[0] => Mux22.IN5
ram_sel[0] => Mux23.IN5
ram_sel[0] => Mux24.IN5
ram_sel[0] => Mux25.IN5
ram_sel[0] => Mux26.IN5
ram_sel[0] => Mux27.IN5
ram_sel[0] => Mux28.IN5
ram_sel[0] => Mux29.IN5
ram_sel[0] => Mux30.IN5
ram_sel[0] => Mux31.IN5
ram_sel[0] => Mux32.IN5
ram_sel[0] => Mux33.IN5
ram_sel[0] => Mux34.IN5
ram_sel[0] => Mux35.IN5
ram_sel[0] => Mux36.IN5
ram_sel[0] => Mux37.IN5
ram_sel[0] => Mux38.IN5
ram_sel[0] => Mux39.IN5
ram_sel[0] => Mux40.IN5
ram_sel[0] => Mux41.IN5
ram_sel[0] => Mux42.IN5
ram_sel[0] => Mux43.IN5
ram_sel[0] => Mux44.IN5
ram_sel[0] => Mux45.IN5
ram_sel[0] => Mux46.IN5
ram_sel[0] => Mux47.IN5
ram_sel[0] => Mux48.IN5
ram_sel[0] => Mux49.IN5
ram_sel[0] => Mux50.IN5
ram_sel[0] => Mux51.IN5
ram_sel[0] => Mux52.IN5
ram_sel[0] => Mux53.IN5
ram_sel[0] => Mux54.IN5
ram_sel[0] => Mux55.IN5
ram_sel[0] => Mux56.IN5
ram_sel[0] => Mux57.IN5
ram_sel[0] => Mux58.IN5
ram_sel[0] => Mux59.IN5
ram_sel[0] => Mux60.IN5
ram_sel[0] => Mux61.IN5
ram_sel[0] => Mux62.IN5
ram_sel[0] => Mux63.IN5
ram_sel[1] => Mux0.IN4
ram_sel[1] => Mux1.IN4
ram_sel[1] => Mux2.IN4
ram_sel[1] => Mux3.IN4
ram_sel[1] => Mux4.IN4
ram_sel[1] => Mux5.IN4
ram_sel[1] => Mux6.IN4
ram_sel[1] => Mux7.IN4
ram_sel[1] => Mux8.IN4
ram_sel[1] => Mux9.IN4
ram_sel[1] => Mux10.IN4
ram_sel[1] => Mux11.IN4
ram_sel[1] => Mux12.IN4
ram_sel[1] => Mux13.IN4
ram_sel[1] => Mux14.IN4
ram_sel[1] => Mux15.IN4
ram_sel[1] => Mux16.IN4
ram_sel[1] => Mux17.IN4
ram_sel[1] => Mux18.IN4
ram_sel[1] => Mux19.IN4
ram_sel[1] => Mux20.IN4
ram_sel[1] => Mux21.IN4
ram_sel[1] => Mux22.IN4
ram_sel[1] => Mux23.IN4
ram_sel[1] => Mux24.IN4
ram_sel[1] => Mux25.IN4
ram_sel[1] => Mux26.IN4
ram_sel[1] => Mux27.IN4
ram_sel[1] => Mux28.IN4
ram_sel[1] => Mux29.IN4
ram_sel[1] => Mux30.IN4
ram_sel[1] => Mux31.IN4
ram_sel[1] => Mux32.IN4
ram_sel[1] => Mux33.IN4
ram_sel[1] => Mux34.IN4
ram_sel[1] => Mux35.IN4
ram_sel[1] => Mux36.IN4
ram_sel[1] => Mux37.IN4
ram_sel[1] => Mux38.IN4
ram_sel[1] => Mux39.IN4
ram_sel[1] => Mux40.IN4
ram_sel[1] => Mux41.IN4
ram_sel[1] => Mux42.IN4
ram_sel[1] => Mux43.IN4
ram_sel[1] => Mux44.IN4
ram_sel[1] => Mux45.IN4
ram_sel[1] => Mux46.IN4
ram_sel[1] => Mux47.IN4
ram_sel[1] => Mux48.IN4
ram_sel[1] => Mux49.IN4
ram_sel[1] => Mux50.IN4
ram_sel[1] => Mux51.IN4
ram_sel[1] => Mux52.IN4
ram_sel[1] => Mux53.IN4
ram_sel[1] => Mux54.IN4
ram_sel[1] => Mux55.IN4
ram_sel[1] => Mux56.IN4
ram_sel[1] => Mux57.IN4
ram_sel[1] => Mux58.IN4
ram_sel[1] => Mux59.IN4
ram_sel[1] => Mux60.IN4
ram_sel[1] => Mux61.IN4
ram_sel[1] => Mux62.IN4
ram_sel[1] => Mux63.IN4
sw_0_out[0] <= ram_in_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[8] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[9] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[10] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[11] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[12] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[13] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[14] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[15] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[8] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[9] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[10] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[11] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[12] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[13] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[14] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[15] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[8] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[9] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[10] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[11] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[12] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[13] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[14] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[15] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[8] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[9] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[10] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[11] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[12] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[13] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[14] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[15] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp
global_clock_enable => asj_fft_tdl_bit_fft_111:gen_str_val:delay_val.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_full_rnd:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_111:gen_full_rnd:u1.global_clock_enable
global_clock_enable => data_imag_o[3]~reg0.ENA
global_clock_enable => data_imag_o[2]~reg0.ENA
global_clock_enable => data_imag_o[1]~reg0.ENA
global_clock_enable => data_imag_o[0]~reg0.ENA
global_clock_enable => data_imag_o[4]~reg0.ENA
global_clock_enable => data_imag_o[5]~reg0.ENA
global_clock_enable => data_imag_o[6]~reg0.ENA
global_clock_enable => data_imag_o[7]~reg0.ENA
global_clock_enable => data_real_o[0]~reg0.ENA
global_clock_enable => data_real_o[1]~reg0.ENA
global_clock_enable => data_real_o[2]~reg0.ENA
global_clock_enable => data_real_o[3]~reg0.ENA
global_clock_enable => data_real_o[4]~reg0.ENA
global_clock_enable => data_real_o[5]~reg0.ENA
global_clock_enable => data_real_o[6]~reg0.ENA
global_clock_enable => data_real_o[7]~reg0.ENA
global_clock_enable => output_i[0].ENA
global_clock_enable => output_i[1].ENA
global_clock_enable => output_i[2].ENA
global_clock_enable => output_i[3].ENA
global_clock_enable => output_i[4].ENA
global_clock_enable => output_i[5].ENA
global_clock_enable => output_i[6].ENA
global_clock_enable => output_i[7].ENA
global_clock_enable => output_i[8].ENA
global_clock_enable => output_i[9].ENA
global_clock_enable => output_r[0].ENA
global_clock_enable => output_r[1].ENA
global_clock_enable => output_r[2].ENA
global_clock_enable => output_r[3].ENA
global_clock_enable => output_r[4].ENA
global_clock_enable => output_r[5].ENA
global_clock_enable => output_r[6].ENA
global_clock_enable => output_r[7].ENA
global_clock_enable => output_r[8].ENA
global_clock_enable => output_r[9].ENA
global_clock_enable => result_ib[0].ENA
global_clock_enable => result_ib[1].ENA
global_clock_enable => result_ib[2].ENA
global_clock_enable => result_ib[3].ENA
global_clock_enable => result_ib[4].ENA
global_clock_enable => result_ib[5].ENA
global_clock_enable => result_ib[6].ENA
global_clock_enable => result_ib[7].ENA
global_clock_enable => result_ib[8].ENA
global_clock_enable => result_rb[0].ENA
global_clock_enable => result_rb[1].ENA
global_clock_enable => result_rb[2].ENA
global_clock_enable => result_rb[3].ENA
global_clock_enable => result_rb[4].ENA
global_clock_enable => result_rb[5].ENA
global_clock_enable => result_rb[6].ENA
global_clock_enable => result_rb[7].ENA
global_clock_enable => result_rb[8].ENA
global_clock_enable => result_ia[0].ENA
global_clock_enable => result_ia[1].ENA
global_clock_enable => result_ia[2].ENA
global_clock_enable => result_ia[3].ENA
global_clock_enable => result_ia[4].ENA
global_clock_enable => result_ia[5].ENA
global_clock_enable => result_ia[6].ENA
global_clock_enable => result_ia[7].ENA
global_clock_enable => result_ia[8].ENA
global_clock_enable => result_ra[0].ENA
global_clock_enable => result_ra[1].ENA
global_clock_enable => result_ra[2].ENA
global_clock_enable => result_ra[3].ENA
global_clock_enable => result_ra[4].ENA
global_clock_enable => result_ra[5].ENA
global_clock_enable => result_ra[6].ENA
global_clock_enable => result_ra[7].ENA
global_clock_enable => result_ra[8].ENA
global_clock_enable => add_in_i_b[0].ENA
global_clock_enable => add_in_i_b[1].ENA
global_clock_enable => add_in_i_b[2].ENA
global_clock_enable => add_in_i_b[3].ENA
global_clock_enable => add_in_i_b[4].ENA
global_clock_enable => add_in_i_b[5].ENA
global_clock_enable => add_in_i_b[6].ENA
global_clock_enable => add_in_i_b[7].ENA
global_clock_enable => add_in_i_b[8].ENA
global_clock_enable => add_in_i_a[0].ENA
global_clock_enable => add_in_i_a[1].ENA
global_clock_enable => add_in_i_a[2].ENA
global_clock_enable => add_in_i_a[3].ENA
global_clock_enable => add_in_i_a[4].ENA
global_clock_enable => add_in_i_a[5].ENA
global_clock_enable => add_in_i_a[6].ENA
global_clock_enable => add_in_i_a[7].ENA
global_clock_enable => add_in_i_a[8].ENA
global_clock_enable => add_in_r_b[0].ENA
global_clock_enable => add_in_r_b[1].ENA
global_clock_enable => add_in_r_b[2].ENA
global_clock_enable => add_in_r_b[3].ENA
global_clock_enable => add_in_r_b[4].ENA
global_clock_enable => add_in_r_b[5].ENA
global_clock_enable => add_in_r_b[6].ENA
global_clock_enable => add_in_r_b[7].ENA
global_clock_enable => add_in_r_b[8].ENA
global_clock_enable => add_in_r_a[0].ENA
global_clock_enable => add_in_r_a[1].ENA
global_clock_enable => add_in_r_a[2].ENA
global_clock_enable => add_in_r_a[3].ENA
global_clock_enable => add_in_r_a[4].ENA
global_clock_enable => add_in_r_a[5].ENA
global_clock_enable => add_in_r_a[6].ENA
global_clock_enable => add_in_r_a[7].ENA
global_clock_enable => add_in_r_a[8].ENA
global_clock_enable => add_in_i_d[0].ENA
global_clock_enable => add_in_i_d[1].ENA
global_clock_enable => add_in_i_d[2].ENA
global_clock_enable => add_in_i_d[3].ENA
global_clock_enable => add_in_i_d[4].ENA
global_clock_enable => add_in_i_d[5].ENA
global_clock_enable => add_in_i_d[6].ENA
global_clock_enable => add_in_i_d[7].ENA
global_clock_enable => add_in_i_d[8].ENA
global_clock_enable => add_in_i_c[0].ENA
global_clock_enable => add_in_i_c[1].ENA
global_clock_enable => add_in_i_c[2].ENA
global_clock_enable => add_in_i_c[3].ENA
global_clock_enable => add_in_i_c[4].ENA
global_clock_enable => add_in_i_c[5].ENA
global_clock_enable => add_in_i_c[6].ENA
global_clock_enable => add_in_i_c[7].ENA
global_clock_enable => add_in_i_c[8].ENA
global_clock_enable => add_in_r_d[0].ENA
global_clock_enable => add_in_r_d[1].ENA
global_clock_enable => add_in_r_d[2].ENA
global_clock_enable => add_in_r_d[3].ENA
global_clock_enable => add_in_r_d[4].ENA
global_clock_enable => add_in_r_d[5].ENA
global_clock_enable => add_in_r_d[6].ENA
global_clock_enable => add_in_r_d[7].ENA
global_clock_enable => add_in_r_d[8].ENA
global_clock_enable => add_in_r_c[0].ENA
global_clock_enable => add_in_r_c[1].ENA
global_clock_enable => add_in_r_c[2].ENA
global_clock_enable => add_in_r_c[3].ENA
global_clock_enable => add_in_r_c[4].ENA
global_clock_enable => add_in_r_c[5].ENA
global_clock_enable => add_in_r_c[6].ENA
global_clock_enable => add_in_r_c[7].ENA
global_clock_enable => add_in_r_c[8].ENA
global_clock_enable => sign_vec[0].ENA
global_clock_enable => sign_vec[1].ENA
global_clock_enable => sign_vec[3].ENA
global_clock_enable => sgn_2i.ENA
global_clock_enable => sgn_2r.ENA
global_clock_enable => sign_sel[0].ENA
global_clock_enable => sign_sel[1].ENA
global_clock_enable => data_val_i.ENA
global_clock_enable => offset_counter[0].ENA
global_clock_enable => offset_counter[1].ENA
global_clock_enable => offset_counter[2].ENA
global_clock_enable => offset_counter[3].ENA
global_clock_enable => offset_counter[4].ENA
global_clock_enable => offset_counter[5].ENA
global_clock_enable => offset_counter[6].ENA
global_clock_enable => offset_counter[7].ENA
global_clock_enable => offset_counter[8].ENA
global_clock_enable => offset_counter[9].ENA
clk => asj_fft_tdl_bit_fft_111:gen_str_val:delay_val.clk
clk => data_imag_o[0]~reg0.CLK
clk => data_imag_o[1]~reg0.CLK
clk => data_imag_o[2]~reg0.CLK
clk => data_imag_o[3]~reg0.CLK
clk => data_imag_o[4]~reg0.CLK
clk => data_imag_o[5]~reg0.CLK
clk => data_imag_o[6]~reg0.CLK
clk => data_imag_o[7]~reg0.CLK
clk => data_real_o[0]~reg0.CLK
clk => data_real_o[1]~reg0.CLK
clk => data_real_o[2]~reg0.CLK
clk => data_real_o[3]~reg0.CLK
clk => data_real_o[4]~reg0.CLK
clk => data_real_o[5]~reg0.CLK
clk => data_real_o[6]~reg0.CLK
clk => data_real_o[7]~reg0.CLK
clk => output_i[0].CLK
clk => output_i[1].CLK
clk => output_i[2].CLK
clk => output_i[3].CLK
clk => output_i[4].CLK
clk => output_i[5].CLK
clk => output_i[6].CLK
clk => output_i[7].CLK
clk => output_i[8].CLK
clk => output_i[9].CLK
clk => output_r[0].CLK
clk => output_r[1].CLK
clk => output_r[2].CLK
clk => output_r[3].CLK
clk => output_r[4].CLK
clk => output_r[5].CLK
clk => output_r[6].CLK
clk => output_r[7].CLK
clk => output_r[8].CLK
clk => output_r[9].CLK
clk => result_ib[0].CLK
clk => result_ib[1].CLK
clk => result_ib[2].CLK
clk => result_ib[3].CLK
clk => result_ib[4].CLK
clk => result_ib[5].CLK
clk => result_ib[6].CLK
clk => result_ib[7].CLK
clk => result_ib[8].CLK
clk => result_rb[0].CLK
clk => result_rb[1].CLK
clk => result_rb[2].CLK
clk => result_rb[3].CLK
clk => result_rb[4].CLK
clk => result_rb[5].CLK
clk => result_rb[6].CLK
clk => result_rb[7].CLK
clk => result_rb[8].CLK
clk => result_ia[0].CLK
clk => result_ia[1].CLK
clk => result_ia[2].CLK
clk => result_ia[3].CLK
clk => result_ia[4].CLK
clk => result_ia[5].CLK
clk => result_ia[6].CLK
clk => result_ia[7].CLK
clk => result_ia[8].CLK
clk => result_ra[0].CLK
clk => result_ra[1].CLK
clk => result_ra[2].CLK
clk => result_ra[3].CLK
clk => result_ra[4].CLK
clk => result_ra[5].CLK
clk => result_ra[6].CLK
clk => result_ra[7].CLK
clk => result_ra[8].CLK
clk => add_in_i_b[0].CLK
clk => add_in_i_b[1].CLK
clk => add_in_i_b[2].CLK
clk => add_in_i_b[3].CLK
clk => add_in_i_b[4].CLK
clk => add_in_i_b[5].CLK
clk => add_in_i_b[6].CLK
clk => add_in_i_b[7].CLK
clk => add_in_i_b[8].CLK
clk => add_in_i_a[0].CLK
clk => add_in_i_a[1].CLK
clk => add_in_i_a[2].CLK
clk => add_in_i_a[3].CLK
clk => add_in_i_a[4].CLK
clk => add_in_i_a[5].CLK
clk => add_in_i_a[6].CLK
clk => add_in_i_a[7].CLK
clk => add_in_i_a[8].CLK
clk => add_in_r_b[0].CLK
clk => add_in_r_b[1].CLK
clk => add_in_r_b[2].CLK
clk => add_in_r_b[3].CLK
clk => add_in_r_b[4].CLK
clk => add_in_r_b[5].CLK
clk => add_in_r_b[6].CLK
clk => add_in_r_b[7].CLK
clk => add_in_r_b[8].CLK
clk => add_in_r_a[0].CLK
clk => add_in_r_a[1].CLK
clk => add_in_r_a[2].CLK
clk => add_in_r_a[3].CLK
clk => add_in_r_a[4].CLK
clk => add_in_r_a[5].CLK
clk => add_in_r_a[6].CLK
clk => add_in_r_a[7].CLK
clk => add_in_r_a[8].CLK
clk => add_in_i_d[0].CLK
clk => add_in_i_d[1].CLK
clk => add_in_i_d[2].CLK
clk => add_in_i_d[3].CLK
clk => add_in_i_d[4].CLK
clk => add_in_i_d[5].CLK
clk => add_in_i_d[6].CLK
clk => add_in_i_d[7].CLK
clk => add_in_i_d[8].CLK
clk => add_in_i_c[0].CLK
clk => add_in_i_c[1].CLK
clk => add_in_i_c[2].CLK
clk => add_in_i_c[3].CLK
clk => add_in_i_c[4].CLK
clk => add_in_i_c[5].CLK
clk => add_in_i_c[6].CLK
clk => add_in_i_c[7].CLK
clk => add_in_i_c[8].CLK
clk => add_in_r_d[0].CLK
clk => add_in_r_d[1].CLK
clk => add_in_r_d[2].CLK
clk => add_in_r_d[3].CLK
clk => add_in_r_d[4].CLK
clk => add_in_r_d[5].CLK
clk => add_in_r_d[6].CLK
clk => add_in_r_d[7].CLK
clk => add_in_r_d[8].CLK
clk => add_in_r_c[0].CLK
clk => add_in_r_c[1].CLK
clk => add_in_r_c[2].CLK
clk => add_in_r_c[3].CLK
clk => add_in_r_c[4].CLK
clk => add_in_r_c[5].CLK
clk => add_in_r_c[6].CLK
clk => add_in_r_c[7].CLK
clk => add_in_r_c[8].CLK
clk => sign_vec[0].CLK
clk => sign_vec[1].CLK
clk => sign_vec[3].CLK
clk => sgn_2i.CLK
clk => sgn_2r.CLK
clk => sign_sel[0].CLK
clk => sign_sel[1].CLK
clk => data_val_i.CLK
clk => offset_counter[0].CLK
clk => offset_counter[1].CLK
clk => offset_counter[2].CLK
clk => offset_counter[3].CLK
clk => offset_counter[4].CLK
clk => offset_counter[5].CLK
clk => offset_counter[6].CLK
clk => offset_counter[7].CLK
clk => offset_counter[8].CLK
clk => offset_counter[9].CLK
clk => asj_fft_pround_fft_111:gen_full_rnd:u0.clk
clk => asj_fft_pround_fft_111:gen_full_rnd:u1.clk
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => data_val_i.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => data_val_i.OUTPUTSELECT
data_1_real_i[0] => add_in_r_a[0].DATAIN
data_1_real_i[1] => add_in_r_a[1].DATAIN
data_1_real_i[2] => add_in_r_a[2].DATAIN
data_1_real_i[3] => add_in_r_a[3].DATAIN
data_1_real_i[4] => add_in_r_a[4].DATAIN
data_1_real_i[5] => add_in_r_a[5].DATAIN
data_1_real_i[6] => add_in_r_a[6].DATAIN
data_1_real_i[7] => add_in_r_a[7].DATAIN
data_1_real_i[7] => add_in_r_a[8].DATAIN
data_2_real_i[0] => add_in_r_c.DATAB
data_2_real_i[0] => add_in_i_c.DATAA
data_2_real_i[1] => add_in_r_c.DATAB
data_2_real_i[1] => add_in_i_c.DATAA
data_2_real_i[2] => add_in_r_c.DATAB
data_2_real_i[2] => add_in_i_c.DATAA
data_2_real_i[3] => add_in_r_c.DATAB
data_2_real_i[3] => add_in_i_c.DATAA
data_2_real_i[4] => add_in_r_c.DATAB
data_2_real_i[4] => add_in_i_c.DATAA
data_2_real_i[5] => add_in_r_c.DATAB
data_2_real_i[5] => add_in_i_c.DATAA
data_2_real_i[6] => add_in_r_c.DATAB
data_2_real_i[6] => add_in_i_c.DATAA
data_2_real_i[7] => add_in_r_c.DATAB
data_2_real_i[7] => add_in_i_c.DATAA
data_3_real_i[0] => add_in_r_b[0].DATAIN
data_3_real_i[1] => add_in_r_b[1].DATAIN
data_3_real_i[2] => add_in_r_b[2].DATAIN
data_3_real_i[3] => add_in_r_b[3].DATAIN
data_3_real_i[4] => add_in_r_b[4].DATAIN
data_3_real_i[5] => add_in_r_b[5].DATAIN
data_3_real_i[6] => add_in_r_b[6].DATAIN
data_3_real_i[7] => add_in_r_b[7].DATAIN
data_3_real_i[7] => add_in_r_b[8].DATAIN
data_4_real_i[0] => add_in_r_d.DATAB
data_4_real_i[0] => add_in_i_d.DATAA
data_4_real_i[1] => add_in_r_d.DATAB
data_4_real_i[1] => add_in_i_d.DATAA
data_4_real_i[2] => add_in_r_d.DATAB
data_4_real_i[2] => add_in_i_d.DATAA
data_4_real_i[3] => add_in_r_d.DATAB
data_4_real_i[3] => add_in_i_d.DATAA
data_4_real_i[4] => add_in_r_d.DATAB
data_4_real_i[4] => add_in_i_d.DATAA
data_4_real_i[5] => add_in_r_d.DATAB
data_4_real_i[5] => add_in_i_d.DATAA
data_4_real_i[6] => add_in_r_d.DATAB
data_4_real_i[6] => add_in_i_d.DATAA
data_4_real_i[7] => add_in_r_d.DATAB
data_4_real_i[7] => add_in_i_d.DATAA
data_1_imag_i[0] => add_in_i_a[0].DATAIN
data_1_imag_i[1] => add_in_i_a[1].DATAIN
data_1_imag_i[2] => add_in_i_a[2].DATAIN
data_1_imag_i[3] => add_in_i_a[3].DATAIN
data_1_imag_i[4] => add_in_i_a[4].DATAIN
data_1_imag_i[5] => add_in_i_a[5].DATAIN
data_1_imag_i[6] => add_in_i_a[6].DATAIN
data_1_imag_i[7] => add_in_i_a[7].DATAIN
data_1_imag_i[7] => add_in_i_a[8].DATAIN
data_2_imag_i[0] => add_in_r_c.DATAA
data_2_imag_i[0] => add_in_i_c.DATAB
data_2_imag_i[1] => add_in_r_c.DATAA
data_2_imag_i[1] => add_in_i_c.DATAB
data_2_imag_i[2] => add_in_r_c.DATAA
data_2_imag_i[2] => add_in_i_c.DATAB
data_2_imag_i[3] => add_in_r_c.DATAA
data_2_imag_i[3] => add_in_i_c.DATAB
data_2_imag_i[4] => add_in_r_c.DATAA
data_2_imag_i[4] => add_in_i_c.DATAB
data_2_imag_i[5] => add_in_r_c.DATAA
data_2_imag_i[5] => add_in_i_c.DATAB
data_2_imag_i[6] => add_in_r_c.DATAA
data_2_imag_i[6] => add_in_i_c.DATAB
data_2_imag_i[7] => add_in_r_c.DATAA
data_2_imag_i[7] => add_in_i_c.DATAB
data_3_imag_i[0] => add_in_i_b[0].DATAIN
data_3_imag_i[1] => add_in_i_b[1].DATAIN
data_3_imag_i[2] => add_in_i_b[2].DATAIN
data_3_imag_i[3] => add_in_i_b[3].DATAIN
data_3_imag_i[4] => add_in_i_b[4].DATAIN
data_3_imag_i[5] => add_in_i_b[5].DATAIN
data_3_imag_i[6] => add_in_i_b[6].DATAIN
data_3_imag_i[7] => add_in_i_b[7].DATAIN
data_3_imag_i[7] => add_in_i_b[8].DATAIN
data_4_imag_i[0] => add_in_r_d.DATAA
data_4_imag_i[0] => add_in_i_d.DATAB
data_4_imag_i[1] => add_in_r_d.DATAA
data_4_imag_i[1] => add_in_i_d.DATAB
data_4_imag_i[2] => add_in_r_d.DATAA
data_4_imag_i[2] => add_in_i_d.DATAB
data_4_imag_i[3] => add_in_r_d.DATAA
data_4_imag_i[3] => add_in_i_d.DATAB
data_4_imag_i[4] => add_in_r_d.DATAA
data_4_imag_i[4] => add_in_i_d.DATAB
data_4_imag_i[5] => add_in_r_d.DATAA
data_4_imag_i[5] => add_in_i_d.DATAB
data_4_imag_i[6] => add_in_r_d.DATAA
data_4_imag_i[6] => add_in_i_d.DATAB
data_4_imag_i[7] => add_in_r_d.DATAA
data_4_imag_i[7] => add_in_i_d.DATAB
data_real_o[0] <= data_real_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[1] <= data_real_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[2] <= data_real_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[3] <= data_real_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[4] <= data_real_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[5] <= data_real_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[6] <= data_real_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[7] <= data_real_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[0] <= data_imag_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[1] <= data_imag_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[2] <= data_imag_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[3] <= data_imag_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[4] <= data_imag_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[5] <= data_imag_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[6] <= data_imag_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[7] <= data_imag_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_val <= asj_fft_tdl_bit_fft_111:gen_str_val:delay_val.data_out


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit_fft_111:\gen_str_val:delay_val
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[4].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_111:\gen_full_rnd:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_111:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_uij:auto_generated.dataa[0]
dataa[1] => add_sub_uij:auto_generated.dataa[1]
dataa[2] => add_sub_uij:auto_generated.dataa[2]
dataa[3] => add_sub_uij:auto_generated.dataa[3]
dataa[4] => add_sub_uij:auto_generated.dataa[4]
dataa[5] => add_sub_uij:auto_generated.dataa[5]
dataa[6] => add_sub_uij:auto_generated.dataa[6]
dataa[7] => add_sub_uij:auto_generated.dataa[7]
dataa[8] => add_sub_uij:auto_generated.dataa[8]
dataa[9] => add_sub_uij:auto_generated.dataa[9]
dataa[10] => add_sub_uij:auto_generated.dataa[10]
datab[0] => add_sub_uij:auto_generated.datab[0]
datab[1] => add_sub_uij:auto_generated.datab[1]
datab[2] => add_sub_uij:auto_generated.datab[2]
datab[3] => add_sub_uij:auto_generated.datab[3]
datab[4] => add_sub_uij:auto_generated.datab[4]
datab[5] => add_sub_uij:auto_generated.datab[5]
datab[6] => add_sub_uij:auto_generated.datab[6]
datab[7] => add_sub_uij:auto_generated.datab[7]
datab[8] => add_sub_uij:auto_generated.datab[8]
datab[9] => add_sub_uij:auto_generated.datab[9]
datab[10] => add_sub_uij:auto_generated.datab[10]
cin => add_sub_uij:auto_generated.cin
add_sub => add_sub_uij:auto_generated.add_sub
clock => add_sub_uij:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_uij:auto_generated.clken
result[0] <= add_sub_uij:auto_generated.result[0]
result[1] <= add_sub_uij:auto_generated.result[1]
result[2] <= add_sub_uij:auto_generated.result[2]
result[3] <= add_sub_uij:auto_generated.result[3]
result[4] <= add_sub_uij:auto_generated.result[4]
result[5] <= add_sub_uij:auto_generated.result[5]
result[6] <= add_sub_uij:auto_generated.result[6]
result[7] <= add_sub_uij:auto_generated.result[7]
result[8] <= add_sub_uij:auto_generated.result[8]
result[9] <= add_sub_uij:auto_generated.result[9]
result[10] <= add_sub_uij:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_111:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_111:\gen_full_rnd:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_111:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_uij:auto_generated.dataa[0]
dataa[1] => add_sub_uij:auto_generated.dataa[1]
dataa[2] => add_sub_uij:auto_generated.dataa[2]
dataa[3] => add_sub_uij:auto_generated.dataa[3]
dataa[4] => add_sub_uij:auto_generated.dataa[4]
dataa[5] => add_sub_uij:auto_generated.dataa[5]
dataa[6] => add_sub_uij:auto_generated.dataa[6]
dataa[7] => add_sub_uij:auto_generated.dataa[7]
dataa[8] => add_sub_uij:auto_generated.dataa[8]
dataa[9] => add_sub_uij:auto_generated.dataa[9]
dataa[10] => add_sub_uij:auto_generated.dataa[10]
datab[0] => add_sub_uij:auto_generated.datab[0]
datab[1] => add_sub_uij:auto_generated.datab[1]
datab[2] => add_sub_uij:auto_generated.datab[2]
datab[3] => add_sub_uij:auto_generated.datab[3]
datab[4] => add_sub_uij:auto_generated.datab[4]
datab[5] => add_sub_uij:auto_generated.datab[5]
datab[6] => add_sub_uij:auto_generated.datab[6]
datab[7] => add_sub_uij:auto_generated.datab[7]
datab[8] => add_sub_uij:auto_generated.datab[8]
datab[9] => add_sub_uij:auto_generated.datab[9]
datab[10] => add_sub_uij:auto_generated.datab[10]
cin => add_sub_uij:auto_generated.cin
add_sub => add_sub_uij:auto_generated.add_sub
clock => add_sub_uij:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_uij:auto_generated.clken
result[0] <= add_sub_uij:auto_generated.result[0]
result[1] <= add_sub_uij:auto_generated.result[1]
result[2] <= add_sub_uij:auto_generated.result[2]
result[3] <= add_sub_uij:auto_generated.result[3]
result[4] <= add_sub_uij:auto_generated.result[4]
result[5] <= add_sub_uij:auto_generated.result[5]
result[6] <= add_sub_uij:auto_generated.result[6]
result[7] <= add_sub_uij:auto_generated.result[7]
result[8] <= add_sub_uij:auto_generated.result[8]
result[9] <= add_sub_uij:auto_generated.result[9]
result[10] <= add_sub_uij:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_lpp_serial_fft_111:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_111:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|fft_fifo_design:inst1|fft_control:fft_control|fft_core:dut|asj_fft_sglstream_fft_111:asj_fft_sglstream_fft_111_inst|asj_fft_tdl_bit_rst_fft_111:delay_lpp_en
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[5].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|code_change:inst9
data_in[0] => data_out[3].DATAIN
data_in[1] => data_out[4].DATAIN
data_in[2] => data_out[5].DATAIN
data_in[3] => data_out[6].DATAIN
data_in[4] => data_out[7].DATAIN
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_out[0] <= <GND>
data_out[1] <= <GND>
data_out[2] <= <GND>
data_out[3] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE


|fft_t|LPM_ABS:inst6
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => lpm_add_sub:adder.cin
data[7] => overflow~0.IN1
result[0] <= lpm_add_sub:adder.result[0]
result[1] <= lpm_add_sub:adder.result[1]
result[2] <= lpm_add_sub:adder.result[2]
result[3] <= lpm_add_sub:adder.result[3]
result[4] <= lpm_add_sub:adder.result[4]
result[5] <= lpm_add_sub:adder.result[5]
result[6] <= lpm_add_sub:adder.result[6]
result[7] <= lpm_add_sub:adder.result[7]
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|fft_t|LPM_ABS:inst6|LPM_ADD_SUB:adder
dataa[0] => add_sub_4sc:auto_generated.dataa[0]
dataa[1] => add_sub_4sc:auto_generated.dataa[1]
dataa[2] => add_sub_4sc:auto_generated.dataa[2]
dataa[3] => add_sub_4sc:auto_generated.dataa[3]
dataa[4] => add_sub_4sc:auto_generated.dataa[4]
dataa[5] => add_sub_4sc:auto_generated.dataa[5]
dataa[6] => add_sub_4sc:auto_generated.dataa[6]
dataa[7] => add_sub_4sc:auto_generated.dataa[7]
datab[0] => add_sub_4sc:auto_generated.datab[0]
datab[1] => add_sub_4sc:auto_generated.datab[1]
datab[2] => add_sub_4sc:auto_generated.datab[2]
datab[3] => add_sub_4sc:auto_generated.datab[3]
datab[4] => add_sub_4sc:auto_generated.datab[4]
datab[5] => add_sub_4sc:auto_generated.datab[5]
datab[6] => add_sub_4sc:auto_generated.datab[6]
datab[7] => add_sub_4sc:auto_generated.datab[7]
cin => add_sub_4sc:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_4sc:auto_generated.result[0]
result[1] <= add_sub_4sc:auto_generated.result[1]
result[2] <= add_sub_4sc:auto_generated.result[2]
result[3] <= add_sub_4sc:auto_generated.result[3]
result[4] <= add_sub_4sc:auto_generated.result[4]
result[5] <= add_sub_4sc:auto_generated.result[5]
result[6] <= add_sub_4sc:auto_generated.result[6]
result[7] <= add_sub_4sc:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|fft_t|LPM_ABS:inst6|LPM_ADD_SUB:adder|add_sub_4sc:auto_generated
cin => op_1.IN16
cin => op_1.IN17
dataa[0] => op_1.IN14
dataa[1] => op_1.IN12
dataa[2] => op_1.IN10
dataa[3] => op_1.IN8
dataa[4] => op_1.IN6
dataa[5] => op_1.IN4
dataa[6] => op_1.IN2
dataa[7] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


