 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : FINAL_SYS
Version: K-2015.06
Date   : Sun Sep  1 00:15:13 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U_ALU/alu_out_reg_1_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_1_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_1_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_1_/Q (SDFFRQX2M)       0.46       0.46 f
  U_ALU/U75/Y (AOI222X1M)                  0.26       0.72 r
  U_ALU/U103/Y (NAND4X2M)                  0.14       0.86 f
  U_ALU/alu_out_reg_1_/D (SDFFRQX2M)       0.00       0.86 f
  data arrival time                                   0.86

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U_ALU/alu_out_reg_1_/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                      -0.41       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: U_ALU/alu_out_reg_0_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_0_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_0_/Q (SDFFRQX2M)       0.46       0.46 f
  U_ALU/U74/Y (AOI222X1M)                  0.26       0.72 r
  U_ALU/U99/Y (NAND4X2M)                   0.14       0.86 f
  U_ALU/alu_out_reg_0_/D (SDFFRQX2M)       0.00       0.86 f
  data arrival time                                   0.86

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U_ALU/alu_out_reg_0_/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                      -0.41       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: U_ALU/alu_out_reg_7_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_7_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_7_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_7_/Q (SDFFRQX2M)       0.46       0.46 f
  U_ALU/U98/Y (AOI22X1M)                   0.18       0.64 r
  U_ALU/U123/Y (NAND4BX1M)                 0.15       0.79 f
  U_ALU/alu_out_reg_7_/D (SDFFRQX2M)       0.00       0.79 f
  data arrival time                                   0.79

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U_ALU/alu_out_reg_7_/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                      -0.41       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         8.60


  Startpoint: U_ALU/alu_out_reg_6_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_6_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_6_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_6_/Q (SDFFRQX2M)       0.46       0.46 f
  U_ALU/U83/Y (AOI22X1M)                   0.20       0.66 r
  U_ALU/U37/Y (NAND4X2M)                   0.11       0.77 f
  U_ALU/alu_out_reg_6_/D (SDFFRQX2M)       0.00       0.77 f
  data arrival time                                   0.77

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U_ALU/alu_out_reg_6_/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                      -0.41       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         8.62


  Startpoint: U_ALU/alu_out_reg_5_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_5_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_5_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_5_/Q (SDFFRQX2M)       0.46       0.46 f
  U_ALU/U82/Y (AOI22X1M)                   0.20       0.66 r
  U_ALU/U119/Y (NAND4X2M)                  0.11       0.77 f
  U_ALU/alu_out_reg_5_/D (SDFFRQX2M)       0.00       0.77 f
  data arrival time                                   0.77

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U_ALU/alu_out_reg_5_/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                      -0.41       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         8.62


  Startpoint: U_ALU/alu_out_reg_4_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_4_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_4_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_4_/Q (SDFFRQX2M)       0.46       0.46 f
  U_ALU/U81/Y (AOI22X1M)                   0.20       0.66 r
  U_ALU/U115/Y (NAND4X2M)                  0.11       0.77 f
  U_ALU/alu_out_reg_4_/D (SDFFRQX2M)       0.00       0.77 f
  data arrival time                                   0.77

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U_ALU/alu_out_reg_4_/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                      -0.41       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         8.62


  Startpoint: U_ALU/alu_out_reg_3_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_3_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_3_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_3_/Q (SDFFRQX2M)       0.46       0.46 f
  U_ALU/U80/Y (AOI22X1M)                   0.20       0.66 r
  U_ALU/U111/Y (NAND4X2M)                  0.11       0.77 f
  U_ALU/alu_out_reg_3_/D (SDFFRQX2M)       0.00       0.77 f
  data arrival time                                   0.77

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U_ALU/alu_out_reg_3_/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                      -0.41       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         8.62


  Startpoint: U_ALU/alu_out_reg_2_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_2_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_2_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_2_/Q (SDFFRQX2M)       0.46       0.46 f
  U_ALU/U79/Y (AOI22X1M)                   0.20       0.66 r
  U_ALU/U107/Y (NAND4X2M)                  0.11       0.77 f
  U_ALU/alu_out_reg_2_/D (SDFFRQX2M)       0.00       0.77 f
  data arrival time                                   0.77

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U_ALU/alu_out_reg_2_/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                      -0.41       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         8.62


  Startpoint: U_ALU/alu_out_reg_11_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_11_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_11_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_11_/Q (SDFFRQX2M)                     0.45       0.45 f
  U_ALU/U89/Y (AOI22X1M)                                  0.20       0.65 r
  U_ALU/U88/Y (NAND2X2M)                                  0.07       0.72 f
  U_ALU/alu_out_reg_11_/D (SDFFRQX2M)                     0.00       0.72 f
  data arrival time                                                  0.72

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg_11_/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.40       9.40
  data required time                                                 9.40
  --------------------------------------------------------------------------
  data required time                                                 9.40
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        8.67


  Startpoint: U_ALU/alu_out_reg_10_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_10_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_10_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_10_/Q (SDFFRQX2M)                     0.45       0.45 f
  U_ALU/U87/Y (AOI22X1M)                                  0.20       0.65 r
  U_ALU/U86/Y (NAND2X2M)                                  0.07       0.72 f
  U_ALU/alu_out_reg_10_/D (SDFFRQX2M)                     0.00       0.72 f
  data arrival time                                                  0.72

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg_10_/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.40       9.40
  data required time                                                 9.40
  --------------------------------------------------------------------------
  data required time                                                 9.40
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        8.67


  Startpoint: U_ALU/alu_out_reg_9_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_9_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_9_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_9_/Q (SDFFRQX2M)       0.45       0.45 f
  U_ALU/U85/Y (AOI22X1M)                   0.20       0.65 r
  U_ALU/U84/Y (NAND2X2M)                   0.07       0.72 f
  U_ALU/alu_out_reg_9_/D (SDFFRQX2M)       0.00       0.72 f
  data arrival time                                   0.72

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U_ALU/alu_out_reg_9_/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                      -0.40       9.40
  data required time                                  9.40
  -----------------------------------------------------------
  data required time                                  9.40
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         8.67


  Startpoint: U_ALU/alu_out_reg_15_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_15_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_15_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_15_/Q (SDFFRQX2M)                     0.45       0.45 f
  U_ALU/U97/Y (AOI22X1M)                                  0.17       0.62 r
  U_ALU/U96/Y (NAND2XLM)                                  0.09       0.71 f
  U_ALU/alu_out_reg_15_/D (SDFFRQX2M)                     0.00       0.71 f
  data arrival time                                                  0.71

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg_15_/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        8.68


  Startpoint: U_ALU/alu_out_reg_14_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_14_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_14_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_14_/Q (SDFFRQX2M)                     0.45       0.45 f
  U_ALU/U95/Y (AOI22X1M)                                  0.17       0.62 r
  U_ALU/U94/Y (NAND2XLM)                                  0.09       0.71 f
  U_ALU/alu_out_reg_14_/D (SDFFRQX2M)                     0.00       0.71 f
  data arrival time                                                  0.71

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg_14_/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        8.68


  Startpoint: U_ALU/alu_out_reg_13_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_13_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_13_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_13_/Q (SDFFRQX2M)                     0.45       0.45 f
  U_ALU/U93/Y (AOI22X1M)                                  0.17       0.62 r
  U_ALU/U92/Y (NAND2XLM)                                  0.09       0.71 f
  U_ALU/alu_out_reg_13_/D (SDFFRQX2M)                     0.00       0.71 f
  data arrival time                                                  0.71

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg_13_/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        8.68


  Startpoint: U_ALU/alu_out_reg_12_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_12_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_12_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_12_/Q (SDFFRQX2M)                     0.45       0.45 f
  U_ALU/U91/Y (AOI22X1M)                                  0.17       0.62 r
  U_ALU/U90/Y (NAND2XLM)                                  0.09       0.71 f
  U_ALU/alu_out_reg_12_/D (SDFFRQX2M)                     0.00       0.71 f
  data arrival time                                                  0.71

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg_12_/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        8.68


  Startpoint: U_ALU/alu_out_reg_8_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_8_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_8_/CK (SDFFRQX1M)      0.00       0.00 r
  U_ALU/alu_out_reg_8_/Q (SDFFRQX1M)       0.45       0.45 f
  U_ALU/U76/Y (OAI2B11X2M)                 0.20       0.65 f
  U_ALU/alu_out_reg_8_/D (SDFFRQX1M)       0.00       0.65 f
  data arrival time                                   0.65

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U_ALU/alu_out_reg_8_/CK (SDFFRQX1M)      0.00       9.80 r
  library setup time                      -0.41       9.39
  data required time                                  9.39
  -----------------------------------------------------------
  data required time                                  9.39
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         8.73


  Startpoint: U_ALU/alu_out_reg_1_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_2_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_1_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_1_/Q (SDFFRQX2M)       0.46       0.46 f
  U_ALU/alu_out_reg_2_/SI (SDFFRQX2M)      0.00       0.46 f
  data arrival time                                   0.46

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U_ALU/alu_out_reg_2_/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                      -0.50       9.30
  data required time                                  9.30
  -----------------------------------------------------------
  data required time                                  9.30
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         8.84


  Startpoint: U_ALU/alu_out_reg_0_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_1_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_0_/Q (SDFFRQX2M)       0.46       0.46 f
  U_ALU/alu_out_reg_1_/SI (SDFFRQX2M)      0.00       0.46 f
  data arrival time                                   0.46

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U_ALU/alu_out_reg_1_/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                      -0.50       9.30
  data required time                                  9.30
  -----------------------------------------------------------
  data required time                                  9.30
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         8.84


  Startpoint: U_ALU/alu_out_reg_6_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_7_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_6_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_6_/Q (SDFFRQX2M)       0.46       0.46 f
  U_ALU/alu_out_reg_7_/SI (SDFFRQX2M)      0.00       0.46 f
  data arrival time                                   0.46

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U_ALU/alu_out_reg_7_/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                      -0.50       9.30
  data required time                                  9.30
  -----------------------------------------------------------
  data required time                                  9.30
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         8.84


  Startpoint: U_ALU/alu_out_reg_5_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_6_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_5_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_5_/Q (SDFFRQX2M)       0.46       0.46 f
  U_ALU/alu_out_reg_6_/SI (SDFFRQX2M)      0.00       0.46 f
  data arrival time                                   0.46

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U_ALU/alu_out_reg_6_/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                      -0.50       9.30
  data required time                                  9.30
  -----------------------------------------------------------
  data required time                                  9.30
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         8.84


  Startpoint: U_ALU/alu_out_reg_4_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_5_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_4_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_4_/Q (SDFFRQX2M)       0.46       0.46 f
  U_ALU/alu_out_reg_5_/SI (SDFFRQX2M)      0.00       0.46 f
  data arrival time                                   0.46

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U_ALU/alu_out_reg_5_/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                      -0.50       9.30
  data required time                                  9.30
  -----------------------------------------------------------
  data required time                                  9.30
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         8.84


  Startpoint: U_ALU/alu_out_reg_3_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_4_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_3_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_3_/Q (SDFFRQX2M)       0.46       0.46 f
  U_ALU/alu_out_reg_4_/SI (SDFFRQX2M)      0.00       0.46 f
  data arrival time                                   0.46

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U_ALU/alu_out_reg_4_/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                      -0.50       9.30
  data required time                                  9.30
  -----------------------------------------------------------
  data required time                                  9.30
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         8.84


  Startpoint: U_ALU/alu_out_reg_2_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_3_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_2_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_2_/Q (SDFFRQX2M)       0.46       0.46 f
  U_ALU/alu_out_reg_3_/SI (SDFFRQX2M)      0.00       0.46 f
  data arrival time                                   0.46

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U_ALU/alu_out_reg_3_/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                      -0.50       9.30
  data required time                                  9.30
  -----------------------------------------------------------
  data required time                                  9.30
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         8.84


  Startpoint: U_ALU/alu_out_reg_7_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_8_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_7_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_7_/Q (SDFFRQX2M)       0.46       0.46 f
  U_ALU/alu_out_reg_8_/SI (SDFFRQX1M)      0.00       0.46 f
  data arrival time                                   0.46

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U_ALU/alu_out_reg_8_/CK (SDFFRQX1M)      0.00       9.80 r
  library setup time                      -0.50       9.30
  data required time                                  9.30
  -----------------------------------------------------------
  data required time                                  9.30
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         8.84


  Startpoint: U_ALU/alu_out_reg_15_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/o_Vid_ALU_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_15_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_15_/Q (SDFFRQX2M)                     0.45       0.45 f
  U_ALU/o_Vid_ALU_reg/SI (SDFFRQX2M)                      0.00       0.45 f
  data arrival time                                                  0.45

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/o_Vid_ALU_reg/CK (SDFFRQX2M)                      0.00       9.80 r
  library setup time                                     -0.50       9.30
  data required time                                                 9.30
  --------------------------------------------------------------------------
  data required time                                                 9.30
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        8.84


  Startpoint: U_ALU/alu_out_reg_14_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_15_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_14_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_14_/Q (SDFFRQX2M)                     0.45       0.45 f
  U_ALU/alu_out_reg_15_/SI (SDFFRQX2M)                    0.00       0.45 f
  data arrival time                                                  0.45

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg_15_/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.50       9.30
  data required time                                                 9.30
  --------------------------------------------------------------------------
  data required time                                                 9.30
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        8.84


  Startpoint: U_ALU/alu_out_reg_13_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_14_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_13_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_13_/Q (SDFFRQX2M)                     0.45       0.45 f
  U_ALU/alu_out_reg_14_/SI (SDFFRQX2M)                    0.00       0.45 f
  data arrival time                                                  0.45

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg_14_/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.50       9.30
  data required time                                                 9.30
  --------------------------------------------------------------------------
  data required time                                                 9.30
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        8.84


  Startpoint: U_ALU/alu_out_reg_12_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_13_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_12_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_12_/Q (SDFFRQX2M)                     0.45       0.45 f
  U_ALU/alu_out_reg_13_/SI (SDFFRQX2M)                    0.00       0.45 f
  data arrival time                                                  0.45

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg_13_/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.50       9.30
  data required time                                                 9.30
  --------------------------------------------------------------------------
  data required time                                                 9.30
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        8.84


  Startpoint: U_ALU/alu_out_reg_11_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_12_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_11_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_11_/Q (SDFFRQX2M)                     0.45       0.45 f
  U_ALU/alu_out_reg_12_/SI (SDFFRQX2M)                    0.00       0.45 f
  data arrival time                                                  0.45

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg_12_/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.50       9.30
  data required time                                                 9.30
  --------------------------------------------------------------------------
  data required time                                                 9.30
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        8.84


  Startpoint: U_ALU/alu_out_reg_10_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_11_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_10_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_10_/Q (SDFFRQX2M)                     0.45       0.45 f
  U_ALU/alu_out_reg_11_/SI (SDFFRQX2M)                    0.00       0.45 f
  data arrival time                                                  0.45

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg_11_/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.50       9.30
  data required time                                                 9.30
  --------------------------------------------------------------------------
  data required time                                                 9.30
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        8.84


  Startpoint: U_ALU/alu_out_reg_9_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_10_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_9_/CK (SDFFRQX2M)                     0.00       0.00 r
  U_ALU/alu_out_reg_9_/Q (SDFFRQX2M)                      0.45       0.45 f
  U_ALU/alu_out_reg_10_/SI (SDFFRQX2M)                    0.00       0.45 f
  data arrival time                                                  0.45

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg_10_/CK (SDFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.50       9.30
  data required time                                                 9.30
  --------------------------------------------------------------------------
  data required time                                                 9.30
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        8.84


  Startpoint: U_ALU/alu_out_reg_8_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_9_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_8_/CK (SDFFRQX1M)      0.00       0.00 r
  U_ALU/alu_out_reg_8_/Q (SDFFRQX1M)       0.45       0.45 f
  U_ALU/alu_out_reg_9_/SI (SDFFRQX2M)      0.00       0.45 f
  data arrival time                                   0.45

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  U_ALU/alu_out_reg_9_/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                      -0.50       9.30
  data required time                                  9.30
  -----------------------------------------------------------
  data required time                                  9.30
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         8.84


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/ser_data_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/test_se (serializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/U43/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_TX/INS2/U44/Y (INVXLM)                0.50      22.66 r
  U_TOP_UART/U_UART_TX/INS2/ser_data_reg/SE (SDFFRQX2M)
                                                          0.00      22.66 r
  data arrival time                                                 22.66

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS2/ser_data_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.66
  --------------------------------------------------------------------------
  slack (MET)                                                       76.56


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/test_se (serializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/U43/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_TX/INS2/U44/Y (INVXLM)                0.50      22.66 r
  U_TOP_UART/U_UART_TX/INS2/register_reg_5_/SE (SDFFRQX2M)
                                                          0.00      22.66 r
  data arrival time                                                 22.66

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS2/register_reg_5_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.66
  --------------------------------------------------------------------------
  slack (MET)                                                       76.56


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/test_se (serializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/U43/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_TX/INS2/U44/Y (INVXLM)                0.50      22.66 r
  U_TOP_UART/U_UART_TX/INS2/register_reg_1_/SE (SDFFRQX2M)
                                                          0.00      22.66 r
  data arrival time                                                 22.66

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS2/register_reg_1_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.66
  --------------------------------------------------------------------------
  slack (MET)                                                       76.56


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/test_se (serializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/U43/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_TX/INS2/U44/Y (INVXLM)                0.50      22.66 r
  U_TOP_UART/U_UART_TX/INS2/register_reg_7_/SE (SDFFRQX2M)
                                                          0.00      22.66 r
  data arrival time                                                 22.66

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS2/register_reg_7_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.66
  --------------------------------------------------------------------------
  slack (MET)                                                       76.56


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/test_se (serializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/U43/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_TX/INS2/U44/Y (INVXLM)                0.50      22.66 r
  U_TOP_UART/U_UART_TX/INS2/register_reg_3_/SE (SDFFRQX2M)
                                                          0.00      22.66 r
  data arrival time                                                 22.66

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS2/register_reg_3_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.66
  --------------------------------------------------------------------------
  slack (MET)                                                       76.56


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/test_se (serializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/U43/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_TX/INS2/U44/Y (INVXLM)                0.50      22.66 r
  U_TOP_UART/U_UART_TX/INS2/register_reg_6_/SE (SDFFRQX2M)
                                                          0.00      22.66 r
  data arrival time                                                 22.66

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS2/register_reg_6_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.66
  --------------------------------------------------------------------------
  slack (MET)                                                       76.56


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/test_se (serializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/U43/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_TX/INS2/U44/Y (INVXLM)                0.50      22.66 r
  U_TOP_UART/U_UART_TX/INS2/register_reg_2_/SE (SDFFRQX2M)
                                                          0.00      22.66 r
  data arrival time                                                 22.66

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS2/register_reg_2_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.66
  --------------------------------------------------------------------------
  slack (MET)                                                       76.56


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/test_se (serializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/U43/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_TX/INS2/U44/Y (INVXLM)                0.50      22.66 r
  U_TOP_UART/U_UART_TX/INS2/register_reg_4_/SE (SDFFRQX2M)
                                                          0.00      22.66 r
  data arrival time                                                 22.66

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS2/register_reg_4_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.66
  --------------------------------------------------------------------------
  slack (MET)                                                       76.56


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/test_se (serializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/U43/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_TX/INS2/U44/Y (INVXLM)                0.50      22.66 r
  U_TOP_UART/U_UART_TX/INS2/register_reg_0_/SE (SDFFRQX2M)
                                                          0.00      22.66 r
  data arrival time                                                 22.66

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS2/register_reg_0_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.66
  --------------------------------------------------------------------------
  slack (MET)                                                       76.56


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/counter_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/test_se (serializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/U43/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_TX/INS2/U44/Y (INVXLM)                0.50      22.66 r
  U_TOP_UART/U_UART_TX/INS2/counter_reg_2_/SE (SDFFRQX2M)
                                                          0.00      22.66 r
  data arrival time                                                 22.66

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS2/counter_reg_2_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.66
  --------------------------------------------------------------------------
  slack (MET)                                                       76.56


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/counter_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/test_se (serializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/U43/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_TX/INS2/U44/Y (INVXLM)                0.50      22.66 r
  U_TOP_UART/U_UART_TX/INS2/counter_reg_1_/SE (SDFFRQX2M)
                                                          0.00      22.66 r
  data arrival time                                                 22.66

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS2/counter_reg_1_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.66
  --------------------------------------------------------------------------
  slack (MET)                                                       76.56


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/ser_Dn_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/test_se (serializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/U43/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_TX/INS2/U44/Y (INVXLM)                0.50      22.66 r
  U_TOP_UART/U_UART_TX/INS2/ser_Dn_reg/SE (SDFFRQX2M)     0.00      22.66 r
  data arrival time                                                 22.66

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS2/ser_Dn_reg/CK (SDFFRQX2M)     0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.66
  --------------------------------------------------------------------------
  slack (MET)                                                       76.56


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/counter_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/test_se (serializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS2/U43/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_TX/INS2/U44/Y (INVXLM)                0.50      22.66 r
  U_TOP_UART/U_UART_TX/INS2/counter_reg_0_/SE (SDFFRQX2M)
                                                          0.00      22.66 r
  data arrival time                                                 22.66

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS2/counter_reg_0_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.66
  --------------------------------------------------------------------------
  slack (MET)                                                       76.56


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT2/test_se (edge_bit_counter_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT2/U63/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_RX/DUT2/U64/Y (INVXLM)                0.40      22.56 r
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg_3_/SE (SDFFRQX2M)
                                                          0.00      22.56 r
  data arrival time                                                 22.56

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg_3_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.56
  --------------------------------------------------------------------------
  slack (MET)                                                       76.65


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT2/test_se (edge_bit_counter_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT2/U63/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_RX/DUT2/U64/Y (INVXLM)                0.40      22.56 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg_5_/SE (SDFFRQX2M)
                                                          0.00      22.56 r
  data arrival time                                                 22.56

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg_5_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.56
  --------------------------------------------------------------------------
  slack (MET)                                                       76.65


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT2/test_se (edge_bit_counter_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT2/U63/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_RX/DUT2/U64/Y (INVXLM)                0.40      22.56 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg_1_/SE (SDFFRQX2M)
                                                          0.00      22.56 r
  data arrival time                                                 22.56

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg_1_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.56
  --------------------------------------------------------------------------
  slack (MET)                                                       76.65


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT2/test_se (edge_bit_counter_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT2/U63/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_RX/DUT2/U64/Y (INVXLM)                0.40      22.56 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg_4_/SE (SDFFRQX2M)
                                                          0.00      22.56 r
  data arrival time                                                 22.56

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg_4_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.56
  --------------------------------------------------------------------------
  slack (MET)                                                       76.65


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT2/test_se (edge_bit_counter_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT2/U63/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_RX/DUT2/U64/Y (INVXLM)                0.40      22.56 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg_2_/SE (SDFFRQX2M)
                                                          0.00      22.56 r
  data arrival time                                                 22.56

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg_2_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.56
  --------------------------------------------------------------------------
  slack (MET)                                                       76.65


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT2/test_se (edge_bit_counter_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT2/U63/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_RX/DUT2/U64/Y (INVXLM)                0.40      22.56 r
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg_2_/SE (SDFFRQX2M)
                                                          0.00      22.56 r
  data arrival time                                                 22.56

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg_2_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.56
  --------------------------------------------------------------------------
  slack (MET)                                                       76.65


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT2/test_se (edge_bit_counter_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT2/U63/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_RX/DUT2/U64/Y (INVXLM)                0.40      22.56 r
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg_0_/SE (SDFFRQX2M)
                                                          0.00      22.56 r
  data arrival time                                                 22.56

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg_0_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.56
  --------------------------------------------------------------------------
  slack (MET)                                                       76.65


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT2/test_se (edge_bit_counter_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT2/U63/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_RX/DUT2/U64/Y (INVXLM)                0.40      22.56 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg_0_/SE (SDFFRQX2M)
                                                          0.00      22.56 r
  data arrival time                                                 22.56

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg_0_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.56
  --------------------------------------------------------------------------
  slack (MET)                                                       76.65


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT2/test_se (edge_bit_counter_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT2/U63/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_RX/DUT2/U64/Y (INVXLM)                0.40      22.56 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg_3_/SE (SDFFRQX2M)
                                                          0.00      22.56 r
  data arrival time                                                 22.56

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg_3_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.56
  --------------------------------------------------------------------------
  slack (MET)                                                       76.65


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT2/test_se (edge_bit_counter_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT2/U63/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_RX/DUT2/U64/Y (INVXLM)                0.40      22.56 r
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg_1_/SE (SDFFRQX2M)
                                                          0.00      22.56 r
  data arrival time                                                 22.56

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg_1_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.56
  --------------------------------------------------------------------------
  slack (MET)                                                       76.65


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/strt_chk_en_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT1/test_se (FSM_test_1)          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT1/U73/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_RX/DUT1/U74/Y (INVXLM)                0.40      22.56 r
  U_TOP_UART/U_UART_RX/DUT1/strt_chk_en_reg/SE (SDFFRQX2M)
                                                          0.00      22.56 r
  data arrival time                                                 22.56

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT1/strt_chk_en_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.56
  --------------------------------------------------------------------------
  slack (MET)                                                       76.65


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/par_chk_en_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT1/test_se (FSM_test_1)          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT1/U73/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_RX/DUT1/U74/Y (INVXLM)                0.40      22.56 r
  U_TOP_UART/U_UART_RX/DUT1/par_chk_en_reg/SE (SDFFRQX2M)
                                                          0.00      22.56 r
  data arrival time                                                 22.56

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT1/par_chk_en_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.56
  --------------------------------------------------------------------------
  slack (MET)                                                       76.65


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT1/test_se (FSM_test_1)          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT1/U73/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_RX/DUT1/U74/Y (INVXLM)                0.40      22.56 r
  U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg/SE (SDFFRQX2M)
                                                          0.00      22.56 r
  data arrival time                                                 22.56

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.56
  --------------------------------------------------------------------------
  slack (MET)                                                       76.65


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/sample_en_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT1/test_se (FSM_test_1)          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT1/U73/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_RX/DUT1/U74/Y (INVXLM)                0.40      22.56 r
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/SE (SDFFRQX2M)
                                                          0.00      22.56 r
  data arrival time                                                 22.56

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.56
  --------------------------------------------------------------------------
  slack (MET)                                                       76.65


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/deser_en_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT1/test_se (FSM_test_1)          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT1/U73/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_RX/DUT1/U74/Y (INVXLM)                0.40      22.56 r
  U_TOP_UART/U_UART_RX/DUT1/deser_en_reg/SE (SDFFRQX2M)
                                                          0.00      22.56 r
  data arrival time                                                 22.56

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT1/deser_en_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.56
  --------------------------------------------------------------------------
  slack (MET)                                                       76.65


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/count_en_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT1/test_se (FSM_test_1)          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT1/U73/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_RX/DUT1/U74/Y (INVXLM)                0.40      22.56 r
  U_TOP_UART/U_UART_RX/DUT1/count_en_reg/SE (SDFFRQX2M)
                                                          0.00      22.56 r
  data arrival time                                                 22.56

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT1/count_en_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.56
  --------------------------------------------------------------------------
  slack (MET)                                                       76.65


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/C_state_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT1/test_se (FSM_test_1)          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT1/U73/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_RX/DUT1/U74/Y (INVXLM)                0.40      22.56 r
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg_2_/SE (SDFFRQX2M)
                                                          0.00      22.56 r
  data arrival time                                                 22.56

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg_2_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.56
  --------------------------------------------------------------------------
  slack (MET)                                                       76.65


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/C_state_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT1/test_se (FSM_test_1)          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT1/U73/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_RX/DUT1/U74/Y (INVXLM)                0.40      22.56 r
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg_1_/SE (SDFFRQX2M)
                                                          0.00      22.56 r
  data arrival time                                                 22.56

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.56
  --------------------------------------------------------------------------
  slack (MET)                                                       76.65


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/C_state_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT1/test_se (FSM_test_1)          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT1/U73/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_RX/DUT1/U74/Y (INVXLM)                0.40      22.56 r
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg_0_/SE (SDFFRQX2M)
                                                          0.00      22.56 r
  data arrival time                                                 22.56

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.56
  --------------------------------------------------------------------------
  slack (MET)                                                       76.65


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/data_valid_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT1/test_se (FSM_test_1)          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT1/U73/Y (INVXLM)                0.09      22.16 f
  U_TOP_UART/U_UART_RX/DUT1/U74/Y (INVXLM)                0.40      22.56 r
  U_TOP_UART/U_UART_RX/DUT1/data_valid_reg/SE (SDFFRQX2M)
                                                          0.00      22.56 r
  data arrival time                                                 22.56

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT1/data_valid_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.56
  --------------------------------------------------------------------------
  slack (MET)                                                       76.65


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUt4/test_se (deserializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_7_/SE (SDFFSQX1M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_7_/CK (SDFFSQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.11


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUt4/test_se (deserializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_5_/SE (SDFFSQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_5_/CK (SDFFSQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.11


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUt4/test_se (deserializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_1_/SE (SDFFSQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_1_/CK (SDFFSQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.11


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUt4/test_se (deserializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_4_/SE (SDFFSQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_4_/CK (SDFFSQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.11


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUt4/test_se (deserializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_0_/SE (SDFFSQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_0_/CK (SDFFSQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.11


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUt4/test_se (deserializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_3_/SE (SDFFSQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_3_/CK (SDFFSQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.11


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUt4/test_se (deserializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_6_/SE (SDFFSQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_6_/CK (SDFFSQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.11


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUt4/test_se (deserializer_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_2_/SE (SDFFSQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg_2_/CK (SDFFSQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.11


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS0/test_se (TX_FSM_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS0/current_state_reg_1_/SE (SDFFRQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS0/current_state_reg_1_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.14


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS0/test_se (TX_FSM_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS0/current_state_reg_0_/SE (SDFFRQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS0/current_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.14


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS0/test_se (TX_FSM_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS0/current_state_reg_2_/SE (SDFFRQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS0/current_state_reg_2_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.14


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/par_bit_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS1/test_se (parity_calc_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS1/par_bit_reg/SE (SDFFRQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS1/par_bit_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.14


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS1/test_se (parity_calc_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg_5_/SE (SDFFRQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS1/Register_reg_5_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.14


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS1/test_se (parity_calc_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg_1_/SE (SDFFRQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS1/Register_reg_1_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.14


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS1/test_se (parity_calc_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg_4_/SE (SDFFRQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS1/Register_reg_4_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.14


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS1/test_se (parity_calc_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg_0_/SE (SDFFRQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS1/Register_reg_0_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.14


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS1/test_se (parity_calc_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg_6_/SE (SDFFRQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS1/Register_reg_6_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.14


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS1/test_se (parity_calc_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg_2_/SE (SDFFRQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS1/Register_reg_2_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.14


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS1/test_se (parity_calc_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg_7_/SE (SDFFRQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS1/Register_reg_7_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.14


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_TX/test_se (TOP_UART_TX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS1/test_se (parity_calc_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg_3_/SE (SDFFRQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_TX/INS1/Register_reg_3_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.14


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT3/register_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT3/test_se (data_sampling_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT3/register_reg_0_/SE (SDFFRQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT3/register_reg_0_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.14


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT3/register_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT3/test_se (data_sampling_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT3/register_reg_1_/SE (SDFFRQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT3/register_reg_1_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.14


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT3/register_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT3/test_se (data_sampling_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT3/register_reg_2_/SE (SDFFRQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT3/register_reg_2_/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.14


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT3/sample_bit_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U23/Y (INVXLM)                                          0.21      20.84 f
  U26/Y (INVXLM)                                          0.20      21.04 r
  U19/Y (INVXLM)                                          0.10      21.14 f
  U20/Y (INVXLM)                                          0.07      21.22 r
  U18/Y (DLY1X1M)                                         0.85      22.06 r
  U_TOP_UART/test_se (TOP_UART_WIDTH_REG8_test_1)         0.00      22.06 r
  U_TOP_UART/U_UART_RX/test_se (TOP_UART_RX_test_1)       0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT3/test_se (data_sampling_test_1)
                                                          0.00      22.06 r
  U_TOP_UART/U_UART_RX/DUT3/sample_bit_reg/SE (SDFFRQX2M)
                                                          0.00      22.06 r
  data arrival time                                                 22.06

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_TOP_UART/U_UART_RX/DUT3/sample_bit_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.06
  --------------------------------------------------------------------------
  slack (MET)                                                       77.14


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_0__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U379/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_0__0_/SE (SDFFSQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_0__0_/CK (SDFFSQX2M)              0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.44


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_1__1_/SE (SDFFSQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_1__1_/CK (SDFFSQX2M)              0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.44


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_3__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U379/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_3__5_/SE (SDFFSQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_3__5_/CK (SDFFSQX2M)              0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.44


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_2__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_2__7_/SE (SDFFSQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_2__7_/CK (SDFFSQX2M)              0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.44


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_0__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U376/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_0__2_/SE (SDFFSQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_0__2_/CK (SDFFSQX2M)              0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.44


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_2__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U377/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_2__0_/SE (SDFFSQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_2__0_/CK (SDFFSQX2M)              0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.44


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_9__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U379/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_9__5_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_9__5_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_9__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_9__4_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_9__4_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_9__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U379/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_9__1_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_9__1_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_9__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_9__0_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_9__0_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_5__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U379/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_5__5_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_5__5_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_5__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_5__4_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_5__4_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_5__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U379/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_5__1_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_5__1_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_5__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_5__0_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_5__0_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_7__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U379/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_7__5_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_7__5_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_7__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_7__4_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_7__4_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_7__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U379/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_7__1_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_7__1_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_7__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_7__0_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_7__0_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_10__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U379/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_10__1_/SE (SDFFRQX2M)             0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_10__1_/CK (SDFFRQX2M)             0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_10__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_10__0_/SE (SDFFRQX2M)             0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_10__0_/CK (SDFFRQX2M)             0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_6__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U379/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_6__5_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_6__5_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_6__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_6__4_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_6__4_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_6__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U379/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_6__1_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_6__1_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_6__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_6__0_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_6__0_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_8__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U379/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_8__5_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_8__5_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_8__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_8__4_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_8__4_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_8__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U379/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_8__1_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_8__1_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_8__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_8__0_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_8__0_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_4__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U379/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_4__5_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_4__5_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_4__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_4__4_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_4__4_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_4__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U379/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_4__1_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_4__1_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_4__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_4__0_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_4__0_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_0__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U379/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_0__7_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_0__7_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_0__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_0__6_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_0__6_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_0__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U379/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_0__3_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_0__3_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_0__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_0__1_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_0__1_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_1__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U379/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_1__4_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_1__4_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_1__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_1__2_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_1__2_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_3__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U379/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_3__4_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_3__4_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_3__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_3__6_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_3__6_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_2__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_2__4_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_2__4_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_2__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U379/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_2__6_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_2__6_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_2__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.64      20.64 r
  U_REG_File/test_se (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00      20.64 r
  U_REG_File/U378/Y (DLY1X1M)                             1.09      21.73 r
  U_REG_File/Memory_reg_2__5_/SE (SDFFRQX2M)              0.00      21.73 r
  data arrival time                                                 21.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_REG_File/Memory_reg_2__5_/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.73
  --------------------------------------------------------------------------
  slack (MET)                                                       77.47


1
