PPA Report for cascadable_divider.v (Module: cascadable_divider)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 11
FF Count: 11
IO Count: 4
Cell Count: 38

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 275.57 MHz
Reg-to-Reg Critical Path Delay: 3.047 ns

POWER METRICS:
-------------
Total Power Consumption: 0.626 W
