
---------- Begin Simulation Statistics ----------
final_tick                                27506954375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    405                       # Simulator instruction rate (inst/s)
host_mem_usage                                8682328                       # Number of bytes of host memory used
host_op_rate                                      417                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18050.12                       # Real time elapsed on the host
host_tick_rate                                1219170                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7318850                       # Number of instructions simulated
sim_ops                                       7521298                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022006                       # Number of seconds simulated
sim_ticks                                 22006165000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.501441                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   43584                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                55520                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                495                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5350                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             59085                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5448                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6610                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1162                       # Number of indirect misses.
system.cpu.branchPred.lookups                   99261                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14977                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1004                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      605253                       # Number of instructions committed
system.cpu.committedOps                        642206                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.361518                       # CPI: cycles per instruction
system.cpu.discardedOps                         13939                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             443431                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             94321                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            45097                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          700676                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.423456                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      379                       # number of quiesce instructions executed
system.cpu.numCycles                          1429316                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       379                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  479794     74.71%     74.71% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1211      0.19%     74.90% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::MemRead                  97442     15.17%     90.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 63759      9.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   642206                       # Class of committed instruction
system.cpu.quiesceCycles                     33780548                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          728640                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          478                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1247                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              131010                       # Transaction distribution
system.membus.trans_dist::ReadResp             131632                       # Transaction distribution
system.membus.trans_dist::WriteReq              66402                       # Transaction distribution
system.membus.trans_dist::WriteResp             66402                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          207                       # Transaction distribution
system.membus.trans_dist::CleanEvict              259                       # Transaction distribution
system.membus.trans_dist::ReadExReq               152                       # Transaction distribution
system.membus.trans_dist::ReadExResp              152                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            330                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           292                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       386654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       386654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 396838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        21120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        21120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        40064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        53801                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12372328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12372328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12447249                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            198410                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000171                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013089                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  198376     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      34      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              198410                       # Request fanout histogram
system.membus.reqLayer6.occupancy           493337730                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8264875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              763968                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1594750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7006490                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          795447333                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1662000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2978075                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       744519                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3722593                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       744519                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2978075                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3722593                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3722593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3722593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7445186                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       198144                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       198144                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       337194                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       337194                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          490                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6558                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       131184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       815106                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       901122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1070676                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          770                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8913                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1312092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2098524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13041668                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14417924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     17034297                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1687669250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.7                       # Network utilization (%)
system.acctest.local_bus.numRequests          1181341                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          814                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.04                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1427408325                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    933162000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8934224                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14890373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4467112                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5956149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34247857                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5956149                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4467112                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10423261                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8934224                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14890373                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10423261                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10423261                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44671118                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4467112                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10423261                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14890373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4467112                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1535933                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6003045                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4467112                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14890373                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1535933                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20893418                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       130607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       130607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        62720                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        62720                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       364546                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       386654                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       525660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11665412                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12372328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       233626                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       233626    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       233626                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    531539480                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    715731000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2005720124                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     14890373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47649193                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2068259690                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44671118                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44733464                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89404583                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2050391243                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     59623837                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47649193                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2157664273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3538944                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20643844                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9502724                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18677764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       110592                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4243457                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       296961                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2590721                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     26802671                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    747496895                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    160816026                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2978075                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    938093666                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    416930437                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    431820992                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    848751429                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     26802671                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1164427332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    592637018                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2978075                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1786845095                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        21120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        22720                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        21120                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        21120                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          330                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          355                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       959731                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72707                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1032438                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       959731                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       959731                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       959731                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72707                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1032438                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       197980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8126468                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8385064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3538944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4027328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       126977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              131026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          207                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        55296                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62927                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8996570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    369281426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1535933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1218568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             381032497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         602013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     14890373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    160816026                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5956149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       744519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183009080                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         602013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     23886943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    530097452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5956149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       744519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1535933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1218568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            564041577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    182123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006380057500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          312                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          312                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              240076                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66832                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      131026                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62927                       # Number of write requests accepted
system.mem_ctrls.readBursts                    131026                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62927                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    155                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3925                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4545946860                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  654355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7981310610                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34736.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60986.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       217                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121813                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   58512                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                131023                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62927                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  112141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    631                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    919.312829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   823.173161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.273053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          472      3.50%      3.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          403      2.99%      6.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          194      1.44%      7.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          167      1.24%      9.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          496      3.68%     12.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          156      1.16%     13.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          162      1.20%     15.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          280      2.08%     17.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11163     82.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13493                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     419.490385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1122.802946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           256     82.05%     82.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      1.28%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           21      6.73%     90.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.32%     90.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.32%     90.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.64%     91.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.96%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      2.24%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            9      2.88%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.64%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.32%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            5      1.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           312                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     201.721154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     45.578375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    377.209882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            230     73.72%     73.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            12      3.85%     77.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      1.60%     79.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.64%     79.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      1.28%     81.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.96%     82.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.32%     82.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.32%     82.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.32%     83.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.28%     84.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           49     15.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           312                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8375744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4027968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8385064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4027328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       380.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    381.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22006225625                       # Total gap between requests
system.mem_ctrls.avgGap                     113461.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       197980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8116868                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14848                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3537984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8996569.824864985421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 368845184.974301517010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1535933.225984627381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1204026.235375405056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 674720.015959164128                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 14890372.765995346010                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 160772401.733786851168                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5956149.106398138218                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 744518.638299767277                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       126977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          207                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        55296                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    288188340                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7629157720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     44384895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     19579655                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12219720430                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  33513389975                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 331099482615                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3792594630                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21146226500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     92963.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     60082.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     83745.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46729.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  59032465.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6545583.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5987765.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1851852.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82602447.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         6662224.350000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4649055.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           238081650                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       87488931.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210681015.299983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     94243406.174986                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     351199729.800003                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       993006012.975023                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         45.123992                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18394393035                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1190490000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2424931340                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 758                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           379                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     55707119.063325                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    253920230.837663                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          379    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       295500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545306625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             379                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6393956250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21112998125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       198622                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           198622                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       198622                       # number of overall hits
system.cpu.icache.overall_hits::total          198622                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          330                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            330                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          330                       # number of overall misses
system.cpu.icache.overall_misses::total           330                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14341875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14341875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14341875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14341875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       198952                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       198952                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       198952                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       198952                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001659                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001659                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001659                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001659                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43460.227273                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43460.227273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43460.227273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43460.227273                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          330                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          330                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          330                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          330                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13825250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13825250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13825250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13825250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001659                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001659                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001659                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001659                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41894.696970                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41894.696970                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41894.696970                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41894.696970                       # average overall mshr miss latency
system.cpu.icache.replacements                    135                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       198622                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          198622                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          330                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           330                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14341875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14341875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       198952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       198952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001659                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001659                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43460.227273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43460.227273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          330                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          330                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13825250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13825250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001659                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001659                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41894.696970                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41894.696970                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           453.930059                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              528422                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               135                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3914.237037                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   453.930059                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.886582                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.886582                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            398234                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           398234                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       158058                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           158058                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       158058                       # number of overall hits
system.cpu.dcache.overall_hits::total          158058                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          574                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            574                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          574                       # number of overall misses
system.cpu.dcache.overall_misses::total           574                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     45979750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     45979750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     45979750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     45979750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       158632                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       158632                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       158632                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       158632                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003618                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003618                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003618                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003618                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80104.094077                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80104.094077                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80104.094077                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80104.094077                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.dcache.writebacks::total               207                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          130                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     34247750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     34247750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     34247750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     34247750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8770000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8770000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002799                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002799                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77134.572072                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77134.572072                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77134.572072                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77134.572072                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2146.878825                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2146.878825                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    331                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        98680                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           98680                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          292                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           292                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22173125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22173125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        98972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        98972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002950                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002950                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75935.359589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75935.359589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          292                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          292                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          403                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          403                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21718375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21718375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8770000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8770000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002950                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002950                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74377.996575                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74377.996575                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21761.786600                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21761.786600                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        59378                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59378                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          282                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          282                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23806625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23806625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        59660                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        59660                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84420.656028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84420.656028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          130                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          152                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12529375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12529375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002548                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82430.098684                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82430.098684                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           494.614571                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              140192                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               331                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            423.540785                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   494.614571                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.966044                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.966044                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            634972                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           634972                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27506954375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27507040000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    405                       # Simulator instruction rate (inst/s)
host_mem_usage                                8682328                       # Number of bytes of host memory used
host_op_rate                                      417                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18050.22                       # Real time elapsed on the host
host_tick_rate                                1219168                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7318859                       # Number of instructions simulated
sim_ops                                       7521313                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022006                       # Number of seconds simulated
sim_ticks                                 22006250625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.499388                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   43586                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                55524                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                496                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5352                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             59085                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5448                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6610                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1162                       # Number of indirect misses.
system.cpu.branchPred.lookups                   99267                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14979                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1004                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      605262                       # Number of instructions committed
system.cpu.committedOps                        642221                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.361709                       # CPI: cycles per instruction
system.cpu.discardedOps                         13946                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             443448                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             94321                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            45100                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          700769                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.423422                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      379                       # number of quiesce instructions executed
system.cpu.numCycles                          1429453                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       379                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  479802     74.71%     74.71% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1211      0.19%     74.90% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.90% # Class of committed instruction
system.cpu.op_class_0::MemRead                  97448     15.17%     90.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 63759      9.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   642221                       # Class of committed instruction
system.cpu.quiesceCycles                     33780548                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          728684                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1249                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              131010                       # Transaction distribution
system.membus.trans_dist::ReadResp             131633                       # Transaction distribution
system.membus.trans_dist::WriteReq              66402                       # Transaction distribution
system.membus.trans_dist::WriteResp             66402                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          208                       # Transaction distribution
system.membus.trans_dist::CleanEvict              259                       # Transaction distribution
system.membus.trans_dist::ReadExReq               152                       # Transaction distribution
system.membus.trans_dist::ReadExResp              152                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            330                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           293                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       386654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       386654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 396841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        21120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        21120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        40192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        53929                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12372328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12372328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12447377                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            198411                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000171                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013089                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  198377     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      34      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              198411                       # Request fanout histogram
system.membus.reqLayer6.occupancy           493344980                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8264875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              763968                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1594750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7012240                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          795447333                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1662000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2978063                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       744516                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3722579                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       744516                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2978063                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3722579                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3722579                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3722579                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7445157                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       198144                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       198144                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       337194                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       337194                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          490                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6558                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       131184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       815106                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       901122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1070676                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          770                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8913                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1312092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2098524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13041668                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14417924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     17034297                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1687669250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.7                       # Network utilization (%)
system.acctest.local_bus.numRequests          1181341                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          814                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.04                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1427408325                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    933162000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8934189                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14890315                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4467094                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5956126                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34247724                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5956126                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4467094                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10423220                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8934189                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14890315                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10423220                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10423220                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44670944                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4467094                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10423220                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14890315                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4467094                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1535927                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6003022                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4467094                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14890315                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1535927                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20893337                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       130607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       130607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        62720                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        62720                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       364546                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       386654                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       525660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11665412                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12372328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       233626                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       233626    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       233626                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    531539480                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    715731000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2005712320                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     14890315                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47649007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2068251642                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44670944                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44733290                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89404235                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2050383265                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     59623605                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47649007                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2157655877                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3538944                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20643844                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9502724                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18677764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       110592                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4243457                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       296961                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2590721                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     26802567                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    747493986                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    160815400                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2978063                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    938090016                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    416928815                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    431819312                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    848748127                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     26802567                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1164422801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    592634712                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2978063                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1786838143                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        21120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        22720                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        21120                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        21120                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          330                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          355                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       959727                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72707                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1032434                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       959727                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       959727                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       959727                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72707                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1032434                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       197980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8126468                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8385128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3538944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4027392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       126977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              131027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          208                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        55296                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62928                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8996535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    369279990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1535927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1221471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             381033923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         604919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     14890315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    160815400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5956126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       744516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183011276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         604919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     23886850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    530095390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5956126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       744516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1535927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1221471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            564045198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    182123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006380057500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          312                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          312                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              240079                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66832                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      131027                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62928                       # Number of write requests accepted
system.mem_ctrls.readBursts                    131027                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62928                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    155                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3925                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4545946860                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  654360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7981336860                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34735.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60985.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       217                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121814                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   58512                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                131024                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62928                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  112141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    631                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    919.312829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   823.173161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.273053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          472      3.50%      3.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          403      2.99%      6.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          194      1.44%      7.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          167      1.24%      9.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          496      3.68%     12.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          156      1.16%     13.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          162      1.20%     15.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          280      2.08%     17.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11163     82.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13493                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     419.490385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1122.802946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           256     82.05%     82.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      1.28%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           21      6.73%     90.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.32%     90.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.32%     90.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.64%     91.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.96%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      2.24%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            9      2.88%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.64%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.32%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            5      1.60%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           312                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     201.721154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     45.578375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    377.209882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            230     73.72%     73.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            12      3.85%     77.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      1.60%     79.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.64%     79.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      1.28%     81.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.96%     82.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.32%     82.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.32%     82.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.32%     83.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      1.28%     84.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           49     15.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           312                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8375808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4027968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8385128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4027392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       380.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    381.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22006481250                       # Total gap between requests
system.mem_ctrls.avgGap                     113461.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       197980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8116868                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14848                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3537984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8996534.819751922041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 368843749.819831013680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1535927.249760657316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1206929.815196540207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 674717.390664089937                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 14890314.828448882326                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 160771776.178023964167                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5956125.931379552931                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 744515.741422444116                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       126977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          420                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          208                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        55296                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    288188340                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7629157720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     44384895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     19605905                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12219720430                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  33513389975                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 331099482615                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3792594630                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21146226500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     92963.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     60082.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     83745.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46680.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  58748655.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6545583.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5987765.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1851852.85                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82602447.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         6662224.350000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4649055.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        238083468.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       87488931.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210681015.299983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     94245703.724986                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     351199729.800003                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       993010129.275023                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         45.124003                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18394393035                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1190490000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2425016965                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 758                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           379                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     55707119.063325                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    253920230.837663                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          379    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       295500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545306625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             379                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6394041875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21112998125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       198634                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           198634                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       198634                       # number of overall hits
system.cpu.icache.overall_hits::total          198634                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          330                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            330                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          330                       # number of overall misses
system.cpu.icache.overall_misses::total           330                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14341875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14341875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14341875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14341875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       198964                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       198964                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       198964                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       198964                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001659                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001659                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001659                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001659                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43460.227273                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43460.227273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43460.227273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43460.227273                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          330                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          330                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          330                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          330                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13825250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13825250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13825250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13825250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001659                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001659                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001659                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001659                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41894.696970                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41894.696970                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41894.696970                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41894.696970                       # average overall mshr miss latency
system.cpu.icache.replacements                    135                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       198634                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          198634                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          330                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           330                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14341875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14341875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       198964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       198964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001659                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001659                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43460.227273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43460.227273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          330                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          330                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13825250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13825250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001659                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001659                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41894.696970                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41894.696970                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           453.930071                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2185897                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               592                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3692.393581                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   453.930071                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.886582                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.886582                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            398258                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           398258                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       158062                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           158062                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       158062                       # number of overall hits
system.cpu.dcache.overall_hits::total          158062                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          575                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            575                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          575                       # number of overall misses
system.cpu.dcache.overall_misses::total           575                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     46039750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     46039750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     46039750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     46039750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       158637                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       158637                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       158637                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       158637                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003625                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003625                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003625                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003625                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80069.130435                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80069.130435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80069.130435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80069.130435                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          208                       # number of writebacks
system.cpu.dcache.writebacks::total               208                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          130                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          445                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          445                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          445                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          445                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     34306500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     34306500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     34306500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     34306500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8770000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8770000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002805                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002805                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002805                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002805                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77093.258427                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77093.258427                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77093.258427                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77093.258427                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2146.878825                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2146.878825                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    332                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        98684                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           98684                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22233125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22233125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        98977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        98977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002960                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002960                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75880.972696                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75880.972696                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          293                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          293                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          403                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          403                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21777125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21777125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8770000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8770000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002960                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002960                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74324.658703                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74324.658703                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21761.786600                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21761.786600                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        59378                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59378                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          282                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          282                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23806625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23806625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        59660                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        59660                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84420.656028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84420.656028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          130                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          152                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12529375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12529375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002548                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82430.098684                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82430.098684                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           494.614599                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              293372                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               834                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            351.764988                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   494.614599                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.966044                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.966044                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            634993                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           634993                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27507040000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
