|Number_Clock
HH[0] <= hour:inst2.HH[0]
HH[1] <= hour:inst2.HH[1]
HH[2] <= hour:inst2.HH[2]
HH[3] <= hour:inst2.HH[3]
CLK => second:inst.clk
reset => second:inst.reset
reset => minute:inst1.reset
reset => hour:inst2.reset
start => second:inst.start
start => minute:inst1.start
start => hour:inst2.start
HL[0] <= hour:inst2.HL[0]
HL[1] <= hour:inst2.HL[1]
HL[2] <= hour:inst2.HL[2]
HL[3] <= hour:inst2.HL[3]
MH[0] <= minute:inst1.MH[0]
MH[1] <= minute:inst1.MH[1]
MH[2] <= minute:inst1.MH[2]
MH[3] <= minute:inst1.MH[3]
ML[0] <= minute:inst1.ML[0]
ML[1] <= minute:inst1.ML[1]
ML[2] <= minute:inst1.ML[2]
ML[3] <= minute:inst1.ML[3]
SH[0] <= second:inst.SH[0]
SH[1] <= second:inst.SH[1]
SH[2] <= second:inst.SH[2]
SH[3] <= second:inst.SH[3]
SL[0] <= second:inst.SL[0]
SL[1] <= second:inst.SL[1]
SL[2] <= second:inst.SL[2]
SL[3] <= second:inst.SL[3]


|Number_Clock|hour:inst2
clk => HL[3]~reg0.CLK
clk => HL[2]~reg0.CLK
clk => HL[1]~reg0.CLK
clk => HL[0]~reg0.CLK
clk => HH[3]~reg0.CLK
clk => HH[2]~reg0.CLK
clk => HH[1]~reg0.CLK
clk => HH[0]~reg0.CLK
clk => cnt[7].CLK
clk => cnt[6].CLK
clk => cnt[5].CLK
clk => cnt[4].CLK
clk => cnt[3].CLK
clk => cnt[2].CLK
clk => cnt[1].CLK
clk => cnt[0].CLK
reset => HL[3]~reg0.ACLR
reset => HL[2]~reg0.ACLR
reset => HL[1]~reg0.ACLR
reset => HL[0]~reg0.ACLR
reset => HH[3]~reg0.ACLR
reset => HH[2]~reg0.ACLR
reset => HH[1]~reg0.ACLR
reset => HH[0]~reg0.ACLR
reset => cnt[7].ACLR
reset => cnt[6].ACLR
reset => cnt[5].ACLR
reset => cnt[4].ACLR
reset => cnt[3].ACLR
reset => cnt[2].ACLR
reset => cnt[1].ACLR
reset => cnt[0].ACLR
start => cnt[0].ENA
start => HL[3]~reg0.ENA
start => HL[2]~reg0.ENA
start => HL[1]~reg0.ENA
start => HL[0]~reg0.ENA
start => HH[3]~reg0.ENA
start => HH[2]~reg0.ENA
start => HH[1]~reg0.ENA
start => HH[0]~reg0.ENA
start => cnt[7].ENA
start => cnt[6].ENA
start => cnt[5].ENA
start => cnt[4].ENA
start => cnt[3].ENA
start => cnt[2].ENA
start => cnt[1].ENA
HL[0] <= HL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HL[1] <= HL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HL[2] <= HL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HL[3] <= HL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HH[0] <= HH[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HH[1] <= HH[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HH[2] <= HH[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HH[3] <= HH[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Number_Clock|minute:inst1
clk => ML[3]~reg0.CLK
clk => ML[2]~reg0.CLK
clk => ML[1]~reg0.CLK
clk => ML[0]~reg0.CLK
clk => MH[3]~reg0.CLK
clk => MH[2]~reg0.CLK
clk => MH[1]~reg0.CLK
clk => MH[0]~reg0.CLK
clk => cnt[7].CLK
clk => cnt[6].CLK
clk => cnt[5].CLK
clk => cnt[4].CLK
clk => cnt[3].CLK
clk => cnt[2].CLK
clk => cnt[1].CLK
clk => cnt[0].CLK
clk => co~reg0.CLK
reset => ML[3]~reg0.ACLR
reset => ML[2]~reg0.ACLR
reset => ML[1]~reg0.ACLR
reset => ML[0]~reg0.ACLR
reset => MH[3]~reg0.ACLR
reset => MH[2]~reg0.ACLR
reset => MH[1]~reg0.ACLR
reset => MH[0]~reg0.ACLR
reset => cnt[7].ACLR
reset => cnt[6].ACLR
reset => cnt[5].ACLR
reset => cnt[4].ACLR
reset => cnt[3].ACLR
reset => cnt[2].ACLR
reset => cnt[1].ACLR
reset => cnt[0].ACLR
reset => co~reg0.ENA
ML[0] <= ML[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ML[1] <= ML[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ML[2] <= ML[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ML[3] <= ML[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MH[0] <= MH[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MH[1] <= MH[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MH[2] <= MH[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MH[3] <= MH[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
co <= co~reg0.DB_MAX_OUTPUT_PORT_TYPE
start => co~0.OUTPUTSELECT
start => ML[3]~reg0.ENA
start => ML[2]~reg0.ENA
start => ML[1]~reg0.ENA
start => ML[0]~reg0.ENA
start => MH[3]~reg0.ENA
start => MH[2]~reg0.ENA
start => MH[1]~reg0.ENA
start => MH[0]~reg0.ENA
start => cnt[7].ENA
start => cnt[6].ENA
start => cnt[5].ENA
start => cnt[4].ENA
start => cnt[3].ENA
start => cnt[2].ENA
start => cnt[1].ENA
start => cnt[0].ENA


|Number_Clock|second:inst
clk => SL[3]~reg0.CLK
clk => SL[2]~reg0.CLK
clk => SL[1]~reg0.CLK
clk => SL[0]~reg0.CLK
clk => SH[3]~reg0.CLK
clk => SH[2]~reg0.CLK
clk => SH[1]~reg0.CLK
clk => SH[0]~reg0.CLK
clk => co~reg0.CLK
reset => SL[3]~reg0.ACLR
reset => SL[2]~reg0.ACLR
reset => SL[1]~reg0.ACLR
reset => SL[0]~reg0.ACLR
reset => SH[3]~reg0.ACLR
reset => SH[2]~reg0.ACLR
reset => SH[1]~reg0.ACLR
reset => SH[0]~reg0.ACLR
reset => co~reg0.ENA
SL[0] <= SL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SL[1] <= SL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SL[2] <= SL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SL[3] <= SL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SH[0] <= SH[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SH[1] <= SH[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SH[2] <= SH[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SH[3] <= SH[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
co <= co~reg0.DB_MAX_OUTPUT_PORT_TYPE
start => co~1.OUTPUTSELECT
start => cnt~2.OUTPUTSELECT
start => cnt~1.OUTPUTSELECT
start => SL[3]~reg0.ENA
start => SL[2]~reg0.ENA
start => SL[1]~reg0.ENA
start => SL[0]~reg0.ENA
start => SH[3]~reg0.ENA
start => SH[2]~reg0.ENA
start => SH[1]~reg0.ENA
start => SH[0]~reg0.ENA


