// Seed: 1719214559
module module_0;
  id_1(
      1 && id_2, 1
  );
  reg id_3;
  reg id_4;
  always id_4 = #1 1;
  assign module_1.type_3 = 0;
  assign id_4 = id_3;
  wire id_5;
endmodule
module module_1 ();
  tri0 id_1 = 1;
  tri0 id_2 = id_2;
  assign id_1 = 1;
  module_0 modCall_1 ();
  always @(posedge id_2) $display((id_1 - 1'b0) - 1, id_2);
  assign id_2 = 1 + id_1;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  wire id_3;
endmodule
