
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:08 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_9856:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xe83ffff; valaddr_reg:x3; val_offset:29568*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29568*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9857:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xe87ffff; valaddr_reg:x3; val_offset:29571*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29571*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9858:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xe8fffff; valaddr_reg:x3; val_offset:29574*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29574*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9859:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xe9fffff; valaddr_reg:x3; val_offset:29577*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29577*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9860:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xebfffff; valaddr_reg:x3; val_offset:29580*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29580*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9861:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xec00000; valaddr_reg:x3; val_offset:29583*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29583*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9862:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xee00000; valaddr_reg:x3; val_offset:29586*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29586*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9863:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xef00000; valaddr_reg:x3; val_offset:29589*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29589*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9864:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xef80000; valaddr_reg:x3; val_offset:29592*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29592*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9865:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xefc0000; valaddr_reg:x3; val_offset:29595*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29595*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9866:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xefe0000; valaddr_reg:x3; val_offset:29598*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29598*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9867:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xeff0000; valaddr_reg:x3; val_offset:29601*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29601*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9868:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xeff8000; valaddr_reg:x3; val_offset:29604*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29604*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9869:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xeffc000; valaddr_reg:x3; val_offset:29607*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29607*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9870:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xeffe000; valaddr_reg:x3; val_offset:29610*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29610*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9871:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xefff000; valaddr_reg:x3; val_offset:29613*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29613*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9872:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xefff800; valaddr_reg:x3; val_offset:29616*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29616*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9873:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xefffc00; valaddr_reg:x3; val_offset:29619*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29619*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9874:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xefffe00; valaddr_reg:x3; val_offset:29622*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29622*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9875:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xeffff00; valaddr_reg:x3; val_offset:29625*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29625*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9876:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xeffff80; valaddr_reg:x3; val_offset:29628*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29628*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9877:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xeffffc0; valaddr_reg:x3; val_offset:29631*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29631*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9878:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xeffffe0; valaddr_reg:x3; val_offset:29634*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29634*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9879:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xefffff0; valaddr_reg:x3; val_offset:29637*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29637*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9880:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xefffff8; valaddr_reg:x3; val_offset:29640*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29640*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9881:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xefffffc; valaddr_reg:x3; val_offset:29643*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29643*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9882:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xefffffe; valaddr_reg:x3; val_offset:29646*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29646*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9883:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4de559 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4de559; op2val:0x0;
op3val:0xeffffff; valaddr_reg:x3; val_offset:29649*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29649*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9884:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe800000; valaddr_reg:x3; val_offset:29652*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29652*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9885:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe800001; valaddr_reg:x3; val_offset:29655*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29655*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9886:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe800003; valaddr_reg:x3; val_offset:29658*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29658*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9887:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe800007; valaddr_reg:x3; val_offset:29661*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29661*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9888:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe80000f; valaddr_reg:x3; val_offset:29664*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29664*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9889:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe80001f; valaddr_reg:x3; val_offset:29667*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29667*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9890:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe80003f; valaddr_reg:x3; val_offset:29670*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29670*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9891:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe80007f; valaddr_reg:x3; val_offset:29673*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29673*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9892:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe8000ff; valaddr_reg:x3; val_offset:29676*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29676*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9893:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe8001ff; valaddr_reg:x3; val_offset:29679*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29679*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9894:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe8003ff; valaddr_reg:x3; val_offset:29682*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29682*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9895:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe8007ff; valaddr_reg:x3; val_offset:29685*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29685*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9896:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe800fff; valaddr_reg:x3; val_offset:29688*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29688*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9897:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe801fff; valaddr_reg:x3; val_offset:29691*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29691*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9898:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe803fff; valaddr_reg:x3; val_offset:29694*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29694*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9899:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe807fff; valaddr_reg:x3; val_offset:29697*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29697*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9900:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe80ffff; valaddr_reg:x3; val_offset:29700*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29700*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9901:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe81ffff; valaddr_reg:x3; val_offset:29703*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29703*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9902:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe83ffff; valaddr_reg:x3; val_offset:29706*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29706*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9903:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe87ffff; valaddr_reg:x3; val_offset:29709*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29709*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9904:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe8fffff; valaddr_reg:x3; val_offset:29712*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29712*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9905:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbe9fffff; valaddr_reg:x3; val_offset:29715*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29715*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9906:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbebfffff; valaddr_reg:x3; val_offset:29718*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29718*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9907:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbec00000; valaddr_reg:x3; val_offset:29721*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29721*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9908:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbee00000; valaddr_reg:x3; val_offset:29724*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29724*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9909:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbef00000; valaddr_reg:x3; val_offset:29727*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29727*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9910:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbef80000; valaddr_reg:x3; val_offset:29730*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29730*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9911:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbefc0000; valaddr_reg:x3; val_offset:29733*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29733*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9912:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbefe0000; valaddr_reg:x3; val_offset:29736*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29736*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9913:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbeff0000; valaddr_reg:x3; val_offset:29739*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29739*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9914:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbeff8000; valaddr_reg:x3; val_offset:29742*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29742*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9915:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbeffc000; valaddr_reg:x3; val_offset:29745*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29745*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9916:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbeffe000; valaddr_reg:x3; val_offset:29748*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29748*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9917:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbefff000; valaddr_reg:x3; val_offset:29751*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29751*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9918:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbefff800; valaddr_reg:x3; val_offset:29754*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29754*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9919:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbefffc00; valaddr_reg:x3; val_offset:29757*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29757*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9920:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbefffe00; valaddr_reg:x3; val_offset:29760*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29760*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9921:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbeffff00; valaddr_reg:x3; val_offset:29763*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29763*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9922:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbeffff80; valaddr_reg:x3; val_offset:29766*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29766*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9923:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbeffffc0; valaddr_reg:x3; val_offset:29769*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29769*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9924:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbeffffe0; valaddr_reg:x3; val_offset:29772*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29772*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9925:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbefffff0; valaddr_reg:x3; val_offset:29775*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29775*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9926:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbefffff8; valaddr_reg:x3; val_offset:29778*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29778*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9927:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbefffffc; valaddr_reg:x3; val_offset:29781*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29781*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9928:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbefffffe; valaddr_reg:x3; val_offset:29784*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29784*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9929:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7d and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbeffffff; valaddr_reg:x3; val_offset:29787*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29787*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9930:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbf800001; valaddr_reg:x3; val_offset:29790*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29790*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9931:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbf800003; valaddr_reg:x3; val_offset:29793*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29793*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9932:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbf800007; valaddr_reg:x3; val_offset:29796*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29796*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9933:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbf999999; valaddr_reg:x3; val_offset:29799*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29799*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9934:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:29802*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29802*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9935:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:29805*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29805*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9936:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:29808*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29808*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9937:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:29811*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29811*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9938:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:29814*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29814*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9939:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:29817*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29817*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9940:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:29820*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29820*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9941:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:29823*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29823*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9942:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:29826*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29826*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9943:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:29829*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29829*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9944:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:29832*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29832*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9945:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4e462d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1edb48 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4e462d; op2val:0x809edb48;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:29835*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29835*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9946:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:29838*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29838*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9947:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:29841*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29841*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9948:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:29844*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29844*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9949:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:29847*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29847*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9950:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:29850*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29850*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9951:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:29853*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29853*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9952:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:29856*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29856*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9953:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:29859*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29859*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9954:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:29862*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29862*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9955:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:29865*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29865*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9956:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:29868*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29868*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9957:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:29871*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29871*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9958:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:29874*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29874*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9959:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:29877*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29877*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9960:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:29880*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29880*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9961:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:29883*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29883*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9962:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc000000; valaddr_reg:x3; val_offset:29886*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29886*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9963:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc000001; valaddr_reg:x3; val_offset:29889*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29889*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9964:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc000003; valaddr_reg:x3; val_offset:29892*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29892*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9965:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc000007; valaddr_reg:x3; val_offset:29895*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29895*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9966:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc00000f; valaddr_reg:x3; val_offset:29898*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29898*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9967:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc00001f; valaddr_reg:x3; val_offset:29901*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29901*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9968:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc00003f; valaddr_reg:x3; val_offset:29904*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29904*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9969:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc00007f; valaddr_reg:x3; val_offset:29907*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29907*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9970:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc0000ff; valaddr_reg:x3; val_offset:29910*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29910*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9971:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc0001ff; valaddr_reg:x3; val_offset:29913*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29913*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9972:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc0003ff; valaddr_reg:x3; val_offset:29916*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29916*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9973:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc0007ff; valaddr_reg:x3; val_offset:29919*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29919*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9974:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc000fff; valaddr_reg:x3; val_offset:29922*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29922*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9975:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc001fff; valaddr_reg:x3; val_offset:29925*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29925*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9976:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc003fff; valaddr_reg:x3; val_offset:29928*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29928*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9977:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc007fff; valaddr_reg:x3; val_offset:29931*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29931*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9978:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc00ffff; valaddr_reg:x3; val_offset:29934*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29934*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9979:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc01ffff; valaddr_reg:x3; val_offset:29937*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29937*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9980:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc03ffff; valaddr_reg:x3; val_offset:29940*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29940*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9981:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc07ffff; valaddr_reg:x3; val_offset:29943*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29943*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9982:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc0fffff; valaddr_reg:x3; val_offset:29946*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29946*0 + 3*77*FLEN/8, x4, x1, x2)

inst_9983:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4eec6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4eec6b; op2val:0x0;
op3val:0xc1fffff; valaddr_reg:x3; val_offset:29949*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29949*0 + 3*77*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243531775,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243793919,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(244318207,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(245366783,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(247463935,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(247463936,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(249561088,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(250609664,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251133952,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251396096,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251527168,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251592704,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251625472,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251641856,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251650048,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251654144,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251656192,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251657216,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251657728,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251657984,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658112,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658176,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658208,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658224,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658232,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658236,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658238,32,FLEN)
NAN_BOXED(2119034201,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658239,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3196059648,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3196059649,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3196059651,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3196059655,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3196059663,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3196059679,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3196059711,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3196059775,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3196059903,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3196060159,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3196060671,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3196061695,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3196063743,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3196067839,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3196076031,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3196092415,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3196125183,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3196190719,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3196321791,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3196583935,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3197108223,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3198156799,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3200253951,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3200253952,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3202351104,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3203399680,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3203923968,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3204186112,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3204317184,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3204382720,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3204415488,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3204431872,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3204440064,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3204444160,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3204446208,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3204447232,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3204447744,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3204448000,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3204448128,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3204448192,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3204448224,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3204448240,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3204448248,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3204448252,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3204448254,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3204448255,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2119058989,32,FLEN)
NAN_BOXED(2157894472,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326592,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326593,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326595,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326599,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326607,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326623,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326655,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326719,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326847,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201327103,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201327615,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201328639,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201330687,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201334783,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201342975,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201359359,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201392127,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201457663,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201588735,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201850879,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(202375167,32,FLEN)
NAN_BOXED(2119101547,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(203423743,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
