#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Sep 30 00:04:41 2024
# Process ID: 29680
# Current directory: E:/SoC/02_SimLab02/SimLab02
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1224 E:\SoC\02_SimLab02\SimLab02\SimLab02.xpr
# Log file: E:/SoC/02_SimLab02/SimLab02/vivado.log
# Journal file: E:/SoC/02_SimLab02/SimLab02\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/SoC/02_SimLab02/SimLab02/SimLab02.xpr
INFO: [Project 1-313] Project file moved from 'E:/SoC/02_SimLab02/SimLab02/SimLab02' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
set_property top tb_ConstReg [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ConstReg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ConstReg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sources_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sim_1/new/tb_ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
"xelab -wto 97dd5797182b4b219e19dd788edd8c18 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ConstReg_behav xil_defaultlib.tb_ConstReg xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97dd5797182b4b219e19dd788edd8c18 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ConstReg_behav xil_defaultlib.tb_ConstReg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConstReg
Compiling module xil_defaultlib.tb_ConstReg
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ConstReg_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim/xsim.dir/tb_ConstReg_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 30 00:12:00 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ConstReg_behav -key {Behavioral:sim_1:Functional:tb_ConstReg} -tclbatch {tb_ConstReg.tcl} -view {E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sim_1/imports/SimLab01/tb_CombinedIP_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sim_1/imports/SimLab01/tb_CombinedIP_behav.wcfg
WARNING: Simulation object /tb_CombinedIP/rRST was not found in the design.
WARNING: Simulation object /tb_CombinedIP/rCLK was not found in the design.
WARNING: Simulation object /tb_CombinedIP/rADR was not found in the design.
WARNING: Simulation object /tb_CombinedIP/rDAT was not found in the design.
WARNING: Simulation object /tb_CombinedIP/wDAT_OutPort was not found in the design.
WARNING: Simulation object /tb_CombinedIP/wDAT_ConstReg was not found in the design.
WARNING: Simulation object /tb_CombinedIP/wDAT_InPort was not found in the design.
WARNING: Simulation object /tb_CombinedIP/rSTB was not found in the design.
WARNING: Simulation object /tb_CombinedIP/rWE was not found in the design.
WARNING: Simulation object /tb_CombinedIP/wACK_OutPort was not found in the design.
WARNING: Simulation object /tb_CombinedIP/wACK_ConstReg was not found in the design.
WARNING: Simulation object /tb_CombinedIP/wACK_InPort was not found in the design.
WARNING: Simulation object /tb_CombinedIP/wDOUTA was not found in the design.
WARNING: Simulation object /tb_CombinedIP/wDOUTB was not found in the design.
WARNING: Simulation object /tb_CombinedIP/wDOUTC was not found in the design.
WARNING: Simulation object /tb_CombinedIP/rDIn was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigOutPort_inst/BaseAddrA was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigOutPort_inst/BaseAddrB was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigOutPort_inst/BaseAddrC was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigOutPort_inst/iADR was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigOutPort_inst/iDAT was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigOutPort_inst/oDAT was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigOutPort_inst/iWE was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigOutPort_inst/iSTB was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigOutPort_inst/wSelA was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigOutPort_inst/wSelB was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigOutPort_inst/wSelC was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigOutPort_inst/oACK was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigOutPort_inst/oDOUTA was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigOutPort_inst/oDOUTB was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigOutPort_inst/oDOUTC was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigOutPort_inst/rRegA was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigOutPort_inst/rRegB was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigOutPort_inst/rRegC was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigInPort_inst/BaseAddr was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigInPort_inst/iDIn was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigInPort_inst/iADR was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigInPort_inst/oDAT was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigInPort_inst/iWE was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigInPort_inst/iSTB was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigInPort_inst/wSel was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigInPort_inst/oACK was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigInPort_inst/sync1 was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigInPort_inst/sync2 was not found in the design.
WARNING: Simulation object /tb_CombinedIP/DigInPort_inst/sync3 was not found in the design.
WARNING: Simulation object /tb_CombinedIP/ConstReg_inst/BaseAddrA was not found in the design.
WARNING: Simulation object /tb_CombinedIP/ConstReg_inst/BaseAddrB was not found in the design.
WARNING: Simulation object /tb_CombinedIP/ConstReg_inst/BaseAddrC was not found in the design.
WARNING: Simulation object /tb_CombinedIP/ConstReg_inst/ID_VER1 was not found in the design.
WARNING: Simulation object /tb_CombinedIP/ConstReg_inst/ID_VER2 was not found in the design.
WARNING: Simulation object /tb_CombinedIP/ConstReg_inst/ID_VER3 was not found in the design.
WARNING: Simulation object /tb_CombinedIP/ConstReg_inst/iADR was not found in the design.
WARNING: Simulation object /tb_CombinedIP/ConstReg_inst/oDAT was not found in the design.
WARNING: Simulation object /tb_CombinedIP/ConstReg_inst/iSTB was not found in the design.
WARNING: Simulation object /tb_CombinedIP/ConstReg_inst/iWE was not found in the design.
WARNING: Simulation object /tb_CombinedIP/ConstReg_inst/oACK was not found in the design.
WARNING: Simulation object /tb_CombinedIP/ConstReg_inst/wSel1 was not found in the design.
WARNING: Simulation object /tb_CombinedIP/ConstReg_inst/wSel2 was not found in the design.
WARNING: Simulation object /tb_CombinedIP/ConstReg_inst/wSel3 was not found in the design.
source tb_ConstReg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 300 ns : File "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sim_1/new/tb_ConstReg.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ConstReg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 740.910 ; gain = 18.941
create_wave_config
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ConstReg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ConstReg_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
"xelab -wto 97dd5797182b4b219e19dd788edd8c18 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ConstReg_behav xil_defaultlib.tb_ConstReg xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97dd5797182b4b219e19dd788edd8c18 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ConstReg_behav xil_defaultlib.tb_ConstReg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 300 ns : File "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sim_1/new/tb_ConstReg.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 741.496 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ConstReg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ConstReg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sources_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sim_1/new/tb_ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ConstReg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
"xelab -wto 97dd5797182b4b219e19dd788edd8c18 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ConstReg_behav xil_defaultlib.tb_ConstReg xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97dd5797182b4b219e19dd788edd8c18 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ConstReg_behav xil_defaultlib.tb_ConstReg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConstReg
Compiling module xil_defaultlib.tb_ConstReg
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ConstReg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 300 ns : File "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sim_1/new/tb_ConstReg.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 746.441 ; gain = 0.000
save_wave_config {E:/SoC/02_SimLab02/SimLab02/tb_ConstReg_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/SoC/02_SimLab02/SimLab02/tb_ConstReg_behav.wcfg
set_property xsim.view {E:/01_SimLab01/SimLab01/tb_CombinedIP_behav.wcfg E:/SoC/02_SimLab02/SimLab02/tb_ConstReg_behav.wcfg} [get_filesets sim_1]
close [ open E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sources_1/new/AddrDec.v w ]
add_files E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sources_1/new/AddrDec.v
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ConstReg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ConstReg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sources_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sources_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sim_1/new/tb_ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ConstReg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
"xelab -wto 97dd5797182b4b219e19dd788edd8c18 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ConstReg_behav xil_defaultlib.tb_ConstReg xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97dd5797182b4b219e19dd788edd8c18 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ConstReg_behav xil_defaultlib.tb_ConstReg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'iSTB_CReg' is not permitted [E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sim_1/new/tb_ConstReg.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ConstReg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ConstReg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sources_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sources_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sim_1/new/tb_ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ConstReg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
"xelab -wto 97dd5797182b4b219e19dd788edd8c18 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ConstReg_behav xil_defaultlib.tb_ConstReg xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97dd5797182b4b219e19dd788edd8c18 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ConstReg_behav xil_defaultlib.tb_ConstReg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConstReg
Compiling module xil_defaultlib.AddrDec
Compiling module xil_defaultlib.tb_ConstReg
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ConstReg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 300 ns : File "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sim_1/new/tb_ConstReg.v" Line 61
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 774.121 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ConstReg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ConstReg_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
"xelab -wto 97dd5797182b4b219e19dd788edd8c18 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ConstReg_behav xil_defaultlib.tb_ConstReg xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97dd5797182b4b219e19dd788edd8c18 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ConstReg_behav xil_defaultlib.tb_ConstReg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 300 ns : File "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sim_1/new/tb_ConstReg.v" Line 61
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 774.121 ; gain = 0.000
save_wave_config {E:/SoC/02_SimLab02/SimLab02/tb_ConstReg_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ConstReg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ConstReg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sources_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sources_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sim_1/new/tb_ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ConstReg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
"xelab -wto 97dd5797182b4b219e19dd788edd8c18 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ConstReg_behav xil_defaultlib.tb_ConstReg xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97dd5797182b4b219e19dd788edd8c18 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ConstReg_behav xil_defaultlib.tb_ConstReg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConstReg
Compiling module xil_defaultlib.AddrDec
Compiling module xil_defaultlib.tb_ConstReg
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ConstReg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 300 ns : File "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sim_1/new/tb_ConstReg.v" Line 61
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 774.121 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ConstReg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ConstReg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sources_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sources_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sim_1/new/tb_ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ConstReg
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
"xelab -wto 97dd5797182b4b219e19dd788edd8c18 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ConstReg_behav xil_defaultlib.tb_ConstReg xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97dd5797182b4b219e19dd788edd8c18 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ConstReg_behav xil_defaultlib.tb_ConstReg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConstReg
Compiling module xil_defaultlib.AddrDec
Compiling module xil_defaultlib.tb_ConstReg
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ConstReg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 240 ns : File "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sim_1/new/tb_ConstReg.v" Line 66
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 774.121 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ConstReg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ConstReg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sources_1/new/AddrDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddrDec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sources_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sim_1/new/tb_ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ConstReg
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/SoC/02_SimLab02/SimLab02/SimLab02.sim/sim_1/behav/xsim'
"xelab -wto 97dd5797182b4b219e19dd788edd8c18 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ConstReg_behav xil_defaultlib.tb_ConstReg xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97dd5797182b4b219e19dd788edd8c18 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ConstReg_behav xil_defaultlib.tb_ConstReg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConstReg
Compiling module xil_defaultlib.AddrDec
Compiling module xil_defaultlib.tb_ConstReg
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ConstReg_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 160 ns : File "E:/SoC/02_SimLab02/SimLab02/SimLab02.srcs/sim_1/new/tb_ConstReg.v" Line 66
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 810.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 30 00:32:37 2024...
