
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4720 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 468.410 ; gain = 99.652
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:44]
INFO: [Synth 8-3491] module 'FFT_IP_core_handler' declared at 'D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/FFT_IP_core_handler.vhd:35' bound to instance 'dut' of component 'FFT_IP_core_handler' [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:285]
INFO: [Synth 8-638] synthesizing module 'FFT_IP_core_handler' [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/FFT_IP_core_handler.vhd:46]
INFO: [Synth 8-3491] module 'xfft_0' declared at 'D:/general/University/VHDL/project/UnvProject/VHDL/project_1.runs/synth_1/.Xil/Vivado-20008-DESKTOP-VEE6H17/realtime/xfft_0_stub.v:6' bound to instance 'your_instance_name' of component 'xfft_0' [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/FFT_IP_core_handler.vhd:132]
INFO: [Synth 8-6157] synthesizing module 'xfft_0' [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.runs/synth_1/.Xil/Vivado-20008-DESKTOP-VEE6H17/realtime/xfft_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xfft_0' (1#1) [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.runs/synth_1/.Xil/Vivado-20008-DESKTOP-VEE6H17/realtime/xfft_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'FFT_IP_core_handler' (2#1) [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/FFT_IP_core_handler.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:208]
WARNING: [Synth 8-6014] Unused sequential element pro_tmp_re_re_reg was removed.  [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:213]
WARNING: [Synth 8-6014] Unused sequential element pro_tmp_re_im_reg was removed.  [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element pro_tmp_im_im_reg was removed.  [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:221]
WARNING: [Synth 8-6014] Unused sequential element pro_tmp_im_re_reg was removed.  [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:225]
WARNING: [Synth 8-6014] Unused sequential element loop_addr_re_reg was removed.  [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:229]
WARNING: [Synth 8-6014] Unused sequential element loop_addr_im_reg was removed.  [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element sum_tmp_re_reg was removed.  [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:259]
WARNING: [Synth 8-6014] Unused sequential element sum_tmp_im_reg was removed.  [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:262]
WARNING: [Synth 8-6014] Unused sequential element test_result_re_reg was removed.  [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:269]
WARNING: [Synth 8-6014] Unused sequential element test_result_im_reg was removed.  [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:270]
WARNING: [Synth 8-6014] Unused sequential element pro_tmp_re_re_reg was removed.  [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:311]
WARNING: [Synth 8-6014] Unused sequential element pro_tmp_im_im_reg was removed.  [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:315]
WARNING: [Synth 8-3848] Net last_out in module/entity main does not have driver. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'main' (3#1) [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:44]
WARNING: [Synth 8-3331] design main has unconnected port last_out
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 548.613 ; gain = 179.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 548.613 ; gain = 179.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 548.613 ; gain = 179.855
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/ip/xfft_0/xfft_0/xfft_0_in_context.xdc] for cell 'dut/your_instance_name'
Finished Parsing XDC File [d:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/ip/xfft_0/xfft_0/xfft_0_in_context.xdc] for cell 'dut/your_instance_name'
Parsing XDC File [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1079.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1079.797 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1079.797 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1079.797 ; gain = 711.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1079.797 ; gain = 711.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for dut/your_instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1079.797 ; gain = 711.039
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FFT_IP_core_handler'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result_cal_memory_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_in_FFT_m" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 initial |                              001 |                               00
                   input |                              010 |                               01
                 padding |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'FFT_IP_core_handler'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1079.797 ; gain = 711.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
	   4 Input     18 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               48 Bit    Registers := 1     
	               36 Bit    Registers := 291   
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input     48 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 4     
	   4 Input     18 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 290   
	               18 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
	   3 Input      1 Bit        Muxes := 1     
Module FFT_IP_core_handler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[255]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[254]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[253]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[252]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[251]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[250]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[249]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[248]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[247]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[246]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[245]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[244]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[243]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[242]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[241]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[240]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[239]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[238]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[237]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[236]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[235]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[234]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[233]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[232]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[231]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[230]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[229]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[228]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[227]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[226]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[225]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[224]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[223]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[222]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[221]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[220]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[219]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[218]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[217]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[216]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[215]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[214]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[213]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[212]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[211]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[210]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[209]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[208]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[207]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[206]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[205]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[204]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[203]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[202]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[201]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[200]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[199]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[198]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[197]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[196]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[195]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[194]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[193]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[192]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[191]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[190]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[189]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[188]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[187]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[186]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[185]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[184]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[183]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[182]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[181]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[180]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[179]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[178]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[177]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[176]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[175]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[174]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[173]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[172]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[171]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[170]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[169]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[168]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[167]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[166]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[165]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[164]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[163]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[162]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[161]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[160]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[159]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[158]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[157]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'R_memory_reg[156]' and it is trimmed from '36' to '18' bits. [D:/general/University/VHDL/project/UnvProject/VHDL/project_1.srcs/sources_1/new/main.vhd:169]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP result_FFT_memory1, operation Mode is: A*B.
DSP Report: operator result_FFT_memory1 is absorbed into DSP result_FFT_memory1.
DSP Report: Generating DSP result_FFT_memory_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register result_FFT_memory_reg is absorbed into DSP result_FFT_memory_reg.
DSP Report: operator result_FFT_memory0 is absorbed into DSP result_FFT_memory_reg.
DSP Report: operator result_FFT_memory1 is absorbed into DSP result_FFT_memory_reg.
DSP Report: Generating DSP adder_memory_reg[5]1, operation Mode is: A*B.
DSP Report: operator adder_memory_reg[5]1 is absorbed into DSP adder_memory_reg[5]1.
DSP Report: Generating DSP adder_memory_reg[5]1, operation Mode is: A*B.
DSP Report: operator adder_memory_reg[5]1 is absorbed into DSP adder_memory_reg[5]1.
DSP Report: Generating DSP adder_memory_reg[6]1, operation Mode is: A*B.
DSP Report: operator adder_memory_reg[6]1 is absorbed into DSP adder_memory_reg[6]1.
DSP Report: Generating DSP adder_memory_reg[6]1, operation Mode is: A*B.
DSP Report: operator adder_memory_reg[6]1 is absorbed into DSP adder_memory_reg[6]1.
DSP Report: Generating DSP adder_memory_reg[7]1, operation Mode is: A*B.
DSP Report: operator adder_memory_reg[7]1 is absorbed into DSP adder_memory_reg[7]1.
DSP Report: Generating DSP adder_memory_reg[7]1, operation Mode is: A*B.
DSP Report: operator adder_memory_reg[7]1 is absorbed into DSP adder_memory_reg[7]1.
DSP Report: Generating DSP adder_memory_reg[4]1, operation Mode is: A*B.
DSP Report: operator adder_memory_reg[4]1 is absorbed into DSP adder_memory_reg[4]1.
DSP Report: Generating DSP adder_memory_reg[4]1, operation Mode is: A*B.
DSP Report: operator adder_memory_reg[4]1 is absorbed into DSP adder_memory_reg[4]1.
DSP Report: Generating DSP adder_memory_reg[1]1, operation Mode is: A*B.
DSP Report: operator adder_memory_reg[1]1 is absorbed into DSP adder_memory_reg[1]1.
DSP Report: Generating DSP adder_memory_reg[1]1, operation Mode is: A*B.
DSP Report: operator adder_memory_reg[1]1 is absorbed into DSP adder_memory_reg[1]1.
DSP Report: Generating DSP adder_memory_reg[2]1, operation Mode is: A*B.
DSP Report: operator adder_memory_reg[2]1 is absorbed into DSP adder_memory_reg[2]1.
DSP Report: Generating DSP adder_memory_reg[2]1, operation Mode is: A*B.
DSP Report: operator adder_memory_reg[2]1 is absorbed into DSP adder_memory_reg[2]1.
DSP Report: Generating DSP adder_memory_reg[3]1, operation Mode is: A*B.
DSP Report: operator adder_memory_reg[3]1 is absorbed into DSP adder_memory_reg[3]1.
DSP Report: Generating DSP adder_memory_reg[3]1, operation Mode is: A*B.
DSP Report: operator adder_memory_reg[3]1 is absorbed into DSP adder_memory_reg[3]1.
DSP Report: Generating DSP adder_memory_reg[0]1, operation Mode is: A*B.
DSP Report: operator adder_memory_reg[0]1 is absorbed into DSP adder_memory_reg[0]1.
DSP Report: Generating DSP adder_memory_reg[0]1, operation Mode is: A*B.
DSP Report: operator adder_memory_reg[0]1 is absorbed into DSP adder_memory_reg[0]1.
WARNING: [Synth 8-3331] design main has unconnected port last_out
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[30][34]' (FDRE) to 'result_cal_memory_reg[30][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[29][34]' (FDRE) to 'result_cal_memory_reg[29][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[28][34]' (FDRE) to 'result_cal_memory_reg[28][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[27][34]' (FDRE) to 'result_cal_memory_reg[27][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[26][34]' (FDRE) to 'result_cal_memory_reg[26][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[25][34]' (FDRE) to 'result_cal_memory_reg[25][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[24][34]' (FDRE) to 'result_cal_memory_reg[24][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[23][34]' (FDRE) to 'result_cal_memory_reg[23][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[22][34]' (FDRE) to 'result_cal_memory_reg[22][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[21][34]' (FDRE) to 'result_cal_memory_reg[21][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[20][34]' (FDRE) to 'result_cal_memory_reg[20][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[19][34]' (FDRE) to 'result_cal_memory_reg[19][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[18][34]' (FDRE) to 'result_cal_memory_reg[18][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[17][34]' (FDRE) to 'result_cal_memory_reg[17][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[16][34]' (FDRE) to 'result_cal_memory_reg[16][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[15][34]' (FDRE) to 'result_cal_memory_reg[15][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[14][34]' (FDRE) to 'result_cal_memory_reg[14][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[13][34]' (FDRE) to 'result_cal_memory_reg[13][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[12][34]' (FDRE) to 'result_cal_memory_reg[12][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[11][34]' (FDRE) to 'result_cal_memory_reg[11][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[10][34]' (FDRE) to 'result_cal_memory_reg[10][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[9][34]' (FDRE) to 'result_cal_memory_reg[9][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[8][34]' (FDRE) to 'result_cal_memory_reg[8][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[7][34]' (FDRE) to 'result_cal_memory_reg[7][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[6][34]' (FDRE) to 'result_cal_memory_reg[6][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[5][34]' (FDRE) to 'result_cal_memory_reg[5][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[4][34]' (FDRE) to 'result_cal_memory_reg[4][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[3][34]' (FDRE) to 'result_cal_memory_reg[3][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[2][34]' (FDRE) to 'result_cal_memory_reg[2][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[1][34]' (FDRE) to 'result_cal_memory_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[0][34]' (FDRE) to 'result_cal_memory_reg[0][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[31][34]' (FDRE) to 'result_cal_memory_reg[31][35]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[30][16]' (FDRE) to 'result_cal_memory_reg[30][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[29][16]' (FDRE) to 'result_cal_memory_reg[29][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[28][16]' (FDRE) to 'result_cal_memory_reg[28][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[27][16]' (FDRE) to 'result_cal_memory_reg[27][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[26][16]' (FDRE) to 'result_cal_memory_reg[26][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[25][16]' (FDRE) to 'result_cal_memory_reg[25][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[24][16]' (FDRE) to 'result_cal_memory_reg[24][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[23][16]' (FDRE) to 'result_cal_memory_reg[23][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[22][16]' (FDRE) to 'result_cal_memory_reg[22][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[21][16]' (FDRE) to 'result_cal_memory_reg[21][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[20][16]' (FDRE) to 'result_cal_memory_reg[20][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[19][16]' (FDRE) to 'result_cal_memory_reg[19][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[18][16]' (FDRE) to 'result_cal_memory_reg[18][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[17][16]' (FDRE) to 'result_cal_memory_reg[17][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[16][16]' (FDRE) to 'result_cal_memory_reg[16][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[15][16]' (FDRE) to 'result_cal_memory_reg[15][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[14][16]' (FDRE) to 'result_cal_memory_reg[14][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[13][16]' (FDRE) to 'result_cal_memory_reg[13][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[12][16]' (FDRE) to 'result_cal_memory_reg[12][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[11][16]' (FDRE) to 'result_cal_memory_reg[11][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[10][16]' (FDRE) to 'result_cal_memory_reg[10][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[9][16]' (FDRE) to 'result_cal_memory_reg[9][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[8][16]' (FDRE) to 'result_cal_memory_reg[8][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[7][16]' (FDRE) to 'result_cal_memory_reg[7][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[6][16]' (FDRE) to 'result_cal_memory_reg[6][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[5][16]' (FDRE) to 'result_cal_memory_reg[5][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[4][16]' (FDRE) to 'result_cal_memory_reg[4][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[3][16]' (FDRE) to 'result_cal_memory_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[2][16]' (FDRE) to 'result_cal_memory_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[1][16]' (FDRE) to 'result_cal_memory_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[0][16]' (FDRE) to 'result_cal_memory_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'result_cal_memory_reg[31][16]' (FDRE) to 'result_cal_memory_reg[31][17]'
INFO: [Synth 8-3886] merging instance 'dut/s_axis_data_tdata_reg[18]' (FDE) to 'dut/s_axis_data_tdata_reg[47]'
INFO: [Synth 8-3886] merging instance 'dut/s_axis_data_tdata_reg[19]' (FDE) to 'dut/s_axis_data_tdata_reg[47]'
INFO: [Synth 8-3886] merging instance 'dut/s_axis_data_tdata_reg[20]' (FDE) to 'dut/s_axis_data_tdata_reg[47]'
INFO: [Synth 8-3886] merging instance 'dut/s_axis_data_tdata_reg[21]' (FDE) to 'dut/s_axis_data_tdata_reg[47]'
INFO: [Synth 8-3886] merging instance 'dut/s_axis_data_tdata_reg[22]' (FDE) to 'dut/s_axis_data_tdata_reg[47]'
INFO: [Synth 8-3886] merging instance 'dut/s_axis_data_tdata_reg[23]' (FDE) to 'dut/s_axis_data_tdata_reg[47]'
INFO: [Synth 8-3886] merging instance 'dut/s_axis_data_tdata_reg[42]' (FDE) to 'dut/s_axis_data_tdata_reg[47]'
INFO: [Synth 8-3886] merging instance 'dut/s_axis_data_tdata_reg[43]' (FDE) to 'dut/s_axis_data_tdata_reg[47]'
INFO: [Synth 8-3886] merging instance 'dut/s_axis_data_tdata_reg[44]' (FDE) to 'dut/s_axis_data_tdata_reg[47]'
INFO: [Synth 8-3886] merging instance 'dut/s_axis_data_tdata_reg[45]' (FDE) to 'dut/s_axis_data_tdata_reg[47]'
INFO: [Synth 8-3886] merging instance 'dut/s_axis_data_tdata_reg[46]' (FDE) to 'dut/s_axis_data_tdata_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut/s_axis_data_tdata_reg[47] )
INFO: [Synth 8-3886] merging instance 'dut/s_axis_data_tdata_reg[16]' (FDE) to 'dut/s_axis_data_tdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'dut/s_axis_data_tdata_reg[40]' (FDE) to 'dut/s_axis_data_tdata_reg[41]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1079.797 ; gain = 711.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------+---------------+----------------+
|Module Name | RTL Object  | Depth x Width | Implemented As | 
+------------+-------------+---------------+----------------+
|main        | S_memory[0] | 256x36        | LUT            | 
|main        | S_memory[0] | 256x36        | LUT            | 
|main        | S_memory[0] | 256x36        | LUT            | 
|main        | S_memory[0] | 256x36        | LUT            | 
|main        | S_memory[0] | 256x36        | LUT            | 
|main        | S_memory[0] | 256x36        | LUT            | 
|main        | sel         | 256x36        | Block RAM      | 
+------------+-------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|main        | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | (PCIN+A*B)' | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|main        | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A*B         | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance B/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance B/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1097.164 ; gain = 728.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1100.641 ; gain = 731.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1120.871 ; gain = 752.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop max_address_reg[5] is being inverted and renamed to max_address_reg[5]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1120.871 ; gain = 752.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1120.871 ; gain = 752.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1120.871 ; gain = 752.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1120.871 ; gain = 752.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1120.871 ; gain = 752.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1120.871 ; gain = 752.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name          | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | R_memory_reg[255] | 36     | 36         | 0      | 288     | 144    | 72     | 0      | 
|dsrl__1     | R_memory_reg[255] | 36     | 36         | 0      | 288     | 144    | 72     | 0      | 
|dsrl__2     | R_memory_reg[255] | 36     | 36         | 0      | 288     | 144    | 72     | 0      | 
|dsrl__3     | R_memory_reg[255] | 36     | 36         | 0      | 288     | 144    | 72     | 0      | 
|dsrl__4     | R_memory_reg[255] | 18     | 18         | 0      | 144     | 72     | 36     | 0      | 
|dsrl__5     | R_memory_reg[255] | 18     | 18         | 0      | 144     | 72     | 36     | 0      | 
|dsrl__6     | R_memory_reg[255] | 18     | 18         | 0      | 144     | 72     | 36     | 0      | 
|dsrl__7     | R_memory_reg[255] | 18     | 18         | 0      | 144     | 72     | 36     | 0      | 
+------------+-------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xfft_0        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |xfft_0    |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |    55|
|4     |DSP48E1   |     1|
|5     |DSP48E1_1 |     1|
|6     |DSP48E1_2 |    16|
|7     |LUT1      |     6|
|8     |LUT2      |   181|
|9     |LUT3      |   413|
|10    |LUT4      |    47|
|11    |LUT5      |   112|
|12    |LUT6      |   413|
|13    |MUXF7     |   712|
|14    |MUXF8     |   356|
|15    |RAMB18E1  |     1|
|16    |SRLC32E   |  1152|
|17    |FDRE      |  1358|
|18    |FDSE      |     2|
|19    |IBUF      |    39|
|20    |OBUF      |     7|
|21    |OBUFT     |     1|
+------+----------+------+

Report Instance Areas: 
+------+---------+--------------------+------+
|      |Instance |Module              |Cells |
+------+---------+--------------------+------+
|1     |top      |                    |  4940|
|2     |  dut    |FFT_IP_core_handler |   645|
+------+---------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1120.871 ; gain = 752.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 257 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1120.871 ; gain = 220.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1120.871 ; gain = 752.113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'main' is not ideal for floorplanning, since the cellview 'main' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1120.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
140 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1120.871 ; gain = 763.637
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1120.871 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/general/University/VHDL/project/UnvProject/VHDL/project_1.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  9 16:48:08 2025...
