

================================================================
== Vitis HLS Report for 'Stream_Copy_Pipeline_row_loop_col_loop'
================================================================
* Date:           Fri Dec 19 23:43:50 2025

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        Hybrid_Model_test
* Solution:       hls (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.669 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    25090|    25090|  0.125 ms|  0.125 ms|  25089|  25089|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- row_loop_col_loop  |    25088|    25088|         2|          1|          1|  25088|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      152|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      103|     -|
|Register             |        -|      -|      127|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      127|      255|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_159_p2                |         +|   0|  0|  53|          53|           1|
    |add_ln14_fu_187_p2                |         +|   0|  0|  26|          26|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_154_p2               |      icmp|   0|  0|  26|          53|          53|
    |icmp_ln14_fu_165_p2               |      icmp|   0|  0|  13|          26|          26|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln11_fu_176_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln14_fu_193_p3             |    select|   0|  0|  24|           1|          26|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln11_fu_170_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 152|         164|         114|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   1|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_126_p4  |   1|          2|    1|          2|
    |c_fu_64                                |  32|          2|   26|         52|
    |dispacher_0_blk_n                      |   1|          2|    1|          2|
    |dispacher_1_blk_n                      |   1|          2|    1|          2|
    |dispacher_2_blk_n                      |   1|          2|    1|          2|
    |dispacher_3_blk_n                      |   1|          2|    1|          2|
    |indvar_flatten_fu_68                   |  63|          2|   53|        106|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 103|         20|   87|        174|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |c_fu_64                   |  26|   0|   26|          0|
    |cols_1_cast_reg_263       |  26|   0|   26|          0|
    |first_iter_0_reg_122      |   1|   0|    1|          0|
    |icmp_ln11_reg_268         |   1|   0|    1|          0|
    |indvar_flatten_fu_68      |  53|   0|   53|          0|
    |input_buffer_load1_fu_72  |  16|   0|   16|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 127|   0|  127|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+------+------------+----------------------------------------+--------------+
|          RTL Ports         | Dir | Bits |  Protocol  |              Source Object             |    C Type    |
+----------------------------+-----+------+------------+----------------------------------------+--------------+
|ap_clk                      |   in|     1|  ap_ctrl_hs|  Stream_Copy_Pipeline_row_loop_col_loop|  return value|
|ap_rst                      |   in|     1|  ap_ctrl_hs|  Stream_Copy_Pipeline_row_loop_col_loop|  return value|
|ap_start                    |   in|     1|  ap_ctrl_hs|  Stream_Copy_Pipeline_row_loop_col_loop|  return value|
|ap_done                     |  out|     1|  ap_ctrl_hs|  Stream_Copy_Pipeline_row_loop_col_loop|  return value|
|ap_idle                     |  out|     1|  ap_ctrl_hs|  Stream_Copy_Pipeline_row_loop_col_loop|  return value|
|ap_ready                    |  out|     1|  ap_ctrl_hs|  Stream_Copy_Pipeline_row_loop_col_loop|  return value|
|dispacher_0_din             |  out|  2048|     ap_fifo|                             dispacher_0|       pointer|
|dispacher_0_full_n          |   in|     1|     ap_fifo|                             dispacher_0|       pointer|
|dispacher_0_write           |  out|     1|     ap_fifo|                             dispacher_0|       pointer|
|dispacher_0_num_data_valid  |   in|    32|     ap_fifo|                             dispacher_0|       pointer|
|dispacher_0_fifo_cap        |   in|    32|     ap_fifo|                             dispacher_0|       pointer|
|dispacher_1_din             |  out|  2048|     ap_fifo|                             dispacher_1|       pointer|
|dispacher_1_full_n          |   in|     1|     ap_fifo|                             dispacher_1|       pointer|
|dispacher_1_write           |  out|     1|     ap_fifo|                             dispacher_1|       pointer|
|dispacher_1_num_data_valid  |   in|    32|     ap_fifo|                             dispacher_1|       pointer|
|dispacher_1_fifo_cap        |   in|    32|     ap_fifo|                             dispacher_1|       pointer|
|dispacher_2_din             |  out|  2048|     ap_fifo|                             dispacher_2|       pointer|
|dispacher_2_full_n          |   in|     1|     ap_fifo|                             dispacher_2|       pointer|
|dispacher_2_write           |  out|     1|     ap_fifo|                             dispacher_2|       pointer|
|dispacher_2_num_data_valid  |   in|    32|     ap_fifo|                             dispacher_2|       pointer|
|dispacher_2_fifo_cap        |   in|    32|     ap_fifo|                             dispacher_2|       pointer|
|dispacher_3_din             |  out|  2048|     ap_fifo|                             dispacher_3|       pointer|
|dispacher_3_full_n          |   in|     1|     ap_fifo|                             dispacher_3|       pointer|
|dispacher_3_write           |  out|     1|     ap_fifo|                             dispacher_3|       pointer|
|dispacher_3_num_data_valid  |   in|    32|     ap_fifo|                             dispacher_3|       pointer|
|dispacher_3_fifo_cap        |   in|    32|     ap_fifo|                             dispacher_3|       pointer|
|bound                       |   in|    53|     ap_none|                                   bound|        scalar|
|input_buffer                |   in|    16|     ap_none|                            input_buffer|       pointer|
|cols_1                      |   in|    25|     ap_none|                                  cols_1|        scalar|
+----------------------------+-----+------+------------+----------------------------------------+--------------+

