{
	"author": [
		"Chian-Wei Liu",
		"Chang-En Chiang",
		"Ching-Yi Huang",
		"Chun-Yao Wang",
		"Yung-Chih Chen",
		"Suman Datta",
		"Vijaykrishnan Narayanan"
	],
	"booktitle": "Proceedings of the 18th Conference and Exhibition on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2014",
	"dblpkey": "conf/date/LiuCHWCDN14",
	"doi": "10.7873/DATE.2014.135",
	"ee": "http://dx.doi.org/10.7873/DATE.2014.135",
	"pages": "1-4",
	"publisher": "IEEE",
	"stemmed": [
		"width",
		"minim",
		"in",
		"the",
		"singl",
		"electron",
		"transistor",
		"array",
		"synthesi"
	],
	"tag": [
		"array",
		"synthesis"
	],
	"title": "Width minimization in the Single-Electron Transistor array synthesis",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2014
}