ARM GAS  /tmp/cc3tBNCB.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB140:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/cc3tBNCB.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  43:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_tx;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  46:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE BEGIN PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE END PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  53:Core/Src/main.c **** void SystemClock_Config(void);
  54:Core/Src/main.c **** static void MX_GPIO_Init(void);
  55:Core/Src/main.c **** static void MX_DMA_Init(void);
  56:Core/Src/main.c **** static void MX_SPI1_Init(void);
  57:Core/Src/main.c **** static void MX_TIM1_Init(void);
  58:Core/Src/main.c **** static void MX_TIM3_Init(void);
  59:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  60:Core/Src/main.c **** void draw_rect(uint16_t x, uint16_t y, uint16_t width, uint16_t height);
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END PFP */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  65:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  66:Core/Src/main.c **** uint16_t line = 0;
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** uint8_t image [5750] = {0};
  69:Core/Src/main.c **** gdi_handle handle = {image, 23 * 8, 250};
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** const uint8_t one[] = {
  72:Core/Src/main.c ****       0b00000000, 0b00000000,
  73:Core/Src/main.c ****       0b00000000, 0b00000000,
  74:Core/Src/main.c ****       0b00000011, 0b10000000,
  75:Core/Src/main.c ****       0b00000111, 0b10000000,
  76:Core/Src/main.c ****       0b00001111, 0b10000000,
  77:Core/Src/main.c ****       0b00001101, 0b10000000,
  78:Core/Src/main.c ****       0b00001001, 0b10000000,
  79:Core/Src/main.c ****       0b00000001, 0b10000000,
  80:Core/Src/main.c ****       0b00000001, 0b10000000,
  81:Core/Src/main.c ****       0b00000001, 0b10000000,
  82:Core/Src/main.c ****       0b00000001, 0b10000000,
  83:Core/Src/main.c ****       0b00000001, 0b10000000,
  84:Core/Src/main.c ****       0b00001111, 0b11110000,
  85:Core/Src/main.c ****       0b00001111, 0b11110000,
  86:Core/Src/main.c ****       0b00000000, 0b00000000,
  87:Core/Src/main.c ****       0b00000000, 0b00000000,
  88:Core/Src/main.c ****   };
ARM GAS  /tmp/cc3tBNCB.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   const uint8_t two[] = {
  91:Core/Src/main.c ****       0b00000000, 0b00000000,
  92:Core/Src/main.c ****       0b00000011, 0b11100000,
  93:Core/Src/main.c ****       0b00000111, 0b11110000,
  94:Core/Src/main.c ****       0b00001110, 0b01110000,
  95:Core/Src/main.c ****       0b00001100, 0b00110000,
  96:Core/Src/main.c ****       0b00001100, 0b00110000,
  97:Core/Src/main.c ****       0b00000000, 0b01110000,
  98:Core/Src/main.c ****       0b00000000, 0b01100000,
  99:Core/Src/main.c ****       0b00000000, 0b11100000,
 100:Core/Src/main.c ****       0b00000001, 0b11000000,
 101:Core/Src/main.c ****       0b00000011, 0b10000000,
 102:Core/Src/main.c ****       0b00001111, 0b00000000,
 103:Core/Src/main.c ****       0b00001111, 0b11110000,
 104:Core/Src/main.c ****       0b00001111, 0b11110000,
 105:Core/Src/main.c ****       0b00000000, 0b00000000,
 106:Core/Src/main.c ****       0b00000000, 0b00000000,
 107:Core/Src/main.c ****   };
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   const uint8_t three[] = {
 110:Core/Src/main.c ****       0b00000000, 0b00000000,
 111:Core/Src/main.c ****       0b00000011, 0b11000000,
 112:Core/Src/main.c ****       0b00000111, 0b11100000,
 113:Core/Src/main.c ****       0b00001110, 0b01110000,
 114:Core/Src/main.c ****       0b00001100, 0b01110000,
 115:Core/Src/main.c ****       0b00001100, 0b11100000,
 116:Core/Src/main.c ****       0b00000001, 0b11000000,
 117:Core/Src/main.c ****       0b00000001, 0b11000000,
 118:Core/Src/main.c ****       0b00000000, 0b01110000,
 119:Core/Src/main.c ****       0b00000000, 0b00110000,
 120:Core/Src/main.c ****       0b00001100, 0b00110000,
 121:Core/Src/main.c ****       0b00001100, 0b01110000,
 122:Core/Src/main.c ****       0b00001111, 0b11100000,
 123:Core/Src/main.c ****       0b00000011, 0b11000000,
 124:Core/Src/main.c ****       0b00000000, 0b00000000,
 125:Core/Src/main.c ****       0b00000000, 0b00000000,
 126:Core/Src/main.c ****   };
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   const uint8_t four[] = {
 129:Core/Src/main.c ****       0b00000000, 0b00000000,
 130:Core/Src/main.c ****       0b00000000, 0b01100000,
 131:Core/Src/main.c ****       0b00000000, 0b11100000,
 132:Core/Src/main.c ****       0b00000001, 0b11100000,
 133:Core/Src/main.c ****       0b00000011, 0b01100000,
 134:Core/Src/main.c ****       0b00000110, 0b01100000,
 135:Core/Src/main.c ****       0b00001110, 0b01100000,
 136:Core/Src/main.c ****       0b00001111, 0b11110000,
 137:Core/Src/main.c ****       0b00001111, 0b11110000,
 138:Core/Src/main.c ****       0b00000000, 0b01100000,
 139:Core/Src/main.c ****       0b00000000, 0b01100000,
 140:Core/Src/main.c ****       0b00000000, 0b01100000,
 141:Core/Src/main.c ****       0b00000000, 0b01100000,
 142:Core/Src/main.c ****       0b00000000, 0b01100000,
 143:Core/Src/main.c ****       0b00000000, 0b00000000,
 144:Core/Src/main.c ****       0b00000000, 0b00000000,
 145:Core/Src/main.c ****   };
ARM GAS  /tmp/cc3tBNCB.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   const uint8_t five[] = {
 148:Core/Src/main.c ****       0b00000000, 0b00000000,
 149:Core/Src/main.c ****       0b00000111, 0b11110000,
 150:Core/Src/main.c ****       0b00000111, 0b11110000,
 151:Core/Src/main.c ****       0b00000110, 0b00000000,
 152:Core/Src/main.c ****       0b00000110, 0b00000000,
 153:Core/Src/main.c ****       0b00000110, 0b00000000,
 154:Core/Src/main.c ****       0b00000111, 0b11000000,
 155:Core/Src/main.c ****       0b00000011, 0b11100000,
 156:Core/Src/main.c ****       0b00000000, 0b01110000,
 157:Core/Src/main.c ****       0b00000000, 0b00110000,
 158:Core/Src/main.c ****       0b00000000, 0b00110000,
 159:Core/Src/main.c ****       0b00001100, 0b01110000,
 160:Core/Src/main.c ****       0b00001111, 0b11100000,
 161:Core/Src/main.c ****       0b00000111, 0b11000000,
 162:Core/Src/main.c ****       0b00000000, 0b00000000,
 163:Core/Src/main.c ****       0b00000000, 0b00000000,
 164:Core/Src/main.c ****   };
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   const uint8_t six[] = {
 167:Core/Src/main.c ****       0b00000000, 0b00000000,
 168:Core/Src/main.c ****       0b00000111, 0b11000000,
 169:Core/Src/main.c ****       0b00001111, 0b11100000,
 170:Core/Src/main.c ****       0b00011100, 0b01100000,
 171:Core/Src/main.c ****       0b00011000, 0b00000000,
 172:Core/Src/main.c ****       0b00011000, 0b00000000,
 173:Core/Src/main.c ****       0b00011111, 0b11000000,
 174:Core/Src/main.c ****       0b00011111, 0b11100000,
 175:Core/Src/main.c ****       0b00011100, 0b01100000,
 176:Core/Src/main.c ****       0b00011000, 0b00110000,
 177:Core/Src/main.c ****       0b00011000, 0b00110000,
 178:Core/Src/main.c ****       0b00001100, 0b01100000,
 179:Core/Src/main.c ****       0b00001111, 0b11000000,
 180:Core/Src/main.c ****       0b00000111, 0b10000000,
 181:Core/Src/main.c ****       0b00000000, 0b00000000,
 182:Core/Src/main.c ****       0b00000000, 0b00000000,
 183:Core/Src/main.c ****   };
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   const uint8_t seven[] = {
 186:Core/Src/main.c ****       0b00000000, 0b00000000,
 187:Core/Src/main.c ****       0b00001111, 0b11111000,
 188:Core/Src/main.c ****       0b00001111, 0b11111000,
 189:Core/Src/main.c ****       0b00000000, 0b00111000,
 190:Core/Src/main.c ****       0b00000000, 0b01110000,
 191:Core/Src/main.c ****       0b00000000, 0b01100000,
 192:Core/Src/main.c ****       0b00000000, 0b11000000,
 193:Core/Src/main.c ****       0b00000000, 0b11000000,
 194:Core/Src/main.c ****       0b00000001, 0b10000000,
 195:Core/Src/main.c ****       0b00000001, 0b10000000,
 196:Core/Src/main.c ****       0b00000011, 0b00000000,
 197:Core/Src/main.c ****       0b00000011, 0b00000000,
 198:Core/Src/main.c ****       0b00000110, 0b00000000,
 199:Core/Src/main.c ****       0b00000110, 0b00000000,
 200:Core/Src/main.c ****       0b00000000, 0b00000000,
 201:Core/Src/main.c ****       0b00000000, 0b00000000,
 202:Core/Src/main.c ****   };
ARM GAS  /tmp/cc3tBNCB.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   const uint8_t eight[] = {
 205:Core/Src/main.c ****       0b00000000, 0b00000000,
 206:Core/Src/main.c ****       0b00000011, 0b11000000,
 207:Core/Src/main.c ****       0b00000111, 0b11100000,
 208:Core/Src/main.c ****       0b00000100, 0b00100000,
 209:Core/Src/main.c ****       0b00000100, 0b00100000,
 210:Core/Src/main.c ****       0b00000110, 0b01100000,
 211:Core/Src/main.c ****       0b00000111, 0b11100000,
 212:Core/Src/main.c ****       0b00000011, 0b11000000,
 213:Core/Src/main.c ****       0b00000011, 0b11000000,
 214:Core/Src/main.c ****       0b00000110, 0b01100000,
 215:Core/Src/main.c ****       0b00001100, 0b00110000,
 216:Core/Src/main.c ****       0b00001100, 0b00110000,
 217:Core/Src/main.c ****       0b00001111, 0b11110000,
 218:Core/Src/main.c ****       0b00000111, 0b11100000,
 219:Core/Src/main.c ****       0b00000000, 0b00000000,
 220:Core/Src/main.c ****       0b00000000, 0b00000000,
 221:Core/Src/main.c ****   };
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   const uint8_t flag[] = {
 224:Core/Src/main.c ****       0b00000000, 0b00000000,
 225:Core/Src/main.c ****       0b00000001, 0b10000000,
 226:Core/Src/main.c ****       0b00000011, 0b10000000,
 227:Core/Src/main.c ****       0b00000111, 0b10000000,
 228:Core/Src/main.c ****       0b00001111, 0b10000000,
 229:Core/Src/main.c ****       0b00011111, 0b10000000,
 230:Core/Src/main.c ****       0b00001111, 0b10000000,
 231:Core/Src/main.c ****       0b00000111, 0b10000000,
 232:Core/Src/main.c ****       0b00000011, 0b10000000,
 233:Core/Src/main.c ****       0b00000001, 0b10000000,
 234:Core/Src/main.c ****       0b00000001, 0b10000000,
 235:Core/Src/main.c ****       0b00000001, 0b10000000,
 236:Core/Src/main.c ****       0b00001111, 0b11110000,
 237:Core/Src/main.c ****       0b00001111, 0b11110000,
 238:Core/Src/main.c ****       0b00000000, 0b00000000,
 239:Core/Src/main.c ****       0b00000000, 0b00000000,
 240:Core/Src/main.c ****   };
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   const uint8_t bomb[] = {
 243:Core/Src/main.c ****       0b00000000, 0b00000000,
 244:Core/Src/main.c ****       0b00000000, 0b00000000,
 245:Core/Src/main.c ****       0b00000001, 0b10000000,
 246:Core/Src/main.c ****       0b00011001, 0b10011000,
 247:Core/Src/main.c ****       0b00011011, 0b11011000,
 248:Core/Src/main.c ****       0b00001111, 0b11110000,
 249:Core/Src/main.c ****       0b00001111, 0b11110000,
 250:Core/Src/main.c ****       0b00111111, 0b11111100,
 251:Core/Src/main.c ****       0b00111111, 0b11111100,
 252:Core/Src/main.c ****       0b00001111, 0b11110000,
 253:Core/Src/main.c ****       0b00001111, 0b11110000,
 254:Core/Src/main.c ****       0b00011011, 0b11011000,
 255:Core/Src/main.c ****       0b00011001, 0b10011000,
 256:Core/Src/main.c ****       0b00000001, 0b10000000,
 257:Core/Src/main.c ****       0b00000000, 0b00000000,
 258:Core/Src/main.c ****       0b00000000, 0b00000000,
 259:Core/Src/main.c ****   };
ARM GAS  /tmp/cc3tBNCB.s 			page 6


 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   const uint8_t not_opened_cell[] = {
 262:Core/Src/main.c ****       0b11111111, 0b11111111,
 263:Core/Src/main.c ****       0b11111111, 0b11111111,
 264:Core/Src/main.c ****       0b11001001, 0b00100111,
 265:Core/Src/main.c ****       0b11010010, 0b01001011,
 266:Core/Src/main.c ****       0b11100100, 0b10010011,
 267:Core/Src/main.c ****       0b11001001, 0b00100111,
 268:Core/Src/main.c ****       0b11010010, 0b01001011,
 269:Core/Src/main.c ****       0b11100100, 0b10010011,
 270:Core/Src/main.c ****       0b11001001, 0b00100111,
 271:Core/Src/main.c ****       0b11010010, 0b01001011,
 272:Core/Src/main.c ****       0b11100100, 0b10010011,
 273:Core/Src/main.c ****       0b11001001, 0b00100111,
 274:Core/Src/main.c ****       0b11010010, 0b01001011,
 275:Core/Src/main.c ****       0b11100100, 0b10010011,
 276:Core/Src/main.c ****       0b11111111, 0b11111111,
 277:Core/Src/main.c ****       0b11111111, 0b11111111,
 278:Core/Src/main.c ****   };
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   const uint8_t selected_cell[] = {
 281:Core/Src/main.c ****       0b11111111, 0b11111111,
 282:Core/Src/main.c ****       0b11110000, 0b10001111,
 283:Core/Src/main.c ****       0b11110001, 0b00101111,
 284:Core/Src/main.c ****       0b11110010, 0b01001111,
 285:Core/Src/main.c ****       0b10000100, 0b10010011,
 286:Core/Src/main.c ****       0b10001001, 0b00100101,
 287:Core/Src/main.c ****       0b10010010, 0b01001001,
 288:Core/Src/main.c ****       0b10100100, 0b10010011,
 289:Core/Src/main.c ****       0b11001001, 0b00100101,
 290:Core/Src/main.c ****       0b10010010, 0b01001001,
 291:Core/Src/main.c ****       0b10100100, 0b10010001,
 292:Core/Src/main.c ****       0b11001001, 0b00100001,
 293:Core/Src/main.c ****       0b11110010, 0b01001111,
 294:Core/Src/main.c ****       0b11110100, 0b10001111,
 295:Core/Src/main.c ****       0b11111001, 0b00001111,
 296:Core/Src/main.c ****       0b11111111, 0b11111111,
 297:Core/Src/main.c ****   };
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   const uint8_t zero_cell[] = {
 300:Core/Src/main.c ****       0b00000000, 0b00000000,
 301:Core/Src/main.c ****       0b00000000, 0b00000000,
 302:Core/Src/main.c ****       0b00000000, 0b00000000,
 303:Core/Src/main.c ****       0b00000000, 0b00000000,
 304:Core/Src/main.c ****       0b00000000, 0b00000000,
 305:Core/Src/main.c ****       0b00000000, 0b00000000,
 306:Core/Src/main.c ****       0b00000000, 0b00000000,
 307:Core/Src/main.c ****       0b00000000, 0b00000000,
 308:Core/Src/main.c ****       0b00000000, 0b00000000,
 309:Core/Src/main.c ****       0b00000000, 0b00000000,
 310:Core/Src/main.c ****       0b00000000, 0b00000000,
 311:Core/Src/main.c ****       0b00000000, 0b00000000,
 312:Core/Src/main.c ****       0b00000000, 0b00000000,
 313:Core/Src/main.c ****       0b00000000, 0b00000000,
 314:Core/Src/main.c ****       0b00000000, 0b00000000,
 315:Core/Src/main.c ****       0b00000000, 0b00000000,
 316:Core/Src/main.c ****   };
ARM GAS  /tmp/cc3tBNCB.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c **** void delay_us (uint16_t us)
 319:Core/Src/main.c **** {
 320:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 321:Core/Src/main.c ****   //__HAL_TIM_CLEAR_IT(&htim3, TIM_IT_UPDATE);
 322:Core/Src/main.c ****   __HAL_TIM_SET_COUNTER(&htim3, 0);
 323:Core/Src/main.c **** 	while (htim3.Instance->CNT < us) ;
 324:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 325:Core/Src/main.c **** }
 326:Core/Src/main.c **** 
 327:Core/Src/main.c **** uint32_t time1_irq = 0;
 328:Core/Src/main.c **** uint8_t flag1_irq = 0;
 329:Core/Src/main.c **** uint8_t flag1_exec = 0;
 330:Core/Src/main.c **** 
 331:Core/Src/main.c **** uint32_t time2_irq = 0;
 332:Core/Src/main.c **** uint8_t flag2_irq = 0;
 333:Core/Src/main.c **** uint8_t flag2_exec = 0;
 334:Core/Src/main.c **** 
 335:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 336:Core/Src/main.c **** {
 337:Core/Src/main.c ****         if(GPIO_Pin == GPIO_PIN_2)
 338:Core/Src/main.c ****         {
 339:Core/Src/main.c ****             flag2_exec = 0;
 340:Core/Src/main.c ****             flag2_irq = 1;
 341:Core/Src/main.c ****             time2_irq = HAL_GetTick();
 342:Core/Src/main.c ****             HAL_NVIC_DisableIRQ(EXTI2_TSC_IRQn);
 343:Core/Src/main.c ****         }
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****         if(GPIO_Pin == GPIO_PIN_4)
 346:Core/Src/main.c ****         {
 347:Core/Src/main.c ****             flag1_exec = 0;
 348:Core/Src/main.c ****             flag1_irq = 1;
 349:Core/Src/main.c ****             time1_irq = HAL_GetTick();
 350:Core/Src/main.c ****             HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 351:Core/Src/main.c ****         }
 352:Core/Src/main.c **** }
 353:Core/Src/main.c **** 
 354:Core/Src/main.c **** 
 355:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 356:Core/Src/main.c **** {
 357:Core/Src/main.c ****         if(htim->Instance == TIM1) //check if the interrupt comes from TIM1
 358:Core/Src/main.c ****         {
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****             HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 0);
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****             if(line == 313) {
 363:Core/Src/main.c ****                 delay_us(28);
 364:Core/Src/main.c ****                 HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 1);
 365:Core/Src/main.c ****                 delay_us(4);
 366:Core/Src/main.c ****                 HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 0);
 367:Core/Src/main.c ****                 delay_us(28);
 368:Core/Src/main.c ****                 HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 1);
 369:Core/Src/main.c ****                 delay_us(3);
 370:Core/Src/main.c ****                 __HAL_TIM_SET_COUNTER(&htim1, 0);
 371:Core/Src/main.c ****             }
 372:Core/Src/main.c ****             delay_us(4);
 373:Core/Src/main.c ****             HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 1);
ARM GAS  /tmp/cc3tBNCB.s 			page 8


 374:Core/Src/main.c ****             delay_us(7);
 375:Core/Src/main.c **** 
 376:Core/Src/main.c ****             uint8_t *line_pointer = image + (line - 40) * 23;
 377:Core/Src/main.c **** 
 378:Core/Src/main.c ****             if(line >= 40 && line < 290) {
 379:Core/Src/main.c ****                 if(HAL_SPI_Transmit_DMA(&hspi1, line_pointer, 23)
 380:Core/Src/main.c ****                   != HAL_OK) {
 381:Core/Src/main.c ****                   while(1) {
 382:Core/Src/main.c ****                       HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 383:Core/Src/main.c ****                       break;
 384:Core/Src/main.c ****                   }
 385:Core/Src/main.c ****                 }
 386:Core/Src/main.c ****             }
 387:Core/Src/main.c **** 
 388:Core/Src/main.c ****             if(line == 313) {
 389:Core/Src/main.c ****                 line = 0;
 390:Core/Src/main.c ****                 return;
 391:Core/Src/main.c ****             }
 392:Core/Src/main.c ****             ++line;
 393:Core/Src/main.c ****         }
 394:Core/Src/main.c **** }
 395:Core/Src/main.c **** 
 396:Core/Src/main.c **** void draw_rect(uint16_t x, uint16_t y, uint16_t width, uint16_t height) {
 397:Core/Src/main.c ****     for(int i = y; i < y + height; ++i) {
 398:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 399:Core/Src/main.c ****             if(j / 8 == 19) {
 400:Core/Src/main.c ****               continue;
 401:Core/Src/main.c ****             }
 402:Core/Src/main.c ****             image[i * 23 + j / 8] |= (1 << (j % 8));
 403:Core/Src/main.c ****         }
 404:Core/Src/main.c ****     }
 405:Core/Src/main.c **** }
 406:Core/Src/main.c **** 
 407:Core/Src/main.c **** /* USER CODE END 0 */
 408:Core/Src/main.c **** 
 409:Core/Src/main.c **** /**
 410:Core/Src/main.c ****   * @brief  The application entry point.
 411:Core/Src/main.c ****   * @retval int
 412:Core/Src/main.c ****   */
 413:Core/Src/main.c **** int main(void)
 414:Core/Src/main.c **** {
 415:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 416:Core/Src/main.c **** 
 417:Core/Src/main.c ****   /* USER CODE END 1 */
 418:Core/Src/main.c **** 
 419:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 420:Core/Src/main.c **** 
 421:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 422:Core/Src/main.c ****   HAL_Init();
 423:Core/Src/main.c **** 
 424:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 425:Core/Src/main.c **** 
 426:Core/Src/main.c ****   /* USER CODE END Init */
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   /* Configure the system clock */
 429:Core/Src/main.c ****   SystemClock_Config();
 430:Core/Src/main.c **** 
ARM GAS  /tmp/cc3tBNCB.s 			page 9


 431:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   /* USER CODE END SysInit */
 434:Core/Src/main.c **** 
 435:Core/Src/main.c ****   /* Initialize all configured peripherals */
 436:Core/Src/main.c ****   MX_GPIO_Init();
 437:Core/Src/main.c ****   MX_DMA_Init();
 438:Core/Src/main.c ****   MX_SPI1_Init();
 439:Core/Src/main.c ****   MX_TIM1_Init();
 440:Core/Src/main.c ****   MX_TIM3_Init();
 441:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 442:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim3);
 443:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim1);
 444:Core/Src/main.c **** 
 445:Core/Src/main.c ****   draw_picture(68, 0, 16, 16, one, &handle);
 446:Core/Src/main.c ****   draw_picture(68, 16, 16, 16, two, &handle);
 447:Core/Src/main.c ****   draw_picture(68, 32, 16, 16, three, &handle);
 448:Core/Src/main.c ****   draw_picture(68, 48, 16, 16, four, &handle);
 449:Core/Src/main.c ****   draw_picture(68, 60, 16, 16, five, &handle);
 450:Core/Src/main.c ****   draw_picture(68, 76, 16, 16, six, &handle);
 451:Core/Src/main.c ****   draw_picture(68, 92, 16, 16, seven, &handle);
 452:Core/Src/main.c ****   draw_picture(68, 92, 16, 16, eight, &handle);
 453:Core/Src/main.c ****   draw_picture(68, 108, 16, 16, flag, &handle);
 454:Core/Src/main.c ****   draw_picture(68, 124, 16, 16, bomb, &handle);
 455:Core/Src/main.c ****   draw_picture(68, 140, 16, 16, not_opened_cell, &handle);
 456:Core/Src/main.c ****   draw_picture(68, 156, 16, 16, selected_cell, &handle);
 457:Core/Src/main.c **** 
 458:Core/Src/main.c ****   /* USER CODE END 2 */
 459:Core/Src/main.c **** 
 460:Core/Src/main.c ****   /* Infinite loop */
 461:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 462:Core/Src/main.c ****   uint16_t i = 0, j = 0;
 463:Core/Src/main.c ****   while (1)
 464:Core/Src/main.c ****   {
 465:Core/Src/main.c ****     /* USER CODE END WHILE */
 466:Core/Src/main.c **** 
 467:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 468:Core/Src/main.c ****     if(flag1_irq && (HAL_GetTick() - time1_irq) > 100)
 469:Core/Src/main.c ****     {
 470:Core/Src/main.c ****         if(!flag1_exec) {
 471:Core/Src/main.c ****             if(i == 0) {
 472:Core/Src/main.c ****               set_pixel(0, j, 1, &handle);
 473:Core/Src/main.c ****               ++i;
 474:Core/Src/main.c ****             }
 475:Core/Src/main.c **** 
 476:Core/Src/main.c ****             else if(i < 23 * 8) {
 477:Core/Src/main.c ****               set_pixel(i, j, 1, &handle);
 478:Core/Src/main.c ****               set_pixel(i - 1, j, 0, &handle);
 479:Core/Src/main.c ****               ++i;
 480:Core/Src/main.c ****             }
 481:Core/Src/main.c **** 
 482:Core/Src/main.c ****             else if(i >= 23 * 8) {
 483:Core/Src/main.c ****               i = 0;
 484:Core/Src/main.c ****             }
 485:Core/Src/main.c ****             flag1_exec = 1;
 486:Core/Src/main.c ****         }
 487:Core/Src/main.c ****         __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);  // очищаем бит EXTI_PR
ARM GAS  /tmp/cc3tBNCB.s 			page 10


 488:Core/Src/main.c ****         NVIC_ClearPendingIRQ(EXTI4_IRQn); // очищаем бит NVIC_ICPRx
 489:Core/Src/main.c ****         HAL_NVIC_EnableIRQ(EXTI4_IRQn);   // включаем внешнее прерывание
 490:Core/Src/main.c ****         flag1_irq = 0;
 491:Core/Src/main.c ****     }
 492:Core/Src/main.c **** 
 493:Core/Src/main.c ****     if(flag2_irq && (HAL_GetTick() - time2_irq) > 100)
 494:Core/Src/main.c ****     {
 495:Core/Src/main.c ****         if(!flag2_exec) {
 496:Core/Src/main.c ****             if(j == 0) {
 497:Core/Src/main.c ****               set_pixel(i, 0, 1, &handle);
 498:Core/Src/main.c ****               ++j;
 499:Core/Src/main.c ****             }
 500:Core/Src/main.c **** 
 501:Core/Src/main.c ****             else if(j < 250) {
 502:Core/Src/main.c ****               set_pixel(i, j, 1, &handle);
 503:Core/Src/main.c ****               set_pixel(i, j-1, 0, &handle);
 504:Core/Src/main.c ****               ++j;
 505:Core/Src/main.c ****             }
 506:Core/Src/main.c **** 
 507:Core/Src/main.c ****             else if(j >= 250) {
 508:Core/Src/main.c ****               j = 0;
 509:Core/Src/main.c ****             }
 510:Core/Src/main.c ****             flag2_exec = 1;
 511:Core/Src/main.c ****         }
 512:Core/Src/main.c ****         __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_2);  // очищаем бит EXTI_PR
 513:Core/Src/main.c ****         NVIC_ClearPendingIRQ(EXTI2_TSC_IRQn); // очищаем бит NVIC_ICPRx
 514:Core/Src/main.c ****         HAL_NVIC_EnableIRQ(EXTI2_TSC_IRQn);   // включаем внешнее прерывани
 515:Core/Src/main.c ****         flag2_irq = 0;
 516:Core/Src/main.c ****     }
 517:Core/Src/main.c **** 
 518:Core/Src/main.c ****       //image[23*249 + 10]++;
 519:Core/Src/main.c ****   }
 520:Core/Src/main.c ****   /* USER CODE END 3 */
 521:Core/Src/main.c **** }
 522:Core/Src/main.c **** 
 523:Core/Src/main.c **** /**
 524:Core/Src/main.c ****   * @brief System Clock Configuration
 525:Core/Src/main.c ****   * @retval None
 526:Core/Src/main.c ****   */
 527:Core/Src/main.c **** void SystemClock_Config(void)
 528:Core/Src/main.c **** {
 529:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 530:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 531:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 532:Core/Src/main.c **** 
 533:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 534:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 535:Core/Src/main.c ****   */
 536:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 537:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 538:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 539:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 540:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 541:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 542:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 543:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 544:Core/Src/main.c ****   {
ARM GAS  /tmp/cc3tBNCB.s 			page 11


 545:Core/Src/main.c ****     Error_Handler();
 546:Core/Src/main.c ****   }
 547:Core/Src/main.c **** 
 548:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 549:Core/Src/main.c ****   */
 550:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 551:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 552:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 553:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 554:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 555:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 556:Core/Src/main.c **** 
 557:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 558:Core/Src/main.c ****   {
 559:Core/Src/main.c ****     Error_Handler();
 560:Core/Src/main.c ****   }
 561:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_TIM34;
 562:Core/Src/main.c ****   PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 563:Core/Src/main.c ****   PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 564:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 565:Core/Src/main.c ****   {
 566:Core/Src/main.c ****     Error_Handler();
 567:Core/Src/main.c ****   }
 568:Core/Src/main.c **** }
 569:Core/Src/main.c **** 
 570:Core/Src/main.c **** /**
 571:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 572:Core/Src/main.c ****   * @param None
 573:Core/Src/main.c ****   * @retval None
 574:Core/Src/main.c ****   */
 575:Core/Src/main.c **** static void MX_SPI1_Init(void)
 576:Core/Src/main.c **** {
 577:Core/Src/main.c **** 
 578:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 579:Core/Src/main.c **** 
 580:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 581:Core/Src/main.c **** 
 582:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 583:Core/Src/main.c **** 
 584:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 585:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 586:Core/Src/main.c ****   hspi1.Instance = SPI1;
 587:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 588:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 589:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 590:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 591:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 592:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 593:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 594:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 595:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 596:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 597:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 598:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 599:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 600:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 601:Core/Src/main.c ****   {
ARM GAS  /tmp/cc3tBNCB.s 			page 12


 602:Core/Src/main.c ****     Error_Handler();
 603:Core/Src/main.c ****   }
 604:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 605:Core/Src/main.c **** 
 606:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 607:Core/Src/main.c **** 
 608:Core/Src/main.c **** }
 609:Core/Src/main.c **** 
 610:Core/Src/main.c **** /**
 611:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 612:Core/Src/main.c ****   * @param None
 613:Core/Src/main.c ****   * @retval None
 614:Core/Src/main.c ****   */
 615:Core/Src/main.c **** static void MX_TIM1_Init(void)
 616:Core/Src/main.c **** {
 617:Core/Src/main.c **** 
 618:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 619:Core/Src/main.c **** 
 620:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 621:Core/Src/main.c **** 
 622:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 623:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 624:Core/Src/main.c **** 
 625:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 626:Core/Src/main.c **** 
 627:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 628:Core/Src/main.c ****   htim1.Instance = TIM1;
 629:Core/Src/main.c ****   htim1.Init.Prescaler = 2303;
 630:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 631:Core/Src/main.c ****   htim1.Init.Period = 1;
 632:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 633:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 634:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 635:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 636:Core/Src/main.c ****   {
 637:Core/Src/main.c ****     Error_Handler();
 638:Core/Src/main.c ****   }
 639:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 640:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 641:Core/Src/main.c ****   {
 642:Core/Src/main.c ****     Error_Handler();
 643:Core/Src/main.c ****   }
 644:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 645:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 646:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 647:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 648:Core/Src/main.c ****   {
 649:Core/Src/main.c ****     Error_Handler();
 650:Core/Src/main.c ****   }
 651:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 652:Core/Src/main.c **** 
 653:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 654:Core/Src/main.c **** 
 655:Core/Src/main.c **** }
 656:Core/Src/main.c **** 
 657:Core/Src/main.c **** /**
 658:Core/Src/main.c ****   * @brief TIM3 Initialization Function
ARM GAS  /tmp/cc3tBNCB.s 			page 13


 659:Core/Src/main.c ****   * @param None
 660:Core/Src/main.c ****   * @retval None
 661:Core/Src/main.c ****   */
 662:Core/Src/main.c **** static void MX_TIM3_Init(void)
 663:Core/Src/main.c **** {
 664:Core/Src/main.c **** 
 665:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 666:Core/Src/main.c **** 
 667:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 668:Core/Src/main.c **** 
 669:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 670:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 671:Core/Src/main.c **** 
 672:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 673:Core/Src/main.c **** 
 674:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 675:Core/Src/main.c ****   htim3.Instance = TIM3;
 676:Core/Src/main.c ****   htim3.Init.Prescaler = 71;
 677:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 678:Core/Src/main.c ****   htim3.Init.Period = 65535;
 679:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 680:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 681:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 682:Core/Src/main.c ****   {
 683:Core/Src/main.c ****     Error_Handler();
 684:Core/Src/main.c ****   }
 685:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 686:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 687:Core/Src/main.c ****   {
 688:Core/Src/main.c ****     Error_Handler();
 689:Core/Src/main.c ****   }
 690:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 691:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 692:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 693:Core/Src/main.c ****   {
 694:Core/Src/main.c ****     Error_Handler();
 695:Core/Src/main.c ****   }
 696:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 697:Core/Src/main.c **** 
 698:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 699:Core/Src/main.c **** 
 700:Core/Src/main.c **** }
 701:Core/Src/main.c **** 
 702:Core/Src/main.c **** /**
 703:Core/Src/main.c ****   * Enable DMA controller clock
 704:Core/Src/main.c ****   */
 705:Core/Src/main.c **** static void MX_DMA_Init(void)
 706:Core/Src/main.c **** {
 707:Core/Src/main.c **** 
 708:Core/Src/main.c ****   /* DMA controller clock enable */
 709:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 710:Core/Src/main.c **** 
 711:Core/Src/main.c ****   /* DMA interrupt init */
 712:Core/Src/main.c ****   /* DMA1_Channel3_IRQn interrupt configuration */
 713:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 714:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 715:Core/Src/main.c **** 
ARM GAS  /tmp/cc3tBNCB.s 			page 14


 716:Core/Src/main.c **** }
 717:Core/Src/main.c **** 
 718:Core/Src/main.c **** /**
 719:Core/Src/main.c ****   * @brief GPIO Initialization Function
 720:Core/Src/main.c ****   * @param None
 721:Core/Src/main.c ****   * @retval None
 722:Core/Src/main.c ****   */
 723:Core/Src/main.c **** static void MX_GPIO_Init(void)
 724:Core/Src/main.c **** {
  28              		.loc 1 724 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 28
  35              		.cfi_offset 4, -28
  36              		.cfi_offset 5, -24
  37              		.cfi_offset 6, -20
  38              		.cfi_offset 7, -16
  39              		.cfi_offset 8, -12
  40              		.cfi_offset 9, -8
  41              		.cfi_offset 14, -4
  42 0004 8DB0     		sub	sp, sp, #52
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 80
 725:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 725 3 view .LVU1
  46              		.loc 1 725 20 is_stmt 0 view .LVU2
  47 0006 0024     		movs	r4, #0
  48 0008 0794     		str	r4, [sp, #28]
  49 000a 0894     		str	r4, [sp, #32]
  50 000c 0994     		str	r4, [sp, #36]
  51 000e 0A94     		str	r4, [sp, #40]
  52 0010 0B94     		str	r4, [sp, #44]
 726:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 727:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 728:Core/Src/main.c **** 
 729:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 730:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  53              		.loc 1 730 3 is_stmt 1 view .LVU3
  54              	.LBB8:
  55              		.loc 1 730 3 view .LVU4
  56              		.loc 1 730 3 view .LVU5
  57 0012 584B     		ldr	r3, .L3
  58 0014 5A69     		ldr	r2, [r3, #20]
  59 0016 42F40012 		orr	r2, r2, #2097152
  60 001a 5A61     		str	r2, [r3, #20]
  61              		.loc 1 730 3 view .LVU6
  62 001c 5A69     		ldr	r2, [r3, #20]
  63 001e 02F40012 		and	r2, r2, #2097152
  64 0022 0092     		str	r2, [sp]
  65              		.loc 1 730 3 view .LVU7
  66 0024 009A     		ldr	r2, [sp]
  67              	.LBE8:
 731:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  68              		.loc 1 731 3 view .LVU8
ARM GAS  /tmp/cc3tBNCB.s 			page 15


  69              	.LBB9:
  70              		.loc 1 731 3 view .LVU9
  71              		.loc 1 731 3 view .LVU10
  72 0026 5A69     		ldr	r2, [r3, #20]
  73 0028 42F40022 		orr	r2, r2, #524288
  74 002c 5A61     		str	r2, [r3, #20]
  75              		.loc 1 731 3 view .LVU11
  76 002e 5A69     		ldr	r2, [r3, #20]
  77 0030 02F40022 		and	r2, r2, #524288
  78 0034 0192     		str	r2, [sp, #4]
  79              		.loc 1 731 3 view .LVU12
  80 0036 019A     		ldr	r2, [sp, #4]
  81              	.LBE9:
 732:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  82              		.loc 1 732 3 view .LVU13
  83              	.LBB10:
  84              		.loc 1 732 3 view .LVU14
  85              		.loc 1 732 3 view .LVU15
  86 0038 5A69     		ldr	r2, [r3, #20]
  87 003a 42F48002 		orr	r2, r2, #4194304
  88 003e 5A61     		str	r2, [r3, #20]
  89              		.loc 1 732 3 view .LVU16
  90 0040 5A69     		ldr	r2, [r3, #20]
  91 0042 02F48002 		and	r2, r2, #4194304
  92 0046 0292     		str	r2, [sp, #8]
  93              		.loc 1 732 3 view .LVU17
  94 0048 029A     		ldr	r2, [sp, #8]
  95              	.LBE10:
 733:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  96              		.loc 1 733 3 view .LVU18
  97              	.LBB11:
  98              		.loc 1 733 3 view .LVU19
  99              		.loc 1 733 3 view .LVU20
 100 004a 5A69     		ldr	r2, [r3, #20]
 101 004c 42F40032 		orr	r2, r2, #131072
 102 0050 5A61     		str	r2, [r3, #20]
 103              		.loc 1 733 3 view .LVU21
 104 0052 5A69     		ldr	r2, [r3, #20]
 105 0054 02F40032 		and	r2, r2, #131072
 106 0058 0392     		str	r2, [sp, #12]
 107              		.loc 1 733 3 view .LVU22
 108 005a 039A     		ldr	r2, [sp, #12]
 109              	.LBE11:
 734:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 110              		.loc 1 734 3 view .LVU23
 111              	.LBB12:
 112              		.loc 1 734 3 view .LVU24
 113              		.loc 1 734 3 view .LVU25
 114 005c 5A69     		ldr	r2, [r3, #20]
 115 005e 42F48022 		orr	r2, r2, #262144
 116 0062 5A61     		str	r2, [r3, #20]
 117              		.loc 1 734 3 view .LVU26
 118 0064 5A69     		ldr	r2, [r3, #20]
 119 0066 02F48022 		and	r2, r2, #262144
 120 006a 0492     		str	r2, [sp, #16]
 121              		.loc 1 734 3 view .LVU27
 122 006c 049A     		ldr	r2, [sp, #16]
ARM GAS  /tmp/cc3tBNCB.s 			page 16


 123              	.LBE12:
 735:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 124              		.loc 1 735 3 view .LVU28
 125              	.LBB13:
 126              		.loc 1 735 3 view .LVU29
 127              		.loc 1 735 3 view .LVU30
 128 006e 5A69     		ldr	r2, [r3, #20]
 129 0070 42F48012 		orr	r2, r2, #1048576
 130 0074 5A61     		str	r2, [r3, #20]
 131              		.loc 1 735 3 view .LVU31
 132 0076 5A69     		ldr	r2, [r3, #20]
 133 0078 02F48012 		and	r2, r2, #1048576
 134 007c 0592     		str	r2, [sp, #20]
 135              		.loc 1 735 3 view .LVU32
 136 007e 059A     		ldr	r2, [sp, #20]
 137              	.LBE13:
 736:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 138              		.loc 1 736 3 view .LVU33
 139              	.LBB14:
 140              		.loc 1 736 3 view .LVU34
 141              		.loc 1 736 3 view .LVU35
 142 0080 5A69     		ldr	r2, [r3, #20]
 143 0082 42F40002 		orr	r2, r2, #8388608
 144 0086 5A61     		str	r2, [r3, #20]
 145              		.loc 1 736 3 view .LVU36
 146 0088 5B69     		ldr	r3, [r3, #20]
 147 008a 03F40003 		and	r3, r3, #8388608
 148 008e 0693     		str	r3, [sp, #24]
 149              		.loc 1 736 3 view .LVU37
 150 0090 069B     		ldr	r3, [sp, #24]
 151              	.LBE14:
 737:Core/Src/main.c **** 
 738:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 739:Core/Src/main.c ****   HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, GPIO_PIN_RESET);
 152              		.loc 1 739 3 view .LVU38
 153 0092 2246     		mov	r2, r4
 154 0094 0221     		movs	r1, #2
 155 0096 4FF09040 		mov	r0, #1207959552
 156 009a FFF7FEFF 		bl	HAL_GPIO_WritePin
 157              	.LVL0:
 740:Core/Src/main.c **** 
 741:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 742:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 158              		.loc 1 742 3 view .LVU39
 159 009e DFF8E890 		ldr	r9, .L3+20
 160 00a2 2246     		mov	r2, r4
 161 00a4 44F28101 		movw	r1, #16513
 162 00a8 4846     		mov	r0, r9
 163 00aa FFF7FEFF 		bl	HAL_GPIO_WritePin
 164              	.LVL1:
 743:Core/Src/main.c **** 
 744:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 745:Core/Src/main.c ****   HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 165              		.loc 1 745 3 view .LVU40
 166 00ae 324E     		ldr	r6, .L3+4
 167 00b0 2246     		mov	r2, r4
 168 00b2 4021     		movs	r1, #64
ARM GAS  /tmp/cc3tBNCB.s 			page 17


 169 00b4 3046     		mov	r0, r6
 170 00b6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 171              	.LVL2:
 746:Core/Src/main.c **** 
 747:Core/Src/main.c ****   /*Configure GPIO pins : PE2 PE4 */
 748:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4;
 172              		.loc 1 748 3 view .LVU41
 173              		.loc 1 748 23 is_stmt 0 view .LVU42
 174 00ba 1423     		movs	r3, #20
 175 00bc 0793     		str	r3, [sp, #28]
 749:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 176              		.loc 1 749 3 is_stmt 1 view .LVU43
 177              		.loc 1 749 24 is_stmt 0 view .LVU44
 178 00be 4FF48817 		mov	r7, #1114112
 179 00c2 0897     		str	r7, [sp, #32]
 750:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 180              		.loc 1 750 3 is_stmt 1 view .LVU45
 181              		.loc 1 750 24 is_stmt 0 view .LVU46
 182 00c4 0125     		movs	r5, #1
 183 00c6 0995     		str	r5, [sp, #36]
 751:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 184              		.loc 1 751 3 is_stmt 1 view .LVU47
 185 00c8 07A9     		add	r1, sp, #28
 186 00ca 2C48     		ldr	r0, .L3+8
 187 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 188              	.LVL3:
 752:Core/Src/main.c **** 
 753:Core/Src/main.c ****   /*Configure GPIO pin : USER_Btn_Pin */
 754:Core/Src/main.c ****   GPIO_InitStruct.Pin = USER_Btn_Pin;
 189              		.loc 1 754 3 view .LVU48
 190              		.loc 1 754 23 is_stmt 0 view .LVU49
 191 00d0 4FF40053 		mov	r3, #8192
 192 00d4 0793     		str	r3, [sp, #28]
 755:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 193              		.loc 1 755 3 is_stmt 1 view .LVU50
 194              		.loc 1 755 24 is_stmt 0 view .LVU51
 195 00d6 0897     		str	r7, [sp, #32]
 756:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 196              		.loc 1 756 3 is_stmt 1 view .LVU52
 197              		.loc 1 756 24 is_stmt 0 view .LVU53
 198 00d8 0994     		str	r4, [sp, #36]
 757:Core/Src/main.c ****   HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 199              		.loc 1 757 3 is_stmt 1 view .LVU54
 200 00da 07A9     		add	r1, sp, #28
 201 00dc 2848     		ldr	r0, .L3+12
 202 00de FFF7FEFF 		bl	HAL_GPIO_Init
 203              	.LVL4:
 758:Core/Src/main.c **** 
 759:Core/Src/main.c ****   /*Configure GPIO pin : TIM_TEST_Pin */
 760:Core/Src/main.c ****   GPIO_InitStruct.Pin = TIM_TEST_Pin;
 204              		.loc 1 760 3 view .LVU55
 205              		.loc 1 760 23 is_stmt 0 view .LVU56
 206 00e2 4FF00208 		mov	r8, #2
 207 00e6 CDF81C80 		str	r8, [sp, #28]
 761:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 208              		.loc 1 761 3 is_stmt 1 view .LVU57
 209              		.loc 1 761 24 is_stmt 0 view .LVU58
ARM GAS  /tmp/cc3tBNCB.s 			page 18


 210 00ea 0895     		str	r5, [sp, #32]
 762:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 211              		.loc 1 762 3 is_stmt 1 view .LVU59
 212              		.loc 1 762 24 is_stmt 0 view .LVU60
 213 00ec 0994     		str	r4, [sp, #36]
 763:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 214              		.loc 1 763 3 is_stmt 1 view .LVU61
 215              		.loc 1 763 25 is_stmt 0 view .LVU62
 216 00ee 0327     		movs	r7, #3
 217 00f0 0A97     		str	r7, [sp, #40]
 764:Core/Src/main.c ****   HAL_GPIO_Init(TIM_TEST_GPIO_Port, &GPIO_InitStruct);
 218              		.loc 1 764 3 is_stmt 1 view .LVU63
 219 00f2 07A9     		add	r1, sp, #28
 220 00f4 4FF09040 		mov	r0, #1207959552
 221 00f8 FFF7FEFF 		bl	HAL_GPIO_Init
 222              	.LVL5:
 765:Core/Src/main.c **** 
 766:Core/Src/main.c ****   /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
 767:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 223              		.loc 1 767 3 view .LVU64
 224              		.loc 1 767 23 is_stmt 0 view .LVU65
 225 00fc 44F28103 		movw	r3, #16513
 226 0100 0793     		str	r3, [sp, #28]
 768:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 227              		.loc 1 768 3 is_stmt 1 view .LVU66
 228              		.loc 1 768 24 is_stmt 0 view .LVU67
 229 0102 0895     		str	r5, [sp, #32]
 769:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 230              		.loc 1 769 3 is_stmt 1 view .LVU68
 231              		.loc 1 769 24 is_stmt 0 view .LVU69
 232 0104 0994     		str	r4, [sp, #36]
 770:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 233              		.loc 1 770 3 is_stmt 1 view .LVU70
 234              		.loc 1 770 25 is_stmt 0 view .LVU71
 235 0106 0A94     		str	r4, [sp, #40]
 771:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 236              		.loc 1 771 3 is_stmt 1 view .LVU72
 237 0108 07A9     		add	r1, sp, #28
 238 010a 4846     		mov	r0, r9
 239 010c FFF7FEFF 		bl	HAL_GPIO_Init
 240              	.LVL6:
 772:Core/Src/main.c **** 
 773:Core/Src/main.c ****   /*Configure GPIO pins : STLK_RX_Pin STLK_TX_Pin */
 774:Core/Src/main.c ****   GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 241              		.loc 1 774 3 view .LVU73
 242              		.loc 1 774 23 is_stmt 0 view .LVU74
 243 0110 4FF44073 		mov	r3, #768
 244 0114 0793     		str	r3, [sp, #28]
 775:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 245              		.loc 1 775 3 is_stmt 1 view .LVU75
 246              		.loc 1 775 24 is_stmt 0 view .LVU76
 247 0116 CDF82080 		str	r8, [sp, #32]
 776:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 248              		.loc 1 776 3 is_stmt 1 view .LVU77
 249              		.loc 1 776 24 is_stmt 0 view .LVU78
 250 011a 0994     		str	r4, [sp, #36]
 777:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
ARM GAS  /tmp/cc3tBNCB.s 			page 19


 251              		.loc 1 777 3 is_stmt 1 view .LVU79
 252              		.loc 1 777 25 is_stmt 0 view .LVU80
 253 011c 0A97     		str	r7, [sp, #40]
 778:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 254              		.loc 1 778 3 is_stmt 1 view .LVU81
 255              		.loc 1 778 29 is_stmt 0 view .LVU82
 256 011e 0723     		movs	r3, #7
 257 0120 0B93     		str	r3, [sp, #44]
 779:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 258              		.loc 1 779 3 is_stmt 1 view .LVU83
 259 0122 07A9     		add	r1, sp, #28
 260 0124 1748     		ldr	r0, .L3+16
 261 0126 FFF7FEFF 		bl	HAL_GPIO_Init
 262              	.LVL7:
 780:Core/Src/main.c **** 
 781:Core/Src/main.c ****   /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
 782:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 263              		.loc 1 782 3 view .LVU84
 264              		.loc 1 782 23 is_stmt 0 view .LVU85
 265 012a 4023     		movs	r3, #64
 266 012c 0793     		str	r3, [sp, #28]
 783:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 267              		.loc 1 783 3 is_stmt 1 view .LVU86
 268              		.loc 1 783 24 is_stmt 0 view .LVU87
 269 012e 0895     		str	r5, [sp, #32]
 784:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 270              		.loc 1 784 3 is_stmt 1 view .LVU88
 271              		.loc 1 784 24 is_stmt 0 view .LVU89
 272 0130 0994     		str	r4, [sp, #36]
 785:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 273              		.loc 1 785 3 is_stmt 1 view .LVU90
 274              		.loc 1 785 25 is_stmt 0 view .LVU91
 275 0132 0A94     		str	r4, [sp, #40]
 786:Core/Src/main.c ****   HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 276              		.loc 1 786 3 is_stmt 1 view .LVU92
 277 0134 07A9     		add	r1, sp, #28
 278 0136 3046     		mov	r0, r6
 279 0138 FFF7FEFF 		bl	HAL_GPIO_Init
 280              	.LVL8:
 787:Core/Src/main.c **** 
 788:Core/Src/main.c ****   /*Configure GPIO pin : USB_OverCurrent_Pin */
 789:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 281              		.loc 1 789 3 view .LVU93
 282              		.loc 1 789 23 is_stmt 0 view .LVU94
 283 013c 8023     		movs	r3, #128
 284 013e 0793     		str	r3, [sp, #28]
 790:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 285              		.loc 1 790 3 is_stmt 1 view .LVU95
 286              		.loc 1 790 24 is_stmt 0 view .LVU96
 287 0140 0894     		str	r4, [sp, #32]
 791:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 288              		.loc 1 791 3 is_stmt 1 view .LVU97
 289              		.loc 1 791 24 is_stmt 0 view .LVU98
 290 0142 0994     		str	r4, [sp, #36]
 792:Core/Src/main.c ****   HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 291              		.loc 1 792 3 is_stmt 1 view .LVU99
 292 0144 07A9     		add	r1, sp, #28
ARM GAS  /tmp/cc3tBNCB.s 			page 20


 293 0146 3046     		mov	r0, r6
 294 0148 FFF7FEFF 		bl	HAL_GPIO_Init
 295              	.LVL9:
 793:Core/Src/main.c **** 
 794:Core/Src/main.c ****   /* EXTI interrupt init*/
 795:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI2_TSC_IRQn, 0, 0);
 296              		.loc 1 795 3 view .LVU100
 297 014c 2246     		mov	r2, r4
 298 014e 2146     		mov	r1, r4
 299 0150 0820     		movs	r0, #8
 300 0152 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 301              	.LVL10:
 796:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI2_TSC_IRQn);
 302              		.loc 1 796 3 view .LVU101
 303 0156 0820     		movs	r0, #8
 304 0158 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 305              	.LVL11:
 797:Core/Src/main.c **** 
 798:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 306              		.loc 1 798 3 view .LVU102
 307 015c 2246     		mov	r2, r4
 308 015e 2146     		mov	r1, r4
 309 0160 0A20     		movs	r0, #10
 310 0162 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 311              	.LVL12:
 799:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 312              		.loc 1 799 3 view .LVU103
 313 0166 0A20     		movs	r0, #10
 314 0168 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 315              	.LVL13:
 800:Core/Src/main.c **** 
 801:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 802:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 803:Core/Src/main.c **** }
 316              		.loc 1 803 1 is_stmt 0 view .LVU104
 317 016c 0DB0     		add	sp, sp, #52
 318              	.LCFI2:
 319              		.cfi_def_cfa_offset 28
 320              		@ sp needed
 321 016e BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 322              	.L4:
 323 0172 00BF     		.align	2
 324              	.L3:
 325 0174 00100240 		.word	1073876992
 326 0178 00180048 		.word	1207965696
 327 017c 00100048 		.word	1207963648
 328 0180 00080048 		.word	1207961600
 329 0184 000C0048 		.word	1207962624
 330 0188 00040048 		.word	1207960576
 331              		.cfi_endproc
 332              	.LFE140:
 334              		.section	.text.MX_DMA_Init,"ax",%progbits
 335              		.align	1
 336              		.syntax unified
 337              		.thumb
 338              		.thumb_func
 339              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cc3tBNCB.s 			page 21


 341              	MX_DMA_Init:
 342              	.LFB139:
 706:Core/Src/main.c **** 
 343              		.loc 1 706 1 is_stmt 1 view -0
 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 8
 346              		@ frame_needed = 0, uses_anonymous_args = 0
 347 0000 00B5     		push	{lr}
 348              	.LCFI3:
 349              		.cfi_def_cfa_offset 4
 350              		.cfi_offset 14, -4
 351 0002 83B0     		sub	sp, sp, #12
 352              	.LCFI4:
 353              		.cfi_def_cfa_offset 16
 709:Core/Src/main.c **** 
 354              		.loc 1 709 3 view .LVU106
 355              	.LBB15:
 709:Core/Src/main.c **** 
 356              		.loc 1 709 3 view .LVU107
 709:Core/Src/main.c **** 
 357              		.loc 1 709 3 view .LVU108
 358 0004 0A4B     		ldr	r3, .L7
 359 0006 5A69     		ldr	r2, [r3, #20]
 360 0008 42F00102 		orr	r2, r2, #1
 361 000c 5A61     		str	r2, [r3, #20]
 709:Core/Src/main.c **** 
 362              		.loc 1 709 3 view .LVU109
 363 000e 5B69     		ldr	r3, [r3, #20]
 364 0010 03F00103 		and	r3, r3, #1
 365 0014 0193     		str	r3, [sp, #4]
 709:Core/Src/main.c **** 
 366              		.loc 1 709 3 view .LVU110
 367 0016 019B     		ldr	r3, [sp, #4]
 368              	.LBE15:
 713:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 369              		.loc 1 713 3 view .LVU111
 370 0018 0022     		movs	r2, #0
 371 001a 1146     		mov	r1, r2
 372 001c 0D20     		movs	r0, #13
 373 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 374              	.LVL14:
 714:Core/Src/main.c **** 
 375              		.loc 1 714 3 view .LVU112
 376 0022 0D20     		movs	r0, #13
 377 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 378              	.LVL15:
 716:Core/Src/main.c **** 
 379              		.loc 1 716 1 is_stmt 0 view .LVU113
 380 0028 03B0     		add	sp, sp, #12
 381              	.LCFI5:
 382              		.cfi_def_cfa_offset 4
 383              		@ sp needed
 384 002a 5DF804FB 		ldr	pc, [sp], #4
 385              	.L8:
 386 002e 00BF     		.align	2
 387              	.L7:
 388 0030 00100240 		.word	1073876992
ARM GAS  /tmp/cc3tBNCB.s 			page 22


 389              		.cfi_endproc
 390              	.LFE139:
 392              		.section	.text.delay_us,"ax",%progbits
 393              		.align	1
 394              		.global	delay_us
 395              		.syntax unified
 396              		.thumb
 397              		.thumb_func
 398              		.fpu fpv4-sp-d16
 400              	delay_us:
 401              	.LVL16:
 402              	.LFB130:
 319:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 403              		.loc 1 319 1 is_stmt 1 view -0
 404              		.cfi_startproc
 405              		@ args = 0, pretend = 0, frame = 0
 406              		@ frame_needed = 0, uses_anonymous_args = 0
 407              		@ link register save eliminated.
 322:Core/Src/main.c **** 	while (htim3.Instance->CNT < us) ;
 408              		.loc 1 322 3 view .LVU115
 409 0000 034B     		ldr	r3, .L11
 410 0002 1A68     		ldr	r2, [r3]
 411 0004 0023     		movs	r3, #0
 412 0006 5362     		str	r3, [r2, #36]
 323:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 413              		.loc 1 323 2 view .LVU116
 414              	.L10:
 323:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 415              		.loc 1 323 35 discriminator 1 view .LVU117
 323:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 416              		.loc 1 323 23 is_stmt 0 discriminator 1 view .LVU118
 417 0008 536A     		ldr	r3, [r2, #36]
 323:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 418              		.loc 1 323 8 discriminator 1 view .LVU119
 419 000a 8342     		cmp	r3, r0
 420 000c FCD3     		bcc	.L10
 325:Core/Src/main.c **** 
 421              		.loc 1 325 1 view .LVU120
 422 000e 7047     		bx	lr
 423              	.L12:
 424              		.align	2
 425              	.L11:
 426 0010 00000000 		.word	htim3
 427              		.cfi_endproc
 428              	.LFE130:
 430              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 431              		.align	1
 432              		.global	HAL_GPIO_EXTI_Callback
 433              		.syntax unified
 434              		.thumb
 435              		.thumb_func
 436              		.fpu fpv4-sp-d16
 438              	HAL_GPIO_EXTI_Callback:
 439              	.LVL17:
 440              	.LFB131:
 336:Core/Src/main.c ****         if(GPIO_Pin == GPIO_PIN_2)
 441              		.loc 1 336 1 is_stmt 1 view -0
ARM GAS  /tmp/cc3tBNCB.s 			page 23


 442              		.cfi_startproc
 443              		@ args = 0, pretend = 0, frame = 0
 444              		@ frame_needed = 0, uses_anonymous_args = 0
 336:Core/Src/main.c ****         if(GPIO_Pin == GPIO_PIN_2)
 445              		.loc 1 336 1 is_stmt 0 view .LVU122
 446 0000 10B5     		push	{r4, lr}
 447              	.LCFI6:
 448              		.cfi_def_cfa_offset 8
 449              		.cfi_offset 4, -8
 450              		.cfi_offset 14, -4
 451 0002 0446     		mov	r4, r0
 337:Core/Src/main.c ****         {
 452              		.loc 1 337 9 is_stmt 1 view .LVU123
 337:Core/Src/main.c ****         {
 453              		.loc 1 337 11 is_stmt 0 view .LVU124
 454 0004 0428     		cmp	r0, #4
 455 0006 02D0     		beq	.L17
 456              	.LVL18:
 457              	.L14:
 345:Core/Src/main.c ****         {
 458              		.loc 1 345 9 is_stmt 1 view .LVU125
 345:Core/Src/main.c ****         {
 459              		.loc 1 345 11 is_stmt 0 view .LVU126
 460 0008 102C     		cmp	r4, #16
 461 000a 0ED0     		beq	.L18
 462              	.L13:
 352:Core/Src/main.c **** 
 463              		.loc 1 352 1 view .LVU127
 464 000c 10BD     		pop	{r4, pc}
 465              	.LVL19:
 466              	.L17:
 339:Core/Src/main.c ****             flag2_irq = 1;
 467              		.loc 1 339 13 is_stmt 1 view .LVU128
 339:Core/Src/main.c ****             flag2_irq = 1;
 468              		.loc 1 339 24 is_stmt 0 view .LVU129
 469 000e 0E4B     		ldr	r3, .L19
 470 0010 0022     		movs	r2, #0
 471 0012 1A70     		strb	r2, [r3]
 340:Core/Src/main.c ****             time2_irq = HAL_GetTick();
 472              		.loc 1 340 13 is_stmt 1 view .LVU130
 340:Core/Src/main.c ****             time2_irq = HAL_GetTick();
 473              		.loc 1 340 23 is_stmt 0 view .LVU131
 474 0014 0D4B     		ldr	r3, .L19+4
 475 0016 0122     		movs	r2, #1
 476 0018 1A70     		strb	r2, [r3]
 341:Core/Src/main.c ****             HAL_NVIC_DisableIRQ(EXTI2_TSC_IRQn);
 477              		.loc 1 341 13 is_stmt 1 view .LVU132
 341:Core/Src/main.c ****             HAL_NVIC_DisableIRQ(EXTI2_TSC_IRQn);
 478              		.loc 1 341 25 is_stmt 0 view .LVU133
 479 001a FFF7FEFF 		bl	HAL_GetTick
 480              	.LVL20:
 341:Core/Src/main.c ****             HAL_NVIC_DisableIRQ(EXTI2_TSC_IRQn);
 481              		.loc 1 341 23 view .LVU134
 482 001e 0C4B     		ldr	r3, .L19+8
 483 0020 1860     		str	r0, [r3]
 342:Core/Src/main.c ****         }
 484              		.loc 1 342 13 is_stmt 1 view .LVU135
ARM GAS  /tmp/cc3tBNCB.s 			page 24


 485 0022 0820     		movs	r0, #8
 486 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 487              	.LVL21:
 488 0028 EEE7     		b	.L14
 489              	.L18:
 347:Core/Src/main.c ****             flag1_irq = 1;
 490              		.loc 1 347 13 view .LVU136
 347:Core/Src/main.c ****             flag1_irq = 1;
 491              		.loc 1 347 24 is_stmt 0 view .LVU137
 492 002a 0A4B     		ldr	r3, .L19+12
 493 002c 0022     		movs	r2, #0
 494 002e 1A70     		strb	r2, [r3]
 348:Core/Src/main.c ****             time1_irq = HAL_GetTick();
 495              		.loc 1 348 13 is_stmt 1 view .LVU138
 348:Core/Src/main.c ****             time1_irq = HAL_GetTick();
 496              		.loc 1 348 23 is_stmt 0 view .LVU139
 497 0030 094B     		ldr	r3, .L19+16
 498 0032 0122     		movs	r2, #1
 499 0034 1A70     		strb	r2, [r3]
 349:Core/Src/main.c ****             HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 500              		.loc 1 349 13 is_stmt 1 view .LVU140
 349:Core/Src/main.c ****             HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 501              		.loc 1 349 25 is_stmt 0 view .LVU141
 502 0036 FFF7FEFF 		bl	HAL_GetTick
 503              	.LVL22:
 349:Core/Src/main.c ****             HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 504              		.loc 1 349 23 view .LVU142
 505 003a 084B     		ldr	r3, .L19+20
 506 003c 1860     		str	r0, [r3]
 350:Core/Src/main.c ****         }
 507              		.loc 1 350 13 is_stmt 1 view .LVU143
 508 003e 0A20     		movs	r0, #10
 509 0040 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 510              	.LVL23:
 352:Core/Src/main.c **** 
 511              		.loc 1 352 1 is_stmt 0 view .LVU144
 512 0044 E2E7     		b	.L13
 513              	.L20:
 514 0046 00BF     		.align	2
 515              	.L19:
 516 0048 00000000 		.word	.LANCHOR0
 517 004c 00000000 		.word	.LANCHOR1
 518 0050 00000000 		.word	.LANCHOR2
 519 0054 00000000 		.word	.LANCHOR3
 520 0058 00000000 		.word	.LANCHOR4
 521 005c 00000000 		.word	.LANCHOR5
 522              		.cfi_endproc
 523              	.LFE131:
 525              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 526              		.align	1
 527              		.global	HAL_TIM_PeriodElapsedCallback
 528              		.syntax unified
 529              		.thumb
 530              		.thumb_func
 531              		.fpu fpv4-sp-d16
 533              	HAL_TIM_PeriodElapsedCallback:
 534              	.LVL24:
ARM GAS  /tmp/cc3tBNCB.s 			page 25


 535              	.LFB132:
 356:Core/Src/main.c ****         if(htim->Instance == TIM1) //check if the interrupt comes from TIM1
 536              		.loc 1 356 1 is_stmt 1 view -0
 537              		.cfi_startproc
 538              		@ args = 0, pretend = 0, frame = 0
 539              		@ frame_needed = 0, uses_anonymous_args = 0
 356:Core/Src/main.c ****         if(htim->Instance == TIM1) //check if the interrupt comes from TIM1
 540              		.loc 1 356 1 is_stmt 0 view .LVU146
 541 0000 08B5     		push	{r3, lr}
 542              	.LCFI7:
 543              		.cfi_def_cfa_offset 8
 544              		.cfi_offset 3, -8
 545              		.cfi_offset 14, -4
 357:Core/Src/main.c ****         {
 546              		.loc 1 357 9 is_stmt 1 view .LVU147
 357:Core/Src/main.c ****         {
 547              		.loc 1 357 16 is_stmt 0 view .LVU148
 548 0002 0268     		ldr	r2, [r0]
 357:Core/Src/main.c ****         {
 549              		.loc 1 357 11 view .LVU149
 550 0004 314B     		ldr	r3, .L31
 551 0006 9A42     		cmp	r2, r3
 552 0008 00D0     		beq	.L27
 553              	.LVL25:
 554              	.L21:
 394:Core/Src/main.c **** 
 555              		.loc 1 394 1 view .LVU150
 556 000a 08BD     		pop	{r3, pc}
 557              	.LVL26:
 558              	.L27:
 559              	.LBB16:
 360:Core/Src/main.c **** 
 560              		.loc 1 360 13 is_stmt 1 view .LVU151
 561 000c 0022     		movs	r2, #0
 562 000e 0221     		movs	r1, #2
 563 0010 4FF09040 		mov	r0, #1207959552
 564              	.LVL27:
 360:Core/Src/main.c **** 
 565              		.loc 1 360 13 is_stmt 0 view .LVU152
 566 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 567              	.LVL28:
 362:Core/Src/main.c ****                 delay_us(28);
 568              		.loc 1 362 13 is_stmt 1 view .LVU153
 362:Core/Src/main.c ****                 delay_us(28);
 569              		.loc 1 362 21 is_stmt 0 view .LVU154
 570 0018 2D4B     		ldr	r3, .L31+4
 571 001a 1A88     		ldrh	r2, [r3]
 362:Core/Src/main.c ****                 delay_us(28);
 572              		.loc 1 362 15 view .LVU155
 573 001c 40F23913 		movw	r3, #313
 574 0020 9A42     		cmp	r2, r3
 575 0022 21D0     		beq	.L28
 576              	.L23:
 372:Core/Src/main.c ****             HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 1);
 577              		.loc 1 372 13 is_stmt 1 view .LVU156
 578 0024 0420     		movs	r0, #4
 579 0026 FFF7FEFF 		bl	delay_us
ARM GAS  /tmp/cc3tBNCB.s 			page 26


 580              	.LVL29:
 373:Core/Src/main.c ****             delay_us(7);
 581              		.loc 1 373 13 view .LVU157
 582 002a 0122     		movs	r2, #1
 583 002c 0221     		movs	r1, #2
 584 002e 4FF09040 		mov	r0, #1207959552
 585 0032 FFF7FEFF 		bl	HAL_GPIO_WritePin
 586              	.LVL30:
 374:Core/Src/main.c **** 
 587              		.loc 1 374 13 view .LVU158
 588 0036 0720     		movs	r0, #7
 589 0038 FFF7FEFF 		bl	delay_us
 590              	.LVL31:
 376:Core/Src/main.c **** 
 591              		.loc 1 376 13 view .LVU159
 376:Core/Src/main.c **** 
 592              		.loc 1 376 51 is_stmt 0 view .LVU160
 593 003c 244B     		ldr	r3, .L31+4
 594 003e 1B88     		ldrh	r3, [r3]
 595 0040 283B     		subs	r3, r3, #40
 376:Core/Src/main.c **** 
 596              		.loc 1 376 57 view .LVU161
 597 0042 03EB4301 		add	r1, r3, r3, lsl #1
 598 0046 C3EBC101 		rsb	r1, r3, r1, lsl #3
 376:Core/Src/main.c **** 
 599              		.loc 1 376 22 view .LVU162
 600 004a 224A     		ldr	r2, .L31+8
 601 004c 1144     		add	r1, r1, r2
 602              	.LVL32:
 378:Core/Src/main.c ****                 if(HAL_SPI_Transmit_DMA(&hspi1, line_pointer, 23)
 603              		.loc 1 378 13 is_stmt 1 view .LVU163
 378:Core/Src/main.c ****                 if(HAL_SPI_Transmit_DMA(&hspi1, line_pointer, 23)
 604              		.loc 1 378 27 is_stmt 0 view .LVU164
 605 004e 9BB2     		uxth	r3, r3
 378:Core/Src/main.c ****                 if(HAL_SPI_Transmit_DMA(&hspi1, line_pointer, 23)
 606              		.loc 1 378 15 view .LVU165
 607 0050 F92B     		cmp	r3, #249
 608 0052 2CD9     		bls	.L29
 609              	.LVL33:
 610              	.L24:
 388:Core/Src/main.c ****                 line = 0;
 611              		.loc 1 388 13 is_stmt 1 view .LVU166
 388:Core/Src/main.c ****                 line = 0;
 612              		.loc 1 388 21 is_stmt 0 view .LVU167
 613 0054 1E4B     		ldr	r3, .L31+4
 614 0056 1B88     		ldrh	r3, [r3]
 388:Core/Src/main.c ****                 line = 0;
 615              		.loc 1 388 15 view .LVU168
 616 0058 40F23912 		movw	r2, #313
 617 005c 9342     		cmp	r3, r2
 618 005e 31D0     		beq	.L30
 392:Core/Src/main.c ****         }
 619              		.loc 1 392 13 is_stmt 1 view .LVU169
 620 0060 0133     		adds	r3, r3, #1
 621 0062 1B4A     		ldr	r2, .L31+4
 622 0064 1380     		strh	r3, [r2]	@ movhi
 623 0066 D0E7     		b	.L21
ARM GAS  /tmp/cc3tBNCB.s 			page 27


 624              	.L28:
 363:Core/Src/main.c ****                 HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 1);
 625              		.loc 1 363 17 view .LVU170
 626 0068 1C20     		movs	r0, #28
 627 006a FFF7FEFF 		bl	delay_us
 628              	.LVL34:
 364:Core/Src/main.c ****                 delay_us(4);
 629              		.loc 1 364 17 view .LVU171
 630 006e 0122     		movs	r2, #1
 631 0070 0221     		movs	r1, #2
 632 0072 4FF09040 		mov	r0, #1207959552
 633 0076 FFF7FEFF 		bl	HAL_GPIO_WritePin
 634              	.LVL35:
 365:Core/Src/main.c ****                 HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 0);
 635              		.loc 1 365 17 view .LVU172
 636 007a 0420     		movs	r0, #4
 637 007c FFF7FEFF 		bl	delay_us
 638              	.LVL36:
 366:Core/Src/main.c ****                 delay_us(28);
 639              		.loc 1 366 17 view .LVU173
 640 0080 0022     		movs	r2, #0
 641 0082 0221     		movs	r1, #2
 642 0084 4FF09040 		mov	r0, #1207959552
 643 0088 FFF7FEFF 		bl	HAL_GPIO_WritePin
 644              	.LVL37:
 367:Core/Src/main.c ****                 HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 1);
 645              		.loc 1 367 17 view .LVU174
 646 008c 1C20     		movs	r0, #28
 647 008e FFF7FEFF 		bl	delay_us
 648              	.LVL38:
 368:Core/Src/main.c ****                 delay_us(3);
 649              		.loc 1 368 17 view .LVU175
 650 0092 0122     		movs	r2, #1
 651 0094 0221     		movs	r1, #2
 652 0096 4FF09040 		mov	r0, #1207959552
 653 009a FFF7FEFF 		bl	HAL_GPIO_WritePin
 654              	.LVL39:
 369:Core/Src/main.c ****                 __HAL_TIM_SET_COUNTER(&htim1, 0);
 655              		.loc 1 369 17 view .LVU176
 656 009e 0320     		movs	r0, #3
 657 00a0 FFF7FEFF 		bl	delay_us
 658              	.LVL40:
 370:Core/Src/main.c ****             }
 659              		.loc 1 370 17 view .LVU177
 660 00a4 0C4B     		ldr	r3, .L31+12
 661 00a6 1B68     		ldr	r3, [r3]
 662 00a8 0022     		movs	r2, #0
 663 00aa 5A62     		str	r2, [r3, #36]
 664 00ac BAE7     		b	.L23
 665              	.LVL41:
 666              	.L29:
 379:Core/Src/main.c ****                   != HAL_OK) {
 667              		.loc 1 379 17 view .LVU178
 379:Core/Src/main.c ****                   != HAL_OK) {
 668              		.loc 1 379 20 is_stmt 0 view .LVU179
 669 00ae 1722     		movs	r2, #23
 670 00b0 0A48     		ldr	r0, .L31+16
ARM GAS  /tmp/cc3tBNCB.s 			page 28


 671 00b2 FFF7FEFF 		bl	HAL_SPI_Transmit_DMA
 672              	.LVL42:
 379:Core/Src/main.c ****                   != HAL_OK) {
 673              		.loc 1 379 19 view .LVU180
 674 00b6 0028     		cmp	r0, #0
 675 00b8 CCD0     		beq	.L24
 381:Core/Src/main.c ****                       HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 676              		.loc 1 381 19 is_stmt 1 view .LVU181
 382:Core/Src/main.c ****                       break;
 677              		.loc 1 382 23 view .LVU182
 678 00ba 8021     		movs	r1, #128
 679 00bc 0848     		ldr	r0, .L31+20
 680 00be FFF7FEFF 		bl	HAL_GPIO_TogglePin
 681              	.LVL43:
 383:Core/Src/main.c ****                   }
 682              		.loc 1 383 23 view .LVU183
 683 00c2 C7E7     		b	.L24
 684              	.L30:
 389:Core/Src/main.c ****                 return;
 685              		.loc 1 389 17 view .LVU184
 389:Core/Src/main.c ****                 return;
 686              		.loc 1 389 22 is_stmt 0 view .LVU185
 687 00c4 024B     		ldr	r3, .L31+4
 688 00c6 0022     		movs	r2, #0
 689 00c8 1A80     		strh	r2, [r3]	@ movhi
 390:Core/Src/main.c ****             }
 690              		.loc 1 390 17 is_stmt 1 view .LVU186
 691 00ca 9EE7     		b	.L21
 692              	.L32:
 693              		.align	2
 694              	.L31:
 695 00cc 002C0140 		.word	1073818624
 696 00d0 00000000 		.word	.LANCHOR6
 697 00d4 00000000 		.word	image
 698 00d8 00000000 		.word	htim1
 699 00dc 00000000 		.word	hspi1
 700 00e0 00040048 		.word	1207960576
 701              	.LBE16:
 702              		.cfi_endproc
 703              	.LFE132:
 705              		.section	.text.draw_rect,"ax",%progbits
 706              		.align	1
 707              		.global	draw_rect
 708              		.syntax unified
 709              		.thumb
 710              		.thumb_func
 711              		.fpu fpv4-sp-d16
 713              	draw_rect:
 714              	.LVL44:
 715              	.LFB133:
 396:Core/Src/main.c ****     for(int i = y; i < y + height; ++i) {
 716              		.loc 1 396 73 view -0
 717              		.cfi_startproc
 718              		@ args = 0, pretend = 0, frame = 0
 719              		@ frame_needed = 0, uses_anonymous_args = 0
 396:Core/Src/main.c ****     for(int i = y; i < y + height; ++i) {
 720              		.loc 1 396 73 is_stmt 0 view .LVU188
ARM GAS  /tmp/cc3tBNCB.s 			page 29


 721 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 722              	.LCFI8:
 723              		.cfi_def_cfa_offset 24
 724              		.cfi_offset 4, -24
 725              		.cfi_offset 5, -20
 726              		.cfi_offset 6, -16
 727              		.cfi_offset 7, -12
 728              		.cfi_offset 8, -8
 729              		.cfi_offset 14, -4
 730 0004 8046     		mov	r8, r0
 397:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 731              		.loc 1 397 5 is_stmt 1 view .LVU189
 732              	.LBB17:
 397:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 733              		.loc 1 397 9 view .LVU190
 397:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 734              		.loc 1 397 13 is_stmt 0 view .LVU191
 735 0006 8E46     		mov	lr, r1
 736              	.LVL45:
 397:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 737              		.loc 1 397 5 view .LVU192
 738 0008 22E0     		b	.L34
 739              	.LVL46:
 740              	.L37:
 741              	.LBB18:
 402:Core/Src/main.c ****         }
 742              		.loc 1 402 35 view .LVU193
 743 000a 01EB4105 		add	r5, r1, r1, lsl #1
 744 000e C1EBC505 		rsb	r5, r1, r5, lsl #3
 745 0012 05EBE605 		add	r5, r5, r6, asr #3
 402:Core/Src/main.c ****         }
 746              		.loc 1 402 47 view .LVU194
 747 0016 6642     		rsbs	r6, r4, #0
 748 0018 04F00707 		and	r7, r4, #7
 749 001c 06F00706 		and	r6, r6, #7
 750 0020 58BF     		it	pl
 751 0022 7742     		rsbpl	r7, r6, #0
 402:Core/Src/main.c ****         }
 752              		.loc 1 402 41 view .LVU195
 753 0024 0126     		movs	r6, #1
 754 0026 06FA07F7 		lsl	r7, r6, r7
 402:Core/Src/main.c ****         }
 755              		.loc 1 402 35 view .LVU196
 756 002a 0E48     		ldr	r0, .L43
 757 002c 465D     		ldrb	r6, [r0, r5]	@ zero_extendqisi2
 758 002e 3E43     		orrs	r6, r6, r7
 759 0030 4655     		strb	r6, [r0, r5]
 760              	.L36:
 398:Core/Src/main.c ****             if(j / 8 == 19) {
 761              		.loc 1 398 39 discriminator 2 view .LVU197
 762 0032 0134     		adds	r4, r4, #1
 763              	.LVL47:
 764              	.L35:
 398:Core/Src/main.c ****             if(j / 8 == 19) {
 765              		.loc 1 398 30 discriminator 1 view .LVU198
 766 0034 02EB0C05 		add	r5, r2, ip
 398:Core/Src/main.c ****             if(j / 8 == 19) {
ARM GAS  /tmp/cc3tBNCB.s 			page 30


 767              		.loc 1 398 9 discriminator 1 view .LVU199
 768 0038 A542     		cmp	r5, r4
 769 003a 08DD     		ble	.L41
 399:Core/Src/main.c ****               continue;
 770              		.loc 1 399 13 is_stmt 1 view .LVU200
 399:Core/Src/main.c ****               continue;
 771              		.loc 1 399 22 is_stmt 0 view .LVU201
 772 003c A4F19805 		sub	r5, r4, #152
 399:Core/Src/main.c ****               continue;
 773              		.loc 1 399 15 view .LVU202
 774 0040 072D     		cmp	r5, #7
 775 0042 F6D9     		bls	.L36
 402:Core/Src/main.c ****         }
 776              		.loc 1 402 13 is_stmt 1 view .LVU203
 402:Core/Src/main.c ****         }
 777              		.loc 1 402 30 is_stmt 0 view .LVU204
 778 0044 2646     		mov	r6, r4
 779 0046 002C     		cmp	r4, #0
 780 0048 DFDA     		bge	.L37
 781 004a E61D     		adds	r6, r4, #7
 782 004c DDE7     		b	.L37
 783              	.L41:
 784              	.LBE18:
 397:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 785              		.loc 1 397 36 discriminator 2 view .LVU205
 786 004e 0131     		adds	r1, r1, #1
 787              	.LVL48:
 788              	.L34:
 397:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 789              		.loc 1 397 26 discriminator 1 view .LVU206
 790 0050 03EB0E04 		add	r4, r3, lr
 397:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 791              		.loc 1 397 5 discriminator 1 view .LVU207
 792 0054 8C42     		cmp	r4, r1
 793 0056 02DD     		ble	.L42
 398:Core/Src/main.c ****             if(j / 8 == 19) {
 794              		.loc 1 398 9 is_stmt 1 view .LVU208
 795              	.LBB19:
 398:Core/Src/main.c ****             if(j / 8 == 19) {
 796              		.loc 1 398 13 view .LVU209
 398:Core/Src/main.c ****             if(j / 8 == 19) {
 797              		.loc 1 398 17 is_stmt 0 view .LVU210
 798 0058 C446     		mov	ip, r8
 799              	.LVL49:
 398:Core/Src/main.c ****             if(j / 8 == 19) {
 800              		.loc 1 398 17 view .LVU211
 801 005a 4446     		mov	r4, r8
 398:Core/Src/main.c ****             if(j / 8 == 19) {
 802              		.loc 1 398 9 view .LVU212
 803 005c EAE7     		b	.L35
 804              	.LVL50:
 805              	.L42:
 398:Core/Src/main.c ****             if(j / 8 == 19) {
 806              		.loc 1 398 9 view .LVU213
 807              	.LBE19:
 808              	.LBE17:
 405:Core/Src/main.c **** 
ARM GAS  /tmp/cc3tBNCB.s 			page 31


 809              		.loc 1 405 1 view .LVU214
 810 005e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 811              	.L44:
 812 0062 00BF     		.align	2
 813              	.L43:
 814 0064 00000000 		.word	image
 815              		.cfi_endproc
 816              	.LFE133:
 818              		.section	.text.Error_Handler,"ax",%progbits
 819              		.align	1
 820              		.global	Error_Handler
 821              		.syntax unified
 822              		.thumb
 823              		.thumb_func
 824              		.fpu fpv4-sp-d16
 826              	Error_Handler:
 827              	.LFB141:
 804:Core/Src/main.c **** 
 805:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 806:Core/Src/main.c **** 
 807:Core/Src/main.c **** /* USER CODE END 4 */
 808:Core/Src/main.c **** 
 809:Core/Src/main.c **** /**
 810:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 811:Core/Src/main.c ****   * @retval None
 812:Core/Src/main.c ****   */
 813:Core/Src/main.c **** void Error_Handler(void)
 814:Core/Src/main.c **** {
 828              		.loc 1 814 1 is_stmt 1 view -0
 829              		.cfi_startproc
 830              		@ Volatile: function does not return.
 831              		@ args = 0, pretend = 0, frame = 0
 832              		@ frame_needed = 0, uses_anonymous_args = 0
 833 0000 08B5     		push	{r3, lr}
 834              	.LCFI9:
 835              		.cfi_def_cfa_offset 8
 836              		.cfi_offset 3, -8
 837              		.cfi_offset 14, -4
 815:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 816:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 817:Core/Src/main.c ****   __disable_irq();
 838              		.loc 1 817 3 view .LVU216
 839              	.LBB20:
 840              	.LBI20:
 841              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
ARM GAS  /tmp/cc3tBNCB.s 			page 32


  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc3tBNCB.s 			page 33


  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
ARM GAS  /tmp/cc3tBNCB.s 			page 34


 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 842              		.loc 2 140 27 view .LVU217
 843              	.LBB21:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 844              		.loc 2 142 3 view .LVU218
 845              		.syntax unified
 846              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 847 0002 72B6     		cpsid i
 848              	@ 0 "" 2
 849              		.thumb
 850              		.syntax unified
 851              	.L46:
 852              	.LBE21:
 853              	.LBE20:
 818:Core/Src/main.c ****   while (1)
 854              		.loc 1 818 3 discriminator 1 view .LVU219
 819:Core/Src/main.c ****   {
 820:Core/Src/main.c ****     HAL_Delay(500);
 855              		.loc 1 820 5 discriminator 1 view .LVU220
 856 0004 4FF4FA70 		mov	r0, #500
 857 0008 FFF7FEFF 		bl	HAL_Delay
 858              	.LVL51:
 821:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 859              		.loc 1 821 5 discriminator 1 view .LVU221
 860 000c 064C     		ldr	r4, .L48
 861 000e 0121     		movs	r1, #1
 862 0010 2046     		mov	r0, r4
 863 0012 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 864              	.LVL52:
 822:Core/Src/main.c ****     HAL_Delay(500);
 865              		.loc 1 822 5 discriminator 1 view .LVU222
 866 0016 4FF4FA70 		mov	r0, #500
 867 001a FFF7FEFF 		bl	HAL_Delay
 868              	.LVL53:
 823:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 869              		.loc 1 823 5 discriminator 1 view .LVU223
 870 001e 0121     		movs	r1, #1
 871 0020 2046     		mov	r0, r4
 872 0022 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 873              	.LVL54:
 874 0026 EDE7     		b	.L46
 875              	.L49:
 876              		.align	2
ARM GAS  /tmp/cc3tBNCB.s 			page 35


 877              	.L48:
 878 0028 00040048 		.word	1207960576
 879              		.cfi_endproc
 880              	.LFE141:
 882              		.section	.text.MX_SPI1_Init,"ax",%progbits
 883              		.align	1
 884              		.syntax unified
 885              		.thumb
 886              		.thumb_func
 887              		.fpu fpv4-sp-d16
 889              	MX_SPI1_Init:
 890              	.LFB136:
 576:Core/Src/main.c **** 
 891              		.loc 1 576 1 view -0
 892              		.cfi_startproc
 893              		@ args = 0, pretend = 0, frame = 0
 894              		@ frame_needed = 0, uses_anonymous_args = 0
 895 0000 08B5     		push	{r3, lr}
 896              	.LCFI10:
 897              		.cfi_def_cfa_offset 8
 898              		.cfi_offset 3, -8
 899              		.cfi_offset 14, -4
 586:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 900              		.loc 1 586 3 view .LVU225
 586:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 901              		.loc 1 586 18 is_stmt 0 view .LVU226
 902 0002 1148     		ldr	r0, .L54
 903 0004 114B     		ldr	r3, .L54+4
 904 0006 0360     		str	r3, [r0]
 587:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 905              		.loc 1 587 3 is_stmt 1 view .LVU227
 587:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 906              		.loc 1 587 19 is_stmt 0 view .LVU228
 907 0008 4FF48273 		mov	r3, #260
 908 000c 4360     		str	r3, [r0, #4]
 588:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 909              		.loc 1 588 3 is_stmt 1 view .LVU229
 588:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 910              		.loc 1 588 24 is_stmt 0 view .LVU230
 911 000e 4FF40043 		mov	r3, #32768
 912 0012 8360     		str	r3, [r0, #8]
 589:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 913              		.loc 1 589 3 is_stmt 1 view .LVU231
 589:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 914              		.loc 1 589 23 is_stmt 0 view .LVU232
 915 0014 4FF4E063 		mov	r3, #1792
 916 0018 C360     		str	r3, [r0, #12]
 590:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 917              		.loc 1 590 3 is_stmt 1 view .LVU233
 590:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 918              		.loc 1 590 26 is_stmt 0 view .LVU234
 919 001a 0023     		movs	r3, #0
 920 001c 0361     		str	r3, [r0, #16]
 591:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 921              		.loc 1 591 3 is_stmt 1 view .LVU235
 591:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 922              		.loc 1 591 23 is_stmt 0 view .LVU236
ARM GAS  /tmp/cc3tBNCB.s 			page 36


 923 001e 4361     		str	r3, [r0, #20]
 592:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 924              		.loc 1 592 3 is_stmt 1 view .LVU237
 592:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 925              		.loc 1 592 18 is_stmt 0 view .LVU238
 926 0020 4FF40072 		mov	r2, #512
 927 0024 8261     		str	r2, [r0, #24]
 593:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 928              		.loc 1 593 3 is_stmt 1 view .LVU239
 593:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 929              		.loc 1 593 32 is_stmt 0 view .LVU240
 930 0026 1822     		movs	r2, #24
 931 0028 C261     		str	r2, [r0, #28]
 594:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 932              		.loc 1 594 3 is_stmt 1 view .LVU241
 594:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 933              		.loc 1 594 23 is_stmt 0 view .LVU242
 934 002a 8022     		movs	r2, #128
 935 002c 0262     		str	r2, [r0, #32]
 595:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 936              		.loc 1 595 3 is_stmt 1 view .LVU243
 595:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 937              		.loc 1 595 21 is_stmt 0 view .LVU244
 938 002e 4362     		str	r3, [r0, #36]
 596:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 939              		.loc 1 596 3 is_stmt 1 view .LVU245
 596:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 940              		.loc 1 596 29 is_stmt 0 view .LVU246
 941 0030 8362     		str	r3, [r0, #40]
 597:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 942              		.loc 1 597 3 is_stmt 1 view .LVU247
 597:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 943              		.loc 1 597 28 is_stmt 0 view .LVU248
 944 0032 0722     		movs	r2, #7
 945 0034 C262     		str	r2, [r0, #44]
 598:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 946              		.loc 1 598 3 is_stmt 1 view .LVU249
 598:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 947              		.loc 1 598 24 is_stmt 0 view .LVU250
 948 0036 0363     		str	r3, [r0, #48]
 599:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 949              		.loc 1 599 3 is_stmt 1 view .LVU251
 599:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 950              		.loc 1 599 23 is_stmt 0 view .LVU252
 951 0038 4363     		str	r3, [r0, #52]
 600:Core/Src/main.c ****   {
 952              		.loc 1 600 3 is_stmt 1 view .LVU253
 600:Core/Src/main.c ****   {
 953              		.loc 1 600 7 is_stmt 0 view .LVU254
 954 003a FFF7FEFF 		bl	HAL_SPI_Init
 955              	.LVL55:
 600:Core/Src/main.c ****   {
 956              		.loc 1 600 6 view .LVU255
 957 003e 00B9     		cbnz	r0, .L53
 608:Core/Src/main.c **** 
 958              		.loc 1 608 1 view .LVU256
 959 0040 08BD     		pop	{r3, pc}
ARM GAS  /tmp/cc3tBNCB.s 			page 37


 960              	.L53:
 602:Core/Src/main.c ****   }
 961              		.loc 1 602 5 is_stmt 1 view .LVU257
 962 0042 FFF7FEFF 		bl	Error_Handler
 963              	.LVL56:
 964              	.L55:
 965 0046 00BF     		.align	2
 966              	.L54:
 967 0048 00000000 		.word	hspi1
 968 004c 00300140 		.word	1073819648
 969              		.cfi_endproc
 970              	.LFE136:
 972              		.section	.text.MX_TIM1_Init,"ax",%progbits
 973              		.align	1
 974              		.syntax unified
 975              		.thumb
 976              		.thumb_func
 977              		.fpu fpv4-sp-d16
 979              	MX_TIM1_Init:
 980              	.LFB137:
 616:Core/Src/main.c **** 
 981              		.loc 1 616 1 view -0
 982              		.cfi_startproc
 983              		@ args = 0, pretend = 0, frame = 32
 984              		@ frame_needed = 0, uses_anonymous_args = 0
 985 0000 00B5     		push	{lr}
 986              	.LCFI11:
 987              		.cfi_def_cfa_offset 4
 988              		.cfi_offset 14, -4
 989 0002 89B0     		sub	sp, sp, #36
 990              	.LCFI12:
 991              		.cfi_def_cfa_offset 40
 622:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 992              		.loc 1 622 3 view .LVU259
 622:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 993              		.loc 1 622 26 is_stmt 0 view .LVU260
 994 0004 0023     		movs	r3, #0
 995 0006 0493     		str	r3, [sp, #16]
 996 0008 0593     		str	r3, [sp, #20]
 997 000a 0693     		str	r3, [sp, #24]
 998 000c 0793     		str	r3, [sp, #28]
 623:Core/Src/main.c **** 
 999              		.loc 1 623 3 is_stmt 1 view .LVU261
 623:Core/Src/main.c **** 
 1000              		.loc 1 623 27 is_stmt 0 view .LVU262
 1001 000e 0193     		str	r3, [sp, #4]
 1002 0010 0293     		str	r3, [sp, #8]
 1003 0012 0393     		str	r3, [sp, #12]
 628:Core/Src/main.c ****   htim1.Init.Prescaler = 2303;
 1004              		.loc 1 628 3 is_stmt 1 view .LVU263
 628:Core/Src/main.c ****   htim1.Init.Prescaler = 2303;
 1005              		.loc 1 628 18 is_stmt 0 view .LVU264
 1006 0014 1448     		ldr	r0, .L64
 1007 0016 154A     		ldr	r2, .L64+4
 1008 0018 0260     		str	r2, [r0]
 629:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1009              		.loc 1 629 3 is_stmt 1 view .LVU265
ARM GAS  /tmp/cc3tBNCB.s 			page 38


 629:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1010              		.loc 1 629 24 is_stmt 0 view .LVU266
 1011 001a 40F6FF02 		movw	r2, #2303
 1012 001e 4260     		str	r2, [r0, #4]
 630:Core/Src/main.c ****   htim1.Init.Period = 1;
 1013              		.loc 1 630 3 is_stmt 1 view .LVU267
 630:Core/Src/main.c ****   htim1.Init.Period = 1;
 1014              		.loc 1 630 26 is_stmt 0 view .LVU268
 1015 0020 8360     		str	r3, [r0, #8]
 631:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1016              		.loc 1 631 3 is_stmt 1 view .LVU269
 631:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1017              		.loc 1 631 21 is_stmt 0 view .LVU270
 1018 0022 0122     		movs	r2, #1
 1019 0024 C260     		str	r2, [r0, #12]
 632:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1020              		.loc 1 632 3 is_stmt 1 view .LVU271
 632:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1021              		.loc 1 632 28 is_stmt 0 view .LVU272
 1022 0026 0361     		str	r3, [r0, #16]
 633:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1023              		.loc 1 633 3 is_stmt 1 view .LVU273
 633:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1024              		.loc 1 633 32 is_stmt 0 view .LVU274
 1025 0028 4361     		str	r3, [r0, #20]
 634:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1026              		.loc 1 634 3 is_stmt 1 view .LVU275
 634:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1027              		.loc 1 634 32 is_stmt 0 view .LVU276
 1028 002a 8361     		str	r3, [r0, #24]
 635:Core/Src/main.c ****   {
 1029              		.loc 1 635 3 is_stmt 1 view .LVU277
 635:Core/Src/main.c ****   {
 1030              		.loc 1 635 7 is_stmt 0 view .LVU278
 1031 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
 1032              	.LVL57:
 635:Core/Src/main.c ****   {
 1033              		.loc 1 635 6 view .LVU279
 1034 0030 98B9     		cbnz	r0, .L61
 639:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1035              		.loc 1 639 3 is_stmt 1 view .LVU280
 639:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1036              		.loc 1 639 34 is_stmt 0 view .LVU281
 1037 0032 4FF48053 		mov	r3, #4096
 1038 0036 0493     		str	r3, [sp, #16]
 640:Core/Src/main.c ****   {
 1039              		.loc 1 640 3 is_stmt 1 view .LVU282
 640:Core/Src/main.c ****   {
 1040              		.loc 1 640 7 is_stmt 0 view .LVU283
 1041 0038 04A9     		add	r1, sp, #16
 1042 003a 0B48     		ldr	r0, .L64
 1043 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1044              	.LVL58:
 640:Core/Src/main.c ****   {
 1045              		.loc 1 640 6 view .LVU284
 1046 0040 68B9     		cbnz	r0, .L62
 644:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
ARM GAS  /tmp/cc3tBNCB.s 			page 39


 1047              		.loc 1 644 3 is_stmt 1 view .LVU285
 644:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1048              		.loc 1 644 37 is_stmt 0 view .LVU286
 1049 0042 0023     		movs	r3, #0
 1050 0044 0193     		str	r3, [sp, #4]
 645:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1051              		.loc 1 645 3 is_stmt 1 view .LVU287
 645:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1052              		.loc 1 645 38 is_stmt 0 view .LVU288
 1053 0046 0293     		str	r3, [sp, #8]
 646:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1054              		.loc 1 646 3 is_stmt 1 view .LVU289
 646:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1055              		.loc 1 646 33 is_stmt 0 view .LVU290
 1056 0048 0393     		str	r3, [sp, #12]
 647:Core/Src/main.c ****   {
 1057              		.loc 1 647 3 is_stmt 1 view .LVU291
 647:Core/Src/main.c ****   {
 1058              		.loc 1 647 7 is_stmt 0 view .LVU292
 1059 004a 01A9     		add	r1, sp, #4
 1060 004c 0648     		ldr	r0, .L64
 1061 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1062              	.LVL59:
 647:Core/Src/main.c ****   {
 1063              		.loc 1 647 6 view .LVU293
 1064 0052 30B9     		cbnz	r0, .L63
 655:Core/Src/main.c **** 
 1065              		.loc 1 655 1 view .LVU294
 1066 0054 09B0     		add	sp, sp, #36
 1067              	.LCFI13:
 1068              		.cfi_remember_state
 1069              		.cfi_def_cfa_offset 4
 1070              		@ sp needed
 1071 0056 5DF804FB 		ldr	pc, [sp], #4
 1072              	.L61:
 1073              	.LCFI14:
 1074              		.cfi_restore_state
 637:Core/Src/main.c ****   }
 1075              		.loc 1 637 5 is_stmt 1 view .LVU295
 1076 005a FFF7FEFF 		bl	Error_Handler
 1077              	.LVL60:
 1078              	.L62:
 642:Core/Src/main.c ****   }
 1079              		.loc 1 642 5 view .LVU296
 1080 005e FFF7FEFF 		bl	Error_Handler
 1081              	.LVL61:
 1082              	.L63:
 649:Core/Src/main.c ****   }
 1083              		.loc 1 649 5 view .LVU297
 1084 0062 FFF7FEFF 		bl	Error_Handler
 1085              	.LVL62:
 1086              	.L65:
 1087 0066 00BF     		.align	2
 1088              	.L64:
 1089 0068 00000000 		.word	htim1
 1090 006c 002C0140 		.word	1073818624
 1091              		.cfi_endproc
ARM GAS  /tmp/cc3tBNCB.s 			page 40


 1092              	.LFE137:
 1094              		.section	.text.MX_TIM3_Init,"ax",%progbits
 1095              		.align	1
 1096              		.syntax unified
 1097              		.thumb
 1098              		.thumb_func
 1099              		.fpu fpv4-sp-d16
 1101              	MX_TIM3_Init:
 1102              	.LFB138:
 663:Core/Src/main.c **** 
 1103              		.loc 1 663 1 view -0
 1104              		.cfi_startproc
 1105              		@ args = 0, pretend = 0, frame = 32
 1106              		@ frame_needed = 0, uses_anonymous_args = 0
 1107 0000 00B5     		push	{lr}
 1108              	.LCFI15:
 1109              		.cfi_def_cfa_offset 4
 1110              		.cfi_offset 14, -4
 1111 0002 89B0     		sub	sp, sp, #36
 1112              	.LCFI16:
 1113              		.cfi_def_cfa_offset 40
 669:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1114              		.loc 1 669 3 view .LVU299
 669:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1115              		.loc 1 669 26 is_stmt 0 view .LVU300
 1116 0004 0023     		movs	r3, #0
 1117 0006 0493     		str	r3, [sp, #16]
 1118 0008 0593     		str	r3, [sp, #20]
 1119 000a 0693     		str	r3, [sp, #24]
 1120 000c 0793     		str	r3, [sp, #28]
 670:Core/Src/main.c **** 
 1121              		.loc 1 670 3 is_stmt 1 view .LVU301
 670:Core/Src/main.c **** 
 1122              		.loc 1 670 27 is_stmt 0 view .LVU302
 1123 000e 0193     		str	r3, [sp, #4]
 1124 0010 0293     		str	r3, [sp, #8]
 1125 0012 0393     		str	r3, [sp, #12]
 675:Core/Src/main.c ****   htim3.Init.Prescaler = 71;
 1126              		.loc 1 675 3 is_stmt 1 view .LVU303
 675:Core/Src/main.c ****   htim3.Init.Prescaler = 71;
 1127              		.loc 1 675 18 is_stmt 0 view .LVU304
 1128 0014 1348     		ldr	r0, .L74
 1129 0016 144A     		ldr	r2, .L74+4
 1130 0018 0260     		str	r2, [r0]
 676:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1131              		.loc 1 676 3 is_stmt 1 view .LVU305
 676:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1132              		.loc 1 676 24 is_stmt 0 view .LVU306
 1133 001a 4722     		movs	r2, #71
 1134 001c 4260     		str	r2, [r0, #4]
 677:Core/Src/main.c ****   htim3.Init.Period = 65535;
 1135              		.loc 1 677 3 is_stmt 1 view .LVU307
 677:Core/Src/main.c ****   htim3.Init.Period = 65535;
 1136              		.loc 1 677 26 is_stmt 0 view .LVU308
 1137 001e 8360     		str	r3, [r0, #8]
 678:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1138              		.loc 1 678 3 is_stmt 1 view .LVU309
ARM GAS  /tmp/cc3tBNCB.s 			page 41


 678:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1139              		.loc 1 678 21 is_stmt 0 view .LVU310
 1140 0020 4FF6FF72 		movw	r2, #65535
 1141 0024 C260     		str	r2, [r0, #12]
 679:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1142              		.loc 1 679 3 is_stmt 1 view .LVU311
 679:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1143              		.loc 1 679 28 is_stmt 0 view .LVU312
 1144 0026 0361     		str	r3, [r0, #16]
 680:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1145              		.loc 1 680 3 is_stmt 1 view .LVU313
 680:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1146              		.loc 1 680 32 is_stmt 0 view .LVU314
 1147 0028 8361     		str	r3, [r0, #24]
 681:Core/Src/main.c ****   {
 1148              		.loc 1 681 3 is_stmt 1 view .LVU315
 681:Core/Src/main.c ****   {
 1149              		.loc 1 681 7 is_stmt 0 view .LVU316
 1150 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1151              	.LVL63:
 681:Core/Src/main.c ****   {
 1152              		.loc 1 681 6 view .LVU317
 1153 002e 90B9     		cbnz	r0, .L71
 685:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1154              		.loc 1 685 3 is_stmt 1 view .LVU318
 685:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1155              		.loc 1 685 34 is_stmt 0 view .LVU319
 1156 0030 4FF48053 		mov	r3, #4096
 1157 0034 0493     		str	r3, [sp, #16]
 686:Core/Src/main.c ****   {
 1158              		.loc 1 686 3 is_stmt 1 view .LVU320
 686:Core/Src/main.c ****   {
 1159              		.loc 1 686 7 is_stmt 0 view .LVU321
 1160 0036 04A9     		add	r1, sp, #16
 1161 0038 0A48     		ldr	r0, .L74
 1162 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1163              	.LVL64:
 686:Core/Src/main.c ****   {
 1164              		.loc 1 686 6 view .LVU322
 1165 003e 60B9     		cbnz	r0, .L72
 690:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1166              		.loc 1 690 3 is_stmt 1 view .LVU323
 690:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1167              		.loc 1 690 37 is_stmt 0 view .LVU324
 1168 0040 0023     		movs	r3, #0
 1169 0042 0193     		str	r3, [sp, #4]
 691:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1170              		.loc 1 691 3 is_stmt 1 view .LVU325
 691:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1171              		.loc 1 691 33 is_stmt 0 view .LVU326
 1172 0044 0393     		str	r3, [sp, #12]
 692:Core/Src/main.c ****   {
 1173              		.loc 1 692 3 is_stmt 1 view .LVU327
 692:Core/Src/main.c ****   {
 1174              		.loc 1 692 7 is_stmt 0 view .LVU328
 1175 0046 01A9     		add	r1, sp, #4
 1176 0048 0648     		ldr	r0, .L74
ARM GAS  /tmp/cc3tBNCB.s 			page 42


 1177 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1178              	.LVL65:
 692:Core/Src/main.c ****   {
 1179              		.loc 1 692 6 view .LVU329
 1180 004e 30B9     		cbnz	r0, .L73
 700:Core/Src/main.c **** 
 1181              		.loc 1 700 1 view .LVU330
 1182 0050 09B0     		add	sp, sp, #36
 1183              	.LCFI17:
 1184              		.cfi_remember_state
 1185              		.cfi_def_cfa_offset 4
 1186              		@ sp needed
 1187 0052 5DF804FB 		ldr	pc, [sp], #4
 1188              	.L71:
 1189              	.LCFI18:
 1190              		.cfi_restore_state
 683:Core/Src/main.c ****   }
 1191              		.loc 1 683 5 is_stmt 1 view .LVU331
 1192 0056 FFF7FEFF 		bl	Error_Handler
 1193              	.LVL66:
 1194              	.L72:
 688:Core/Src/main.c ****   }
 1195              		.loc 1 688 5 view .LVU332
 1196 005a FFF7FEFF 		bl	Error_Handler
 1197              	.LVL67:
 1198              	.L73:
 694:Core/Src/main.c ****   }
 1199              		.loc 1 694 5 view .LVU333
 1200 005e FFF7FEFF 		bl	Error_Handler
 1201              	.LVL68:
 1202              	.L75:
 1203 0062 00BF     		.align	2
 1204              	.L74:
 1205 0064 00000000 		.word	htim3
 1206 0068 00040040 		.word	1073742848
 1207              		.cfi_endproc
 1208              	.LFE138:
 1210              		.section	.text.SystemClock_Config,"ax",%progbits
 1211              		.align	1
 1212              		.global	SystemClock_Config
 1213              		.syntax unified
 1214              		.thumb
 1215              		.thumb_func
 1216              		.fpu fpv4-sp-d16
 1218              	SystemClock_Config:
 1219              	.LFB135:
 528:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1220              		.loc 1 528 1 view -0
 1221              		.cfi_startproc
 1222              		@ args = 0, pretend = 0, frame = 152
 1223              		@ frame_needed = 0, uses_anonymous_args = 0
 1224 0000 00B5     		push	{lr}
 1225              	.LCFI19:
 1226              		.cfi_def_cfa_offset 4
 1227              		.cfi_offset 14, -4
 1228 0002 A7B0     		sub	sp, sp, #156
 1229              	.LCFI20:
ARM GAS  /tmp/cc3tBNCB.s 			page 43


 1230              		.cfi_def_cfa_offset 160
 529:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1231              		.loc 1 529 3 view .LVU335
 529:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1232              		.loc 1 529 22 is_stmt 0 view .LVU336
 1233 0004 2022     		movs	r2, #32
 1234 0006 0021     		movs	r1, #0
 1235 0008 1EA8     		add	r0, sp, #120
 1236 000a FFF7FEFF 		bl	memset
 1237              	.LVL69:
 530:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1238              		.loc 1 530 3 is_stmt 1 view .LVU337
 530:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1239              		.loc 1 530 22 is_stmt 0 view .LVU338
 1240 000e 0021     		movs	r1, #0
 1241 0010 1791     		str	r1, [sp, #92]
 1242 0012 1891     		str	r1, [sp, #96]
 1243 0014 1991     		str	r1, [sp, #100]
 1244 0016 1A91     		str	r1, [sp, #104]
 1245 0018 1B91     		str	r1, [sp, #108]
 531:Core/Src/main.c **** 
 1246              		.loc 1 531 3 is_stmt 1 view .LVU339
 531:Core/Src/main.c **** 
 1247              		.loc 1 531 28 is_stmt 0 view .LVU340
 1248 001a 5822     		movs	r2, #88
 1249 001c 01A8     		add	r0, sp, #4
 1250 001e FFF7FEFF 		bl	memset
 1251              	.LVL70:
 536:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 1252              		.loc 1 536 3 is_stmt 1 view .LVU341
 536:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 1253              		.loc 1 536 36 is_stmt 0 view .LVU342
 1254 0022 0123     		movs	r3, #1
 1255 0024 1C93     		str	r3, [sp, #112]
 537:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1256              		.loc 1 537 3 is_stmt 1 view .LVU343
 537:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1257              		.loc 1 537 30 is_stmt 0 view .LVU344
 1258 0026 4FF4A022 		mov	r2, #327680
 1259 002a 1D92     		str	r2, [sp, #116]
 538:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1260              		.loc 1 538 3 is_stmt 1 view .LVU345
 538:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1261              		.loc 1 538 30 is_stmt 0 view .LVU346
 1262 002c 1F93     		str	r3, [sp, #124]
 539:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1263              		.loc 1 539 3 is_stmt 1 view .LVU347
 539:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1264              		.loc 1 539 34 is_stmt 0 view .LVU348
 1265 002e 0223     		movs	r3, #2
 1266 0030 2293     		str	r3, [sp, #136]
 540:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 1267              		.loc 1 540 3 is_stmt 1 view .LVU349
 540:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 1268              		.loc 1 540 35 is_stmt 0 view .LVU350
 1269 0032 4FF48033 		mov	r3, #65536
 1270 0036 2393     		str	r3, [sp, #140]
ARM GAS  /tmp/cc3tBNCB.s 			page 44


 541:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 1271              		.loc 1 541 3 is_stmt 1 view .LVU351
 541:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 1272              		.loc 1 541 32 is_stmt 0 view .LVU352
 1273 0038 4FF4E013 		mov	r3, #1835008
 1274 003c 2493     		str	r3, [sp, #144]
 542:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1275              		.loc 1 542 3 is_stmt 1 view .LVU353
 543:Core/Src/main.c ****   {
 1276              		.loc 1 543 3 view .LVU354
 543:Core/Src/main.c ****   {
 1277              		.loc 1 543 7 is_stmt 0 view .LVU355
 1278 003e 1CA8     		add	r0, sp, #112
 1279 0040 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1280              	.LVL71:
 543:Core/Src/main.c ****   {
 1281              		.loc 1 543 6 view .LVU356
 1282 0044 C8B9     		cbnz	r0, .L81
 550:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1283              		.loc 1 550 3 is_stmt 1 view .LVU357
 550:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1284              		.loc 1 550 31 is_stmt 0 view .LVU358
 1285 0046 0F23     		movs	r3, #15
 1286 0048 1793     		str	r3, [sp, #92]
 552:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1287              		.loc 1 552 3 is_stmt 1 view .LVU359
 552:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1288              		.loc 1 552 34 is_stmt 0 view .LVU360
 1289 004a 0221     		movs	r1, #2
 1290 004c 1891     		str	r1, [sp, #96]
 553:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1291              		.loc 1 553 3 is_stmt 1 view .LVU361
 553:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1292              		.loc 1 553 35 is_stmt 0 view .LVU362
 1293 004e 0023     		movs	r3, #0
 1294 0050 1993     		str	r3, [sp, #100]
 554:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1295              		.loc 1 554 3 is_stmt 1 view .LVU363
 554:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1296              		.loc 1 554 36 is_stmt 0 view .LVU364
 1297 0052 4FF48062 		mov	r2, #1024
 1298 0056 1A92     		str	r2, [sp, #104]
 555:Core/Src/main.c **** 
 1299              		.loc 1 555 3 is_stmt 1 view .LVU365
 555:Core/Src/main.c **** 
 1300              		.loc 1 555 36 is_stmt 0 view .LVU366
 1301 0058 1B93     		str	r3, [sp, #108]
 557:Core/Src/main.c ****   {
 1302              		.loc 1 557 3 is_stmt 1 view .LVU367
 557:Core/Src/main.c ****   {
 1303              		.loc 1 557 7 is_stmt 0 view .LVU368
 1304 005a 17A8     		add	r0, sp, #92
 1305 005c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1306              	.LVL72:
 557:Core/Src/main.c ****   {
 1307              		.loc 1 557 6 view .LVU369
 1308 0060 68B9     		cbnz	r0, .L82
ARM GAS  /tmp/cc3tBNCB.s 			page 45


 561:Core/Src/main.c ****   PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 1309              		.loc 1 561 3 is_stmt 1 view .LVU370
 561:Core/Src/main.c ****   PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 1310              		.loc 1 561 38 is_stmt 0 view .LVU371
 1311 0062 094B     		ldr	r3, .L84
 1312 0064 0193     		str	r3, [sp, #4]
 562:Core/Src/main.c ****   PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 1313              		.loc 1 562 3 is_stmt 1 view .LVU372
 562:Core/Src/main.c ****   PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 1314              		.loc 1 562 36 is_stmt 0 view .LVU373
 1315 0066 0023     		movs	r3, #0
 1316 0068 0E93     		str	r3, [sp, #56]
 563:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1317              		.loc 1 563 3 is_stmt 1 view .LVU374
 563:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1318              		.loc 1 563 37 is_stmt 0 view .LVU375
 1319 006a 1093     		str	r3, [sp, #64]
 564:Core/Src/main.c ****   {
 1320              		.loc 1 564 3 is_stmt 1 view .LVU376
 564:Core/Src/main.c ****   {
 1321              		.loc 1 564 7 is_stmt 0 view .LVU377
 1322 006c 01A8     		add	r0, sp, #4
 1323 006e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1324              	.LVL73:
 564:Core/Src/main.c ****   {
 1325              		.loc 1 564 6 view .LVU378
 1326 0072 30B9     		cbnz	r0, .L83
 568:Core/Src/main.c **** 
 1327              		.loc 1 568 1 view .LVU379
 1328 0074 27B0     		add	sp, sp, #156
 1329              	.LCFI21:
 1330              		.cfi_remember_state
 1331              		.cfi_def_cfa_offset 4
 1332              		@ sp needed
 1333 0076 5DF804FB 		ldr	pc, [sp], #4
 1334              	.L81:
 1335              	.LCFI22:
 1336              		.cfi_restore_state
 545:Core/Src/main.c ****   }
 1337              		.loc 1 545 5 is_stmt 1 view .LVU380
 1338 007a FFF7FEFF 		bl	Error_Handler
 1339              	.LVL74:
 1340              	.L82:
 559:Core/Src/main.c ****   }
 1341              		.loc 1 559 5 view .LVU381
 1342 007e FFF7FEFF 		bl	Error_Handler
 1343              	.LVL75:
 1344              	.L83:
 566:Core/Src/main.c ****   }
 1345              		.loc 1 566 5 view .LVU382
 1346 0082 FFF7FEFF 		bl	Error_Handler
 1347              	.LVL76:
 1348              	.L85:
 1349 0086 00BF     		.align	2
 1350              	.L84:
 1351 0088 00102000 		.word	2101248
 1352              		.cfi_endproc
ARM GAS  /tmp/cc3tBNCB.s 			page 46


 1353              	.LFE135:
 1355              		.section	.text.main,"ax",%progbits
 1356              		.align	1
 1357              		.global	main
 1358              		.syntax unified
 1359              		.thumb
 1360              		.thumb_func
 1361              		.fpu fpv4-sp-d16
 1363              	main:
 1364              	.LFB134:
 414:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1365              		.loc 1 414 1 view -0
 1366              		.cfi_startproc
 1367              		@ args = 0, pretend = 0, frame = 0
 1368              		@ frame_needed = 0, uses_anonymous_args = 0
 1369 0000 70B5     		push	{r4, r5, r6, lr}
 1370              	.LCFI23:
 1371              		.cfi_def_cfa_offset 16
 1372              		.cfi_offset 4, -16
 1373              		.cfi_offset 5, -12
 1374              		.cfi_offset 6, -8
 1375              		.cfi_offset 14, -4
 1376 0002 82B0     		sub	sp, sp, #8
 1377              	.LCFI24:
 1378              		.cfi_def_cfa_offset 24
 422:Core/Src/main.c **** 
 1379              		.loc 1 422 3 view .LVU384
 1380 0004 FFF7FEFF 		bl	HAL_Init
 1381              	.LVL77:
 429:Core/Src/main.c **** 
 1382              		.loc 1 429 3 view .LVU385
 1383 0008 FFF7FEFF 		bl	SystemClock_Config
 1384              	.LVL78:
 436:Core/Src/main.c ****   MX_DMA_Init();
 1385              		.loc 1 436 3 view .LVU386
 1386 000c FFF7FEFF 		bl	MX_GPIO_Init
 1387              	.LVL79:
 437:Core/Src/main.c ****   MX_SPI1_Init();
 1388              		.loc 1 437 3 view .LVU387
 1389 0010 FFF7FEFF 		bl	MX_DMA_Init
 1390              	.LVL80:
 438:Core/Src/main.c ****   MX_TIM1_Init();
 1391              		.loc 1 438 3 view .LVU388
 1392 0014 FFF7FEFF 		bl	MX_SPI1_Init
 1393              	.LVL81:
 439:Core/Src/main.c ****   MX_TIM3_Init();
 1394              		.loc 1 439 3 view .LVU389
 1395 0018 FFF7FEFF 		bl	MX_TIM1_Init
 1396              	.LVL82:
 440:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1397              		.loc 1 440 3 view .LVU390
 1398 001c FFF7FEFF 		bl	MX_TIM3_Init
 1399              	.LVL83:
 442:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim1);
 1400              		.loc 1 442 3 view .LVU391
 1401 0020 7948     		ldr	r0, .L104
 1402 0022 FFF7FEFF 		bl	HAL_TIM_Base_Start
ARM GAS  /tmp/cc3tBNCB.s 			page 47


 1403              	.LVL84:
 443:Core/Src/main.c **** 
 1404              		.loc 1 443 3 view .LVU392
 1405 0026 7948     		ldr	r0, .L104+4
 1406 0028 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1407              	.LVL85:
 445:Core/Src/main.c ****   draw_picture(68, 16, 16, 16, two, &handle);
 1408              		.loc 1 445 3 view .LVU393
 1409 002c 784C     		ldr	r4, .L104+8
 1410 002e 0194     		str	r4, [sp, #4]
 1411 0030 784B     		ldr	r3, .L104+12
 1412 0032 0093     		str	r3, [sp]
 1413 0034 1023     		movs	r3, #16
 1414 0036 1A46     		mov	r2, r3
 1415 0038 0021     		movs	r1, #0
 1416 003a 4420     		movs	r0, #68
 1417 003c FFF7FEFF 		bl	draw_picture
 1418              	.LVL86:
 446:Core/Src/main.c ****   draw_picture(68, 32, 16, 16, three, &handle);
 1419              		.loc 1 446 3 view .LVU394
 1420 0040 0194     		str	r4, [sp, #4]
 1421 0042 754B     		ldr	r3, .L104+16
 1422 0044 0093     		str	r3, [sp]
 1423 0046 1023     		movs	r3, #16
 1424 0048 1A46     		mov	r2, r3
 1425 004a 1946     		mov	r1, r3
 1426 004c 4420     		movs	r0, #68
 1427 004e FFF7FEFF 		bl	draw_picture
 1428              	.LVL87:
 447:Core/Src/main.c ****   draw_picture(68, 48, 16, 16, four, &handle);
 1429              		.loc 1 447 3 view .LVU395
 1430 0052 0194     		str	r4, [sp, #4]
 1431 0054 714B     		ldr	r3, .L104+20
 1432 0056 0093     		str	r3, [sp]
 1433 0058 1023     		movs	r3, #16
 1434 005a 1A46     		mov	r2, r3
 1435 005c 2021     		movs	r1, #32
 1436 005e 4420     		movs	r0, #68
 1437 0060 FFF7FEFF 		bl	draw_picture
 1438              	.LVL88:
 448:Core/Src/main.c ****   draw_picture(68, 60, 16, 16, five, &handle);
 1439              		.loc 1 448 3 view .LVU396
 1440 0064 0194     		str	r4, [sp, #4]
 1441 0066 6E4B     		ldr	r3, .L104+24
 1442 0068 0093     		str	r3, [sp]
 1443 006a 1023     		movs	r3, #16
 1444 006c 1A46     		mov	r2, r3
 1445 006e 3021     		movs	r1, #48
 1446 0070 4420     		movs	r0, #68
 1447 0072 FFF7FEFF 		bl	draw_picture
 1448              	.LVL89:
 449:Core/Src/main.c ****   draw_picture(68, 76, 16, 16, six, &handle);
 1449              		.loc 1 449 3 view .LVU397
 1450 0076 0194     		str	r4, [sp, #4]
 1451 0078 6A4B     		ldr	r3, .L104+28
 1452 007a 0093     		str	r3, [sp]
 1453 007c 1023     		movs	r3, #16
ARM GAS  /tmp/cc3tBNCB.s 			page 48


 1454 007e 1A46     		mov	r2, r3
 1455 0080 3C21     		movs	r1, #60
 1456 0082 4420     		movs	r0, #68
 1457 0084 FFF7FEFF 		bl	draw_picture
 1458              	.LVL90:
 450:Core/Src/main.c ****   draw_picture(68, 92, 16, 16, seven, &handle);
 1459              		.loc 1 450 3 view .LVU398
 1460 0088 0194     		str	r4, [sp, #4]
 1461 008a 674B     		ldr	r3, .L104+32
 1462 008c 0093     		str	r3, [sp]
 1463 008e 1023     		movs	r3, #16
 1464 0090 1A46     		mov	r2, r3
 1465 0092 4C21     		movs	r1, #76
 1466 0094 4420     		movs	r0, #68
 1467 0096 FFF7FEFF 		bl	draw_picture
 1468              	.LVL91:
 451:Core/Src/main.c ****   draw_picture(68, 92, 16, 16, eight, &handle);
 1469              		.loc 1 451 3 view .LVU399
 1470 009a 0194     		str	r4, [sp, #4]
 1471 009c 634B     		ldr	r3, .L104+36
 1472 009e 0093     		str	r3, [sp]
 1473 00a0 1023     		movs	r3, #16
 1474 00a2 1A46     		mov	r2, r3
 1475 00a4 5C21     		movs	r1, #92
 1476 00a6 4420     		movs	r0, #68
 1477 00a8 FFF7FEFF 		bl	draw_picture
 1478              	.LVL92:
 452:Core/Src/main.c ****   draw_picture(68, 108, 16, 16, flag, &handle);
 1479              		.loc 1 452 3 view .LVU400
 1480 00ac 0194     		str	r4, [sp, #4]
 1481 00ae 604B     		ldr	r3, .L104+40
 1482 00b0 0093     		str	r3, [sp]
 1483 00b2 1023     		movs	r3, #16
 1484 00b4 1A46     		mov	r2, r3
 1485 00b6 5C21     		movs	r1, #92
 1486 00b8 4420     		movs	r0, #68
 1487 00ba FFF7FEFF 		bl	draw_picture
 1488              	.LVL93:
 453:Core/Src/main.c ****   draw_picture(68, 124, 16, 16, bomb, &handle);
 1489              		.loc 1 453 3 view .LVU401
 1490 00be 0194     		str	r4, [sp, #4]
 1491 00c0 5C4B     		ldr	r3, .L104+44
 1492 00c2 0093     		str	r3, [sp]
 1493 00c4 1023     		movs	r3, #16
 1494 00c6 1A46     		mov	r2, r3
 1495 00c8 6C21     		movs	r1, #108
 1496 00ca 4420     		movs	r0, #68
 1497 00cc FFF7FEFF 		bl	draw_picture
 1498              	.LVL94:
 454:Core/Src/main.c ****   draw_picture(68, 140, 16, 16, not_opened_cell, &handle);
 1499              		.loc 1 454 3 view .LVU402
 1500 00d0 0194     		str	r4, [sp, #4]
 1501 00d2 594B     		ldr	r3, .L104+48
 1502 00d4 0093     		str	r3, [sp]
 1503 00d6 1023     		movs	r3, #16
 1504 00d8 1A46     		mov	r2, r3
 1505 00da 7C21     		movs	r1, #124
ARM GAS  /tmp/cc3tBNCB.s 			page 49


 1506 00dc 4420     		movs	r0, #68
 1507 00de FFF7FEFF 		bl	draw_picture
 1508              	.LVL95:
 455:Core/Src/main.c ****   draw_picture(68, 156, 16, 16, selected_cell, &handle);
 1509              		.loc 1 455 3 view .LVU403
 1510 00e2 0194     		str	r4, [sp, #4]
 1511 00e4 554B     		ldr	r3, .L104+52
 1512 00e6 0093     		str	r3, [sp]
 1513 00e8 1023     		movs	r3, #16
 1514 00ea 1A46     		mov	r2, r3
 1515 00ec 8C21     		movs	r1, #140
 1516 00ee 4420     		movs	r0, #68
 1517 00f0 FFF7FEFF 		bl	draw_picture
 1518              	.LVL96:
 456:Core/Src/main.c **** 
 1519              		.loc 1 456 3 view .LVU404
 1520 00f4 0194     		str	r4, [sp, #4]
 1521 00f6 524B     		ldr	r3, .L104+56
 1522 00f8 0093     		str	r3, [sp]
 1523 00fa 1023     		movs	r3, #16
 1524 00fc 1A46     		mov	r2, r3
 1525 00fe 9C21     		movs	r1, #156
 1526 0100 4420     		movs	r0, #68
 1527 0102 FFF7FEFF 		bl	draw_picture
 1528              	.LVL97:
 462:Core/Src/main.c ****   while (1)
 1529              		.loc 1 462 3 view .LVU405
 462:Core/Src/main.c ****   while (1)
 1530              		.loc 1 462 19 is_stmt 0 view .LVU406
 1531 0106 0024     		movs	r4, #0
 462:Core/Src/main.c ****   while (1)
 1532              		.loc 1 462 12 view .LVU407
 1533 0108 2546     		mov	r5, r4
 1534 010a 52E0     		b	.L87
 1535              	.LVL98:
 1536              	.L101:
 468:Core/Src/main.c ****     {
 1537              		.loc 1 468 22 discriminator 1 view .LVU408
 1538 010c FFF7FEFF 		bl	HAL_GetTick
 1539              	.LVL99:
 468:Core/Src/main.c ****     {
 1540              		.loc 1 468 36 discriminator 1 view .LVU409
 1541 0110 4C4B     		ldr	r3, .L104+60
 1542 0112 1B68     		ldr	r3, [r3]
 1543 0114 C01A     		subs	r0, r0, r3
 468:Core/Src/main.c ****     {
 1544              		.loc 1 468 18 discriminator 1 view .LVU410
 1545 0116 6428     		cmp	r0, #100
 1546 0118 4FD9     		bls	.L88
 470:Core/Src/main.c ****             if(i == 0) {
 1547              		.loc 1 470 9 is_stmt 1 view .LVU411
 470:Core/Src/main.c ****             if(i == 0) {
 1548              		.loc 1 470 12 is_stmt 0 view .LVU412
 1549 011a 4B4B     		ldr	r3, .L104+64
 1550 011c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 470:Core/Src/main.c ****             if(i == 0) {
 1551              		.loc 1 470 11 view .LVU413
ARM GAS  /tmp/cc3tBNCB.s 			page 50


 1552 011e 33B9     		cbnz	r3, .L89
 471:Core/Src/main.c ****               set_pixel(0, j, 1, &handle);
 1553              		.loc 1 471 13 is_stmt 1 view .LVU414
 471:Core/Src/main.c ****               set_pixel(0, j, 1, &handle);
 1554              		.loc 1 471 15 is_stmt 0 view .LVU415
 1555 0120 A5B1     		cbz	r5, .L99
 476:Core/Src/main.c ****               set_pixel(i, j, 1, &handle);
 1556              		.loc 1 476 18 is_stmt 1 view .LVU416
 476:Core/Src/main.c ****               set_pixel(i, j, 1, &handle);
 1557              		.loc 1 476 20 is_stmt 0 view .LVU417
 1558 0122 B72D     		cmp	r5, #183
 1559 0124 1BD9     		bls	.L100
 483:Core/Src/main.c ****             }
 1560              		.loc 1 483 17 view .LVU418
 1561 0126 0025     		movs	r5, #0
 1562              	.LVL100:
 1563              	.L91:
 485:Core/Src/main.c ****         }
 1564              		.loc 1 485 13 is_stmt 1 view .LVU419
 485:Core/Src/main.c ****         }
 1565              		.loc 1 485 24 is_stmt 0 view .LVU420
 1566 0128 474B     		ldr	r3, .L104+64
 1567 012a 0122     		movs	r2, #1
 1568 012c 1A70     		strb	r2, [r3]
 1569              	.L89:
 487:Core/Src/main.c ****         NVIC_ClearPendingIRQ(EXTI4_IRQn); // очищаем бит NVIC_ICPRx
 1570              		.loc 1 487 9 is_stmt 1 view .LVU421
 1571 012e 474B     		ldr	r3, .L104+68
 1572 0130 1022     		movs	r2, #16
 1573 0132 5A61     		str	r2, [r3, #20]
 488:Core/Src/main.c ****         HAL_NVIC_EnableIRQ(EXTI4_IRQn);   // включаем внешнее прерывание
 1574              		.loc 1 488 9 view .LVU422
 1575              	.LVL101:
 1576              	.LBB22:
 1577              	.LBI22:
 1578              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
ARM GAS  /tmp/cc3tBNCB.s 			page 51


  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
ARM GAS  /tmp/cc3tBNCB.s 			page 52


  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc3tBNCB.s 			page 53


 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
ARM GAS  /tmp/cc3tBNCB.s 			page 54


 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  /tmp/cc3tBNCB.s 			page 55


 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
ARM GAS  /tmp/cc3tBNCB.s 			page 56


 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc3tBNCB.s 			page 57


 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
ARM GAS  /tmp/cc3tBNCB.s 			page 58


 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc3tBNCB.s 			page 59


 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc3tBNCB.s 			page 60


 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc3tBNCB.s 			page 61


 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc3tBNCB.s 			page 62


 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc3tBNCB.s 			page 63


 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
ARM GAS  /tmp/cc3tBNCB.s 			page 64


 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
ARM GAS  /tmp/cc3tBNCB.s 			page 65


 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
ARM GAS  /tmp/cc3tBNCB.s 			page 66


 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** 
 879:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** 
 887:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Include/core_cm4.h **** 
 895:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Include/core_cm4.h **** /**
 912:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Include/core_cm4.h **** {
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
ARM GAS  /tmp/cc3tBNCB.s 			page 67


 934:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
ARM GAS  /tmp/cc3tBNCB.s 			page 68


 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Drivers/CMSIS/Include/core_cm4.h **** 
1004:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Drivers/CMSIS/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc3tBNCB.s 			page 69


1048:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Include/core_cm4.h **** 
1050:Drivers/CMSIS/Include/core_cm4.h **** 
1051:Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Include/core_cm4.h **** 
1058:Drivers/CMSIS/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Drivers/CMSIS/Include/core_cm4.h ****  */
1061:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
ARM GAS  /tmp/cc3tBNCB.s 			page 70


1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Include/core_cm4.h **** 
1117:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Drivers/CMSIS/Include/core_cm4.h **** 
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
ARM GAS  /tmp/cc3tBNCB.s 			page 71


1162:Drivers/CMSIS/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Drivers/CMSIS/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Drivers/CMSIS/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  /tmp/cc3tBNCB.s 			page 72


1219:Drivers/CMSIS/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Include/core_cm4.h **** /**
1221:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:Drivers/CMSIS/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
ARM GAS  /tmp/cc3tBNCB.s 			page 73


1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Include/core_cm4.h ****  */
1315:Drivers/CMSIS/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc3tBNCB.s 			page 74


1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc3tBNCB.s 			page 75


1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Drivers/CMSIS/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Drivers/CMSIS/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Include/core_cm4.h ****  */
1425:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:Drivers/CMSIS/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
ARM GAS  /tmp/cc3tBNCB.s 			page 76


1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
ARM GAS  /tmp/cc3tBNCB.s 			page 77


1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Include/core_cm4.h **** 
1514:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Drivers/CMSIS/Include/core_cm4.h **** 
1517:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Include/core_cm4.h **** 
1527:Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Drivers/CMSIS/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
ARM GAS  /tmp/cc3tBNCB.s 			page 78


1561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:Drivers/CMSIS/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Include/core_cm4.h **** 
1584:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Include/core_cm4.h **** 
1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Include/core_cm4.h **** /**
1600:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
ARM GAS  /tmp/cc3tBNCB.s 			page 79


1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Include/core_cm4.h **** 
1636:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Include/core_cm4.h ****  */
1657:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Include/core_cm4.h **** {
1659:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Drivers/CMSIS/Include/core_cm4.h **** }
1669:Drivers/CMSIS/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Include/core_cm4.h **** /**
1672:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
ARM GAS  /tmp/cc3tBNCB.s 			page 80


1675:Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Drivers/CMSIS/Include/core_cm4.h **** {
1678:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Drivers/CMSIS/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Drivers/CMSIS/Include/core_cm4.h ****  */
1688:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:Drivers/CMSIS/Include/core_cm4.h **** {
1690:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:Drivers/CMSIS/Include/core_cm4.h ****   }
1694:Drivers/CMSIS/Include/core_cm4.h **** }
1695:Drivers/CMSIS/Include/core_cm4.h **** 
1696:Drivers/CMSIS/Include/core_cm4.h **** 
1697:Drivers/CMSIS/Include/core_cm4.h **** /**
1698:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:Drivers/CMSIS/Include/core_cm4.h ****  */
1705:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:Drivers/CMSIS/Include/core_cm4.h **** {
1707:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:Drivers/CMSIS/Include/core_cm4.h ****   {
1709:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:Drivers/CMSIS/Include/core_cm4.h ****   }
1711:Drivers/CMSIS/Include/core_cm4.h ****   else
1712:Drivers/CMSIS/Include/core_cm4.h ****   {
1713:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1714:Drivers/CMSIS/Include/core_cm4.h ****   }
1715:Drivers/CMSIS/Include/core_cm4.h **** }
1716:Drivers/CMSIS/Include/core_cm4.h **** 
1717:Drivers/CMSIS/Include/core_cm4.h **** 
1718:Drivers/CMSIS/Include/core_cm4.h **** /**
1719:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:Drivers/CMSIS/Include/core_cm4.h ****  */
1724:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:Drivers/CMSIS/Include/core_cm4.h **** {
1726:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:Drivers/CMSIS/Include/core_cm4.h ****   {
1728:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1730:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1731:Drivers/CMSIS/Include/core_cm4.h ****   }
ARM GAS  /tmp/cc3tBNCB.s 			page 81


1732:Drivers/CMSIS/Include/core_cm4.h **** }
1733:Drivers/CMSIS/Include/core_cm4.h **** 
1734:Drivers/CMSIS/Include/core_cm4.h **** 
1735:Drivers/CMSIS/Include/core_cm4.h **** /**
1736:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:Drivers/CMSIS/Include/core_cm4.h ****  */
1743:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:Drivers/CMSIS/Include/core_cm4.h **** {
1745:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:Drivers/CMSIS/Include/core_cm4.h ****   {
1747:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:Drivers/CMSIS/Include/core_cm4.h ****   }
1749:Drivers/CMSIS/Include/core_cm4.h ****   else
1750:Drivers/CMSIS/Include/core_cm4.h ****   {
1751:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1752:Drivers/CMSIS/Include/core_cm4.h ****   }
1753:Drivers/CMSIS/Include/core_cm4.h **** }
1754:Drivers/CMSIS/Include/core_cm4.h **** 
1755:Drivers/CMSIS/Include/core_cm4.h **** 
1756:Drivers/CMSIS/Include/core_cm4.h **** /**
1757:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:Drivers/CMSIS/Include/core_cm4.h ****  */
1762:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:Drivers/CMSIS/Include/core_cm4.h **** {
1764:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:Drivers/CMSIS/Include/core_cm4.h ****   {
1766:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:Drivers/CMSIS/Include/core_cm4.h ****   }
1768:Drivers/CMSIS/Include/core_cm4.h **** }
1769:Drivers/CMSIS/Include/core_cm4.h **** 
1770:Drivers/CMSIS/Include/core_cm4.h **** 
1771:Drivers/CMSIS/Include/core_cm4.h **** /**
1772:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:Drivers/CMSIS/Include/core_cm4.h ****  */
1777:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 1579              		.loc 3 1777 22 view .LVU423
 1580              	.LBB23:
1778:Drivers/CMSIS/Include/core_cm4.h **** {
1779:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 1581              		.loc 3 1779 3 view .LVU424
1780:Drivers/CMSIS/Include/core_cm4.h ****   {
1781:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 1582              		.loc 3 1781 5 view .LVU425
 1583              		.loc 3 1781 43 is_stmt 0 view .LVU426
 1584 0134 464B     		ldr	r3, .L104+72
 1585 0136 4FF48062 		mov	r2, #1024
ARM GAS  /tmp/cc3tBNCB.s 			page 82


 1586 013a C3F88021 		str	r2, [r3, #384]
 1587              	.LVL102:
 1588              		.loc 3 1781 43 view .LVU427
 1589              	.LBE23:
 1590              	.LBE22:
 489:Core/Src/main.c ****         flag1_irq = 0;
 1591              		.loc 1 489 9 is_stmt 1 view .LVU428
 1592 013e 0A20     		movs	r0, #10
 1593 0140 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1594              	.LVL103:
 490:Core/Src/main.c ****     }
 1595              		.loc 1 490 9 view .LVU429
 490:Core/Src/main.c ****     }
 1596              		.loc 1 490 19 is_stmt 0 view .LVU430
 1597 0144 434B     		ldr	r3, .L104+76
 1598 0146 0022     		movs	r2, #0
 1599 0148 1A70     		strb	r2, [r3]
 1600 014a 36E0     		b	.L88
 1601              	.L99:
 472:Core/Src/main.c ****               ++i;
 1602              		.loc 1 472 15 is_stmt 1 view .LVU431
 1603 014c 304B     		ldr	r3, .L104+8
 1604 014e 0122     		movs	r2, #1
 1605 0150 2146     		mov	r1, r4
 1606 0152 0020     		movs	r0, #0
 1607 0154 FFF7FEFF 		bl	set_pixel
 1608              	.LVL104:
 473:Core/Src/main.c ****             }
 1609              		.loc 1 473 15 view .LVU432
 1610 0158 0135     		adds	r5, r5, #1
 1611              	.LVL105:
 473:Core/Src/main.c ****             }
 1612              		.loc 1 473 15 is_stmt 0 view .LVU433
 1613 015a ADB2     		uxth	r5, r5
 1614              	.LVL106:
 473:Core/Src/main.c ****             }
 1615              		.loc 1 473 15 view .LVU434
 1616 015c E4E7     		b	.L91
 1617              	.L100:
 477:Core/Src/main.c ****               set_pixel(i - 1, j, 0, &handle);
 1618              		.loc 1 477 15 is_stmt 1 view .LVU435
 1619 015e 2C4E     		ldr	r6, .L104+8
 1620 0160 3346     		mov	r3, r6
 1621 0162 0122     		movs	r2, #1
 1622 0164 2146     		mov	r1, r4
 1623 0166 2846     		mov	r0, r5
 1624 0168 FFF7FEFF 		bl	set_pixel
 1625              	.LVL107:
 478:Core/Src/main.c ****               ++i;
 1626              		.loc 1 478 15 view .LVU436
 1627 016c 681E     		subs	r0, r5, #1
 1628 016e 3346     		mov	r3, r6
 1629 0170 0022     		movs	r2, #0
 1630 0172 2146     		mov	r1, r4
 1631 0174 80B2     		uxth	r0, r0
 1632 0176 FFF7FEFF 		bl	set_pixel
 1633              	.LVL108:
ARM GAS  /tmp/cc3tBNCB.s 			page 83


 479:Core/Src/main.c ****             }
 1634              		.loc 1 479 15 view .LVU437
 1635 017a 0135     		adds	r5, r5, #1
 1636              	.LVL109:
 479:Core/Src/main.c ****             }
 1637              		.loc 1 479 15 is_stmt 0 view .LVU438
 1638 017c ADB2     		uxth	r5, r5
 1639              	.LVL110:
 479:Core/Src/main.c ****             }
 1640              		.loc 1 479 15 view .LVU439
 1641 017e D3E7     		b	.L91
 1642              	.L102:
 497:Core/Src/main.c ****               ++j;
 1643              		.loc 1 497 15 is_stmt 1 view .LVU440
 1644 0180 234B     		ldr	r3, .L104+8
 1645 0182 0122     		movs	r2, #1
 1646 0184 0021     		movs	r1, #0
 1647 0186 2846     		mov	r0, r5
 1648 0188 FFF7FEFF 		bl	set_pixel
 1649              	.LVL111:
 498:Core/Src/main.c ****             }
 1650              		.loc 1 498 15 view .LVU441
 1651 018c 0134     		adds	r4, r4, #1
 1652              	.LVL112:
 498:Core/Src/main.c ****             }
 1653              		.loc 1 498 15 is_stmt 0 view .LVU442
 1654 018e A4B2     		uxth	r4, r4
 1655              	.LVL113:
 1656              	.L95:
 510:Core/Src/main.c ****         }
 1657              		.loc 1 510 13 is_stmt 1 view .LVU443
 510:Core/Src/main.c ****         }
 1658              		.loc 1 510 24 is_stmt 0 view .LVU444
 1659 0190 314B     		ldr	r3, .L104+80
 1660 0192 0122     		movs	r2, #1
 1661 0194 1A70     		strb	r2, [r3]
 1662              	.L93:
 512:Core/Src/main.c ****         NVIC_ClearPendingIRQ(EXTI2_TSC_IRQn); // очищаем бит NVIC_ICPRx
 1663              		.loc 1 512 9 is_stmt 1 view .LVU445
 1664 0196 2D4B     		ldr	r3, .L104+68
 1665 0198 0422     		movs	r2, #4
 1666 019a 5A61     		str	r2, [r3, #20]
 513:Core/Src/main.c ****         HAL_NVIC_EnableIRQ(EXTI2_TSC_IRQn);   // включаем внешнее прерывани
 1667              		.loc 1 513 9 view .LVU446
 1668              	.LVL114:
 1669              	.LBB24:
 1670              	.LBI24:
1777:Drivers/CMSIS/Include/core_cm4.h **** {
 1671              		.loc 3 1777 22 view .LVU447
 1672              	.LBB25:
1779:Drivers/CMSIS/Include/core_cm4.h ****   {
 1673              		.loc 3 1779 3 view .LVU448
 1674              		.loc 3 1781 5 view .LVU449
 1675              		.loc 3 1781 43 is_stmt 0 view .LVU450
 1676 019c 2C4B     		ldr	r3, .L104+72
 1677 019e 4FF48072 		mov	r2, #256
 1678 01a2 C3F88021 		str	r2, [r3, #384]
ARM GAS  /tmp/cc3tBNCB.s 			page 84


 1679              	.LVL115:
 1680              		.loc 3 1781 43 view .LVU451
 1681              	.LBE25:
 1682              	.LBE24:
 514:Core/Src/main.c ****         flag2_irq = 0;
 1683              		.loc 1 514 9 is_stmt 1 view .LVU452
 1684 01a6 0820     		movs	r0, #8
 1685 01a8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1686              	.LVL116:
 515:Core/Src/main.c ****     }
 1687              		.loc 1 515 9 view .LVU453
 515:Core/Src/main.c ****     }
 1688              		.loc 1 515 19 is_stmt 0 view .LVU454
 1689 01ac 2B4B     		ldr	r3, .L104+84
 1690 01ae 0022     		movs	r2, #0
 1691 01b0 1A70     		strb	r2, [r3]
 1692              	.LVL117:
 1693              	.L87:
 463:Core/Src/main.c ****   {
 1694              		.loc 1 463 3 is_stmt 1 view .LVU455
 468:Core/Src/main.c ****     {
 1695              		.loc 1 468 5 view .LVU456
 468:Core/Src/main.c ****     {
 1696              		.loc 1 468 8 is_stmt 0 view .LVU457
 1697 01b2 284B     		ldr	r3, .L104+76
 1698 01b4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 468:Core/Src/main.c ****     {
 1699              		.loc 1 468 7 view .LVU458
 1700 01b6 002B     		cmp	r3, #0
 1701 01b8 A8D1     		bne	.L101
 1702              	.L88:
 493:Core/Src/main.c ****     {
 1703              		.loc 1 493 5 is_stmt 1 view .LVU459
 493:Core/Src/main.c ****     {
 1704              		.loc 1 493 8 is_stmt 0 view .LVU460
 1705 01ba 284B     		ldr	r3, .L104+84
 1706 01bc 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 493:Core/Src/main.c ****     {
 1707              		.loc 1 493 7 view .LVU461
 1708 01be 002B     		cmp	r3, #0
 1709 01c0 F7D0     		beq	.L87
 493:Core/Src/main.c ****     {
 1710              		.loc 1 493 22 discriminator 1 view .LVU462
 1711 01c2 FFF7FEFF 		bl	HAL_GetTick
 1712              	.LVL118:
 493:Core/Src/main.c ****     {
 1713              		.loc 1 493 36 discriminator 1 view .LVU463
 1714 01c6 264B     		ldr	r3, .L104+88
 1715 01c8 1B68     		ldr	r3, [r3]
 1716 01ca C01A     		subs	r0, r0, r3
 493:Core/Src/main.c ****     {
 1717              		.loc 1 493 18 discriminator 1 view .LVU464
 1718 01cc 6428     		cmp	r0, #100
 1719 01ce F0D9     		bls	.L87
 495:Core/Src/main.c ****             if(j == 0) {
 1720              		.loc 1 495 9 is_stmt 1 view .LVU465
 495:Core/Src/main.c ****             if(j == 0) {
ARM GAS  /tmp/cc3tBNCB.s 			page 85


 1721              		.loc 1 495 12 is_stmt 0 view .LVU466
 1722 01d0 214B     		ldr	r3, .L104+80
 1723 01d2 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 495:Core/Src/main.c ****             if(j == 0) {
 1724              		.loc 1 495 11 view .LVU467
 1725 01d4 002B     		cmp	r3, #0
 1726 01d6 DED1     		bne	.L93
 496:Core/Src/main.c ****               set_pixel(i, 0, 1, &handle);
 1727              		.loc 1 496 13 is_stmt 1 view .LVU468
 496:Core/Src/main.c ****               set_pixel(i, 0, 1, &handle);
 1728              		.loc 1 496 15 is_stmt 0 view .LVU469
 1729 01d8 002C     		cmp	r4, #0
 1730 01da D1D0     		beq	.L102
 501:Core/Src/main.c ****               set_pixel(i, j, 1, &handle);
 1731              		.loc 1 501 18 is_stmt 1 view .LVU470
 501:Core/Src/main.c ****               set_pixel(i, j, 1, &handle);
 1732              		.loc 1 501 20 is_stmt 0 view .LVU471
 1733 01dc F92C     		cmp	r4, #249
 1734 01de 01D9     		bls	.L103
 508:Core/Src/main.c ****             }
 1735              		.loc 1 508 17 view .LVU472
 1736 01e0 0024     		movs	r4, #0
 1737              	.LVL119:
 508:Core/Src/main.c ****             }
 1738              		.loc 1 508 17 view .LVU473
 1739 01e2 D5E7     		b	.L95
 1740              	.LVL120:
 1741              	.L103:
 502:Core/Src/main.c ****               set_pixel(i, j-1, 0, &handle);
 1742              		.loc 1 502 15 is_stmt 1 view .LVU474
 1743 01e4 0A4E     		ldr	r6, .L104+8
 1744 01e6 3346     		mov	r3, r6
 1745 01e8 0122     		movs	r2, #1
 1746 01ea 2146     		mov	r1, r4
 1747 01ec 2846     		mov	r0, r5
 1748 01ee FFF7FEFF 		bl	set_pixel
 1749              	.LVL121:
 503:Core/Src/main.c ****               ++j;
 1750              		.loc 1 503 15 view .LVU475
 1751 01f2 611E     		subs	r1, r4, #1
 1752 01f4 3346     		mov	r3, r6
 1753 01f6 0022     		movs	r2, #0
 1754 01f8 89B2     		uxth	r1, r1
 1755 01fa 2846     		mov	r0, r5
 1756 01fc FFF7FEFF 		bl	set_pixel
 1757              	.LVL122:
 504:Core/Src/main.c ****             }
 1758              		.loc 1 504 15 view .LVU476
 1759 0200 0134     		adds	r4, r4, #1
 1760              	.LVL123:
 504:Core/Src/main.c ****             }
 1761              		.loc 1 504 15 is_stmt 0 view .LVU477
 1762 0202 A4B2     		uxth	r4, r4
 1763              	.LVL124:
 504:Core/Src/main.c ****             }
 1764              		.loc 1 504 15 view .LVU478
 1765 0204 C4E7     		b	.L95
ARM GAS  /tmp/cc3tBNCB.s 			page 86


 1766              	.L105:
 1767 0206 00BF     		.align	2
 1768              	.L104:
 1769 0208 00000000 		.word	htim3
 1770 020c 00000000 		.word	htim1
 1771 0210 00000000 		.word	.LANCHOR7
 1772 0214 00000000 		.word	.LANCHOR8
 1773 0218 00000000 		.word	.LANCHOR9
 1774 021c 00000000 		.word	.LANCHOR10
 1775 0220 00000000 		.word	.LANCHOR11
 1776 0224 00000000 		.word	.LANCHOR12
 1777 0228 00000000 		.word	.LANCHOR13
 1778 022c 00000000 		.word	.LANCHOR14
 1779 0230 00000000 		.word	.LANCHOR15
 1780 0234 00000000 		.word	.LANCHOR16
 1781 0238 00000000 		.word	.LANCHOR17
 1782 023c 00000000 		.word	.LANCHOR18
 1783 0240 00000000 		.word	.LANCHOR19
 1784 0244 00000000 		.word	.LANCHOR5
 1785 0248 00000000 		.word	.LANCHOR3
 1786 024c 00040140 		.word	1073808384
 1787 0250 00E100E0 		.word	-536813312
 1788 0254 00000000 		.word	.LANCHOR4
 1789 0258 00000000 		.word	.LANCHOR0
 1790 025c 00000000 		.word	.LANCHOR1
 1791 0260 00000000 		.word	.LANCHOR2
 1792              		.cfi_endproc
 1793              	.LFE134:
 1795              		.global	flag2_exec
 1796              		.global	flag2_irq
 1797              		.global	time2_irq
 1798              		.global	flag1_exec
 1799              		.global	flag1_irq
 1800              		.global	time1_irq
 1801              		.global	zero_cell
 1802              		.global	selected_cell
 1803              		.global	not_opened_cell
 1804              		.global	bomb
 1805              		.global	flag
 1806              		.global	eight
 1807              		.global	seven
 1808              		.global	six
 1809              		.global	five
 1810              		.global	four
 1811              		.global	three
 1812              		.global	two
 1813              		.global	one
 1814              		.global	handle
 1815              		.global	image
 1816              		.global	line
 1817              		.comm	htim3,76,4
 1818              		.comm	htim1,76,4
 1819              		.comm	hdma_spi1_tx,68,4
 1820              		.comm	hspi1,100,4
 1821              		.section	.bss.flag1_exec,"aw",%nobits
 1822              		.set	.LANCHOR3,. + 0
 1825              	flag1_exec:
ARM GAS  /tmp/cc3tBNCB.s 			page 87


 1826 0000 00       		.space	1
 1827              		.section	.bss.flag1_irq,"aw",%nobits
 1828              		.set	.LANCHOR4,. + 0
 1831              	flag1_irq:
 1832 0000 00       		.space	1
 1833              		.section	.bss.flag2_exec,"aw",%nobits
 1834              		.set	.LANCHOR0,. + 0
 1837              	flag2_exec:
 1838 0000 00       		.space	1
 1839              		.section	.bss.flag2_irq,"aw",%nobits
 1840              		.set	.LANCHOR1,. + 0
 1843              	flag2_irq:
 1844 0000 00       		.space	1
 1845              		.section	.bss.image,"aw",%nobits
 1846              		.align	2
 1849              	image:
 1850 0000 00000000 		.space	5750
 1850      00000000 
 1850      00000000 
 1850      00000000 
 1850      00000000 
 1851              		.section	.bss.line,"aw",%nobits
 1852              		.align	1
 1853              		.set	.LANCHOR6,. + 0
 1856              	line:
 1857 0000 0000     		.space	2
 1858              		.section	.bss.time1_irq,"aw",%nobits
 1859              		.align	2
 1860              		.set	.LANCHOR5,. + 0
 1863              	time1_irq:
 1864 0000 00000000 		.space	4
 1865              		.section	.bss.time2_irq,"aw",%nobits
 1866              		.align	2
 1867              		.set	.LANCHOR2,. + 0
 1870              	time2_irq:
 1871 0000 00000000 		.space	4
 1872              		.section	.data.handle,"aw"
 1873              		.align	2
 1874              		.set	.LANCHOR7,. + 0
 1877              	handle:
 1878 0000 00000000 		.word	image
 1879 0004 B800     		.short	184
 1880 0006 FA00     		.short	250
 1881              		.section	.rodata.bomb,"a"
 1882              		.align	2
 1883              		.set	.LANCHOR17,. + 0
 1886              	bomb:
 1887 0000 00       		.byte	0
 1888 0001 00       		.byte	0
 1889 0002 00       		.byte	0
 1890 0003 00       		.byte	0
 1891 0004 01       		.byte	1
 1892 0005 80       		.byte	-128
 1893 0006 19       		.byte	25
 1894 0007 98       		.byte	-104
 1895 0008 1B       		.byte	27
 1896 0009 D8       		.byte	-40
ARM GAS  /tmp/cc3tBNCB.s 			page 88


 1897 000a 0F       		.byte	15
 1898 000b F0       		.byte	-16
 1899 000c 0F       		.byte	15
 1900 000d F0       		.byte	-16
 1901 000e 3F       		.byte	63
 1902 000f FC       		.byte	-4
 1903 0010 3F       		.byte	63
 1904 0011 FC       		.byte	-4
 1905 0012 0F       		.byte	15
 1906 0013 F0       		.byte	-16
 1907 0014 0F       		.byte	15
 1908 0015 F0       		.byte	-16
 1909 0016 1B       		.byte	27
 1910 0017 D8       		.byte	-40
 1911 0018 19       		.byte	25
 1912 0019 98       		.byte	-104
 1913 001a 01       		.byte	1
 1914 001b 80       		.byte	-128
 1915 001c 00       		.byte	0
 1916 001d 00       		.byte	0
 1917 001e 00       		.byte	0
 1918 001f 00       		.byte	0
 1919              		.section	.rodata.eight,"a"
 1920              		.align	2
 1921              		.set	.LANCHOR15,. + 0
 1924              	eight:
 1925 0000 00       		.byte	0
 1926 0001 00       		.byte	0
 1927 0002 03       		.byte	3
 1928 0003 C0       		.byte	-64
 1929 0004 07       		.byte	7
 1930 0005 E0       		.byte	-32
 1931 0006 04       		.byte	4
 1932 0007 20       		.byte	32
 1933 0008 04       		.byte	4
 1934 0009 20       		.byte	32
 1935 000a 06       		.byte	6
 1936 000b 60       		.byte	96
 1937 000c 07       		.byte	7
 1938 000d E0       		.byte	-32
 1939 000e 03       		.byte	3
 1940 000f C0       		.byte	-64
 1941 0010 03       		.byte	3
 1942 0011 C0       		.byte	-64
 1943 0012 06       		.byte	6
 1944 0013 60       		.byte	96
 1945 0014 0C       		.byte	12
 1946 0015 30       		.byte	48
 1947 0016 0C       		.byte	12
 1948 0017 30       		.byte	48
 1949 0018 0F       		.byte	15
 1950 0019 F0       		.byte	-16
 1951 001a 07       		.byte	7
 1952 001b E0       		.byte	-32
 1953 001c 00       		.byte	0
 1954 001d 00       		.byte	0
 1955 001e 00       		.byte	0
ARM GAS  /tmp/cc3tBNCB.s 			page 89


 1956 001f 00       		.byte	0
 1957              		.section	.rodata.five,"a"
 1958              		.align	2
 1959              		.set	.LANCHOR12,. + 0
 1962              	five:
 1963 0000 00       		.byte	0
 1964 0001 00       		.byte	0
 1965 0002 07       		.byte	7
 1966 0003 F0       		.byte	-16
 1967 0004 07       		.byte	7
 1968 0005 F0       		.byte	-16
 1969 0006 06       		.byte	6
 1970 0007 00       		.byte	0
 1971 0008 06       		.byte	6
 1972 0009 00       		.byte	0
 1973 000a 06       		.byte	6
 1974 000b 00       		.byte	0
 1975 000c 07       		.byte	7
 1976 000d C0       		.byte	-64
 1977 000e 03       		.byte	3
 1978 000f E0       		.byte	-32
 1979 0010 00       		.byte	0
 1980 0011 70       		.byte	112
 1981 0012 00       		.byte	0
 1982 0013 30       		.byte	48
 1983 0014 00       		.byte	0
 1984 0015 30       		.byte	48
 1985 0016 0C       		.byte	12
 1986 0017 70       		.byte	112
 1987 0018 0F       		.byte	15
 1988 0019 E0       		.byte	-32
 1989 001a 07       		.byte	7
 1990 001b C0       		.byte	-64
 1991 001c 00       		.byte	0
 1992 001d 00       		.byte	0
 1993 001e 00       		.byte	0
 1994 001f 00       		.byte	0
 1995              		.section	.rodata.flag,"a"
 1996              		.align	2
 1997              		.set	.LANCHOR16,. + 0
 2000              	flag:
 2001 0000 00       		.byte	0
 2002 0001 00       		.byte	0
 2003 0002 01       		.byte	1
 2004 0003 80       		.byte	-128
 2005 0004 03       		.byte	3
 2006 0005 80       		.byte	-128
 2007 0006 07       		.byte	7
 2008 0007 80       		.byte	-128
 2009 0008 0F       		.byte	15
 2010 0009 80       		.byte	-128
 2011 000a 1F       		.byte	31
 2012 000b 80       		.byte	-128
 2013 000c 0F       		.byte	15
 2014 000d 80       		.byte	-128
 2015 000e 07       		.byte	7
 2016 000f 80       		.byte	-128
ARM GAS  /tmp/cc3tBNCB.s 			page 90


 2017 0010 03       		.byte	3
 2018 0011 80       		.byte	-128
 2019 0012 01       		.byte	1
 2020 0013 80       		.byte	-128
 2021 0014 01       		.byte	1
 2022 0015 80       		.byte	-128
 2023 0016 01       		.byte	1
 2024 0017 80       		.byte	-128
 2025 0018 0F       		.byte	15
 2026 0019 F0       		.byte	-16
 2027 001a 0F       		.byte	15
 2028 001b F0       		.byte	-16
 2029 001c 00       		.byte	0
 2030 001d 00       		.byte	0
 2031 001e 00       		.byte	0
 2032 001f 00       		.byte	0
 2033              		.section	.rodata.four,"a"
 2034              		.align	2
 2035              		.set	.LANCHOR11,. + 0
 2038              	four:
 2039 0000 00       		.byte	0
 2040 0001 00       		.byte	0
 2041 0002 00       		.byte	0
 2042 0003 60       		.byte	96
 2043 0004 00       		.byte	0
 2044 0005 E0       		.byte	-32
 2045 0006 01       		.byte	1
 2046 0007 E0       		.byte	-32
 2047 0008 03       		.byte	3
 2048 0009 60       		.byte	96
 2049 000a 06       		.byte	6
 2050 000b 60       		.byte	96
 2051 000c 0E       		.byte	14
 2052 000d 60       		.byte	96
 2053 000e 0F       		.byte	15
 2054 000f F0       		.byte	-16
 2055 0010 0F       		.byte	15
 2056 0011 F0       		.byte	-16
 2057 0012 00       		.byte	0
 2058 0013 60       		.byte	96
 2059 0014 00       		.byte	0
 2060 0015 60       		.byte	96
 2061 0016 00       		.byte	0
 2062 0017 60       		.byte	96
 2063 0018 00       		.byte	0
 2064 0019 60       		.byte	96
 2065 001a 00       		.byte	0
 2066 001b 60       		.byte	96
 2067 001c 00       		.byte	0
 2068 001d 00       		.byte	0
 2069 001e 00       		.byte	0
 2070 001f 00       		.byte	0
 2071              		.section	.rodata.not_opened_cell,"a"
 2072              		.align	2
 2073              		.set	.LANCHOR18,. + 0
 2076              	not_opened_cell:
 2077 0000 FF       		.byte	-1
ARM GAS  /tmp/cc3tBNCB.s 			page 91


 2078 0001 FF       		.byte	-1
 2079 0002 FF       		.byte	-1
 2080 0003 FF       		.byte	-1
 2081 0004 C9       		.byte	-55
 2082 0005 27       		.byte	39
 2083 0006 D2       		.byte	-46
 2084 0007 4B       		.byte	75
 2085 0008 E4       		.byte	-28
 2086 0009 93       		.byte	-109
 2087 000a C9       		.byte	-55
 2088 000b 27       		.byte	39
 2089 000c D2       		.byte	-46
 2090 000d 4B       		.byte	75
 2091 000e E4       		.byte	-28
 2092 000f 93       		.byte	-109
 2093 0010 C9       		.byte	-55
 2094 0011 27       		.byte	39
 2095 0012 D2       		.byte	-46
 2096 0013 4B       		.byte	75
 2097 0014 E4       		.byte	-28
 2098 0015 93       		.byte	-109
 2099 0016 C9       		.byte	-55
 2100 0017 27       		.byte	39
 2101 0018 D2       		.byte	-46
 2102 0019 4B       		.byte	75
 2103 001a E4       		.byte	-28
 2104 001b 93       		.byte	-109
 2105 001c FF       		.byte	-1
 2106 001d FF       		.byte	-1
 2107 001e FF       		.byte	-1
 2108 001f FF       		.byte	-1
 2109              		.section	.rodata.one,"a"
 2110              		.align	2
 2111              		.set	.LANCHOR8,. + 0
 2114              	one:
 2115 0000 00       		.byte	0
 2116 0001 00       		.byte	0
 2117 0002 00       		.byte	0
 2118 0003 00       		.byte	0
 2119 0004 03       		.byte	3
 2120 0005 80       		.byte	-128
 2121 0006 07       		.byte	7
 2122 0007 80       		.byte	-128
 2123 0008 0F       		.byte	15
 2124 0009 80       		.byte	-128
 2125 000a 0D       		.byte	13
 2126 000b 80       		.byte	-128
 2127 000c 09       		.byte	9
 2128 000d 80       		.byte	-128
 2129 000e 01       		.byte	1
 2130 000f 80       		.byte	-128
 2131 0010 01       		.byte	1
 2132 0011 80       		.byte	-128
 2133 0012 01       		.byte	1
 2134 0013 80       		.byte	-128
 2135 0014 01       		.byte	1
 2136 0015 80       		.byte	-128
ARM GAS  /tmp/cc3tBNCB.s 			page 92


 2137 0016 01       		.byte	1
 2138 0017 80       		.byte	-128
 2139 0018 0F       		.byte	15
 2140 0019 F0       		.byte	-16
 2141 001a 0F       		.byte	15
 2142 001b F0       		.byte	-16
 2143 001c 00       		.byte	0
 2144 001d 00       		.byte	0
 2145 001e 00       		.byte	0
 2146 001f 00       		.byte	0
 2147              		.section	.rodata.selected_cell,"a"
 2148              		.align	2
 2149              		.set	.LANCHOR19,. + 0
 2152              	selected_cell:
 2153 0000 FF       		.byte	-1
 2154 0001 FF       		.byte	-1
 2155 0002 F0       		.byte	-16
 2156 0003 8F       		.byte	-113
 2157 0004 F1       		.byte	-15
 2158 0005 2F       		.byte	47
 2159 0006 F2       		.byte	-14
 2160 0007 4F       		.byte	79
 2161 0008 84       		.byte	-124
 2162 0009 93       		.byte	-109
 2163 000a 89       		.byte	-119
 2164 000b 25       		.byte	37
 2165 000c 92       		.byte	-110
 2166 000d 49       		.byte	73
 2167 000e A4       		.byte	-92
 2168 000f 93       		.byte	-109
 2169 0010 C9       		.byte	-55
 2170 0011 25       		.byte	37
 2171 0012 92       		.byte	-110
 2172 0013 49       		.byte	73
 2173 0014 A4       		.byte	-92
 2174 0015 91       		.byte	-111
 2175 0016 C9       		.byte	-55
 2176 0017 21       		.byte	33
 2177 0018 F2       		.byte	-14
 2178 0019 4F       		.byte	79
 2179 001a F4       		.byte	-12
 2180 001b 8F       		.byte	-113
 2181 001c F9       		.byte	-7
 2182 001d 0F       		.byte	15
 2183 001e FF       		.byte	-1
 2184 001f FF       		.byte	-1
 2185              		.section	.rodata.seven,"a"
 2186              		.align	2
 2187              		.set	.LANCHOR14,. + 0
 2190              	seven:
 2191 0000 00       		.byte	0
 2192 0001 00       		.byte	0
 2193 0002 0F       		.byte	15
 2194 0003 F8       		.byte	-8
 2195 0004 0F       		.byte	15
 2196 0005 F8       		.byte	-8
 2197 0006 00       		.byte	0
ARM GAS  /tmp/cc3tBNCB.s 			page 93


 2198 0007 38       		.byte	56
 2199 0008 00       		.byte	0
 2200 0009 70       		.byte	112
 2201 000a 00       		.byte	0
 2202 000b 60       		.byte	96
 2203 000c 00       		.byte	0
 2204 000d C0       		.byte	-64
 2205 000e 00       		.byte	0
 2206 000f C0       		.byte	-64
 2207 0010 01       		.byte	1
 2208 0011 80       		.byte	-128
 2209 0012 01       		.byte	1
 2210 0013 80       		.byte	-128
 2211 0014 03       		.byte	3
 2212 0015 00       		.byte	0
 2213 0016 03       		.byte	3
 2214 0017 00       		.byte	0
 2215 0018 06       		.byte	6
 2216 0019 00       		.byte	0
 2217 001a 06       		.byte	6
 2218 001b 00       		.byte	0
 2219 001c 00       		.byte	0
 2220 001d 00       		.byte	0
 2221 001e 00       		.byte	0
 2222 001f 00       		.byte	0
 2223              		.section	.rodata.six,"a"
 2224              		.align	2
 2225              		.set	.LANCHOR13,. + 0
 2228              	six:
 2229 0000 00       		.byte	0
 2230 0001 00       		.byte	0
 2231 0002 07       		.byte	7
 2232 0003 C0       		.byte	-64
 2233 0004 0F       		.byte	15
 2234 0005 E0       		.byte	-32
 2235 0006 1C       		.byte	28
 2236 0007 60       		.byte	96
 2237 0008 18       		.byte	24
 2238 0009 00       		.byte	0
 2239 000a 18       		.byte	24
 2240 000b 00       		.byte	0
 2241 000c 1F       		.byte	31
 2242 000d C0       		.byte	-64
 2243 000e 1F       		.byte	31
 2244 000f E0       		.byte	-32
 2245 0010 1C       		.byte	28
 2246 0011 60       		.byte	96
 2247 0012 18       		.byte	24
 2248 0013 30       		.byte	48
 2249 0014 18       		.byte	24
 2250 0015 30       		.byte	48
 2251 0016 0C       		.byte	12
 2252 0017 60       		.byte	96
 2253 0018 0F       		.byte	15
 2254 0019 C0       		.byte	-64
 2255 001a 07       		.byte	7
 2256 001b 80       		.byte	-128
ARM GAS  /tmp/cc3tBNCB.s 			page 94


 2257 001c 00       		.byte	0
 2258 001d 00       		.byte	0
 2259 001e 00       		.byte	0
 2260 001f 00       		.byte	0
 2261              		.section	.rodata.three,"a"
 2262              		.align	2
 2263              		.set	.LANCHOR10,. + 0
 2266              	three:
 2267 0000 00       		.byte	0
 2268 0001 00       		.byte	0
 2269 0002 03       		.byte	3
 2270 0003 C0       		.byte	-64
 2271 0004 07       		.byte	7
 2272 0005 E0       		.byte	-32
 2273 0006 0E       		.byte	14
 2274 0007 70       		.byte	112
 2275 0008 0C       		.byte	12
 2276 0009 70       		.byte	112
 2277 000a 0C       		.byte	12
 2278 000b E0       		.byte	-32
 2279 000c 01       		.byte	1
 2280 000d C0       		.byte	-64
 2281 000e 01       		.byte	1
 2282 000f C0       		.byte	-64
 2283 0010 00       		.byte	0
 2284 0011 70       		.byte	112
 2285 0012 00       		.byte	0
 2286 0013 30       		.byte	48
 2287 0014 0C       		.byte	12
 2288 0015 30       		.byte	48
 2289 0016 0C       		.byte	12
 2290 0017 70       		.byte	112
 2291 0018 0F       		.byte	15
 2292 0019 E0       		.byte	-32
 2293 001a 03       		.byte	3
 2294 001b C0       		.byte	-64
 2295 001c 00       		.byte	0
 2296 001d 00       		.byte	0
 2297 001e 00       		.byte	0
 2298 001f 00       		.byte	0
 2299              		.section	.rodata.two,"a"
 2300              		.align	2
 2301              		.set	.LANCHOR9,. + 0
 2304              	two:
 2305 0000 00       		.byte	0
 2306 0001 00       		.byte	0
 2307 0002 03       		.byte	3
 2308 0003 E0       		.byte	-32
 2309 0004 07       		.byte	7
 2310 0005 F0       		.byte	-16
 2311 0006 0E       		.byte	14
 2312 0007 70       		.byte	112
 2313 0008 0C       		.byte	12
 2314 0009 30       		.byte	48
 2315 000a 0C       		.byte	12
 2316 000b 30       		.byte	48
 2317 000c 00       		.byte	0
ARM GAS  /tmp/cc3tBNCB.s 			page 95


 2318 000d 70       		.byte	112
 2319 000e 00       		.byte	0
 2320 000f 60       		.byte	96
 2321 0010 00       		.byte	0
 2322 0011 E0       		.byte	-32
 2323 0012 01       		.byte	1
 2324 0013 C0       		.byte	-64
 2325 0014 03       		.byte	3
 2326 0015 80       		.byte	-128
 2327 0016 0F       		.byte	15
 2328 0017 00       		.byte	0
 2329 0018 0F       		.byte	15
 2330 0019 F0       		.byte	-16
 2331 001a 0F       		.byte	15
 2332 001b F0       		.byte	-16
 2333 001c 00       		.byte	0
 2334 001d 00       		.byte	0
 2335 001e 00       		.byte	0
 2336 001f 00       		.byte	0
 2337              		.section	.rodata.zero_cell,"a"
 2338              		.align	2
 2341              	zero_cell:
 2342 0000 00000000 		.space	32
 2342      00000000 
 2342      00000000 
 2342      00000000 
 2342      00000000 
 2343              		.text
 2344              	.Letext0:
 2345              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 2346              		.file 5 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 2347              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 2348              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 2349              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 2350              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 2351              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 2352              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 2353              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_spi.h"
 2354              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 2355              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 2356              		.file 15 "Core/Inc/gdi.h"
 2357              		.file 16 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 2358              		.file 17 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
 2359              		.file 18 "<built-in>"
ARM GAS  /tmp/cc3tBNCB.s 			page 96


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cc3tBNCB.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cc3tBNCB.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cc3tBNCB.s:325    .text.MX_GPIO_Init:0000000000000174 $d
     /tmp/cc3tBNCB.s:335    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/cc3tBNCB.s:341    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/cc3tBNCB.s:388    .text.MX_DMA_Init:0000000000000030 $d
     /tmp/cc3tBNCB.s:393    .text.delay_us:0000000000000000 $t
     /tmp/cc3tBNCB.s:400    .text.delay_us:0000000000000000 delay_us
     /tmp/cc3tBNCB.s:426    .text.delay_us:0000000000000010 $d
                            *COM*:000000000000004c htim3
     /tmp/cc3tBNCB.s:431    .text.HAL_GPIO_EXTI_Callback:0000000000000000 $t
     /tmp/cc3tBNCB.s:438    .text.HAL_GPIO_EXTI_Callback:0000000000000000 HAL_GPIO_EXTI_Callback
     /tmp/cc3tBNCB.s:516    .text.HAL_GPIO_EXTI_Callback:0000000000000048 $d
     /tmp/cc3tBNCB.s:526    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/cc3tBNCB.s:533    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/cc3tBNCB.s:695    .text.HAL_TIM_PeriodElapsedCallback:00000000000000cc $d
     /tmp/cc3tBNCB.s:1849   .bss.image:0000000000000000 image
                            *COM*:000000000000004c htim1
                            *COM*:0000000000000064 hspi1
     /tmp/cc3tBNCB.s:706    .text.draw_rect:0000000000000000 $t
     /tmp/cc3tBNCB.s:713    .text.draw_rect:0000000000000000 draw_rect
     /tmp/cc3tBNCB.s:814    .text.draw_rect:0000000000000064 $d
     /tmp/cc3tBNCB.s:819    .text.Error_Handler:0000000000000000 $t
     /tmp/cc3tBNCB.s:826    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cc3tBNCB.s:878    .text.Error_Handler:0000000000000028 $d
     /tmp/cc3tBNCB.s:883    .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/cc3tBNCB.s:889    .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/cc3tBNCB.s:967    .text.MX_SPI1_Init:0000000000000048 $d
     /tmp/cc3tBNCB.s:973    .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/cc3tBNCB.s:979    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/cc3tBNCB.s:1089   .text.MX_TIM1_Init:0000000000000068 $d
     /tmp/cc3tBNCB.s:1095   .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/cc3tBNCB.s:1101   .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/cc3tBNCB.s:1205   .text.MX_TIM3_Init:0000000000000064 $d
     /tmp/cc3tBNCB.s:1211   .text.SystemClock_Config:0000000000000000 $t
     /tmp/cc3tBNCB.s:1218   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cc3tBNCB.s:1351   .text.SystemClock_Config:0000000000000088 $d
     /tmp/cc3tBNCB.s:1356   .text.main:0000000000000000 $t
     /tmp/cc3tBNCB.s:1363   .text.main:0000000000000000 main
     /tmp/cc3tBNCB.s:1769   .text.main:0000000000000208 $d
     /tmp/cc3tBNCB.s:1837   .bss.flag2_exec:0000000000000000 flag2_exec
     /tmp/cc3tBNCB.s:1843   .bss.flag2_irq:0000000000000000 flag2_irq
     /tmp/cc3tBNCB.s:1870   .bss.time2_irq:0000000000000000 time2_irq
     /tmp/cc3tBNCB.s:1825   .bss.flag1_exec:0000000000000000 flag1_exec
     /tmp/cc3tBNCB.s:1831   .bss.flag1_irq:0000000000000000 flag1_irq
     /tmp/cc3tBNCB.s:1863   .bss.time1_irq:0000000000000000 time1_irq
     /tmp/cc3tBNCB.s:2341   .rodata.zero_cell:0000000000000000 zero_cell
     /tmp/cc3tBNCB.s:2152   .rodata.selected_cell:0000000000000000 selected_cell
     /tmp/cc3tBNCB.s:2076   .rodata.not_opened_cell:0000000000000000 not_opened_cell
     /tmp/cc3tBNCB.s:1886   .rodata.bomb:0000000000000000 bomb
     /tmp/cc3tBNCB.s:2000   .rodata.flag:0000000000000000 flag
     /tmp/cc3tBNCB.s:1924   .rodata.eight:0000000000000000 eight
     /tmp/cc3tBNCB.s:2190   .rodata.seven:0000000000000000 seven
     /tmp/cc3tBNCB.s:2228   .rodata.six:0000000000000000 six
     /tmp/cc3tBNCB.s:1962   .rodata.five:0000000000000000 five
ARM GAS  /tmp/cc3tBNCB.s 			page 97


     /tmp/cc3tBNCB.s:2038   .rodata.four:0000000000000000 four
     /tmp/cc3tBNCB.s:2266   .rodata.three:0000000000000000 three
     /tmp/cc3tBNCB.s:2304   .rodata.two:0000000000000000 two
     /tmp/cc3tBNCB.s:2114   .rodata.one:0000000000000000 one
     /tmp/cc3tBNCB.s:1877   .data.handle:0000000000000000 handle
     /tmp/cc3tBNCB.s:1856   .bss.line:0000000000000000 line
                            *COM*:0000000000000044 hdma_spi1_tx
     /tmp/cc3tBNCB.s:1826   .bss.flag1_exec:0000000000000000 $d
     /tmp/cc3tBNCB.s:1832   .bss.flag1_irq:0000000000000000 $d
     /tmp/cc3tBNCB.s:1838   .bss.flag2_exec:0000000000000000 $d
     /tmp/cc3tBNCB.s:1844   .bss.flag2_irq:0000000000000000 $d
     /tmp/cc3tBNCB.s:1846   .bss.image:0000000000000000 $d
     /tmp/cc3tBNCB.s:1852   .bss.line:0000000000000000 $d
     /tmp/cc3tBNCB.s:1859   .bss.time1_irq:0000000000000000 $d
     /tmp/cc3tBNCB.s:1866   .bss.time2_irq:0000000000000000 $d
     /tmp/cc3tBNCB.s:1873   .data.handle:0000000000000000 $d
     /tmp/cc3tBNCB.s:1882   .rodata.bomb:0000000000000000 $d
     /tmp/cc3tBNCB.s:1920   .rodata.eight:0000000000000000 $d
     /tmp/cc3tBNCB.s:1958   .rodata.five:0000000000000000 $d
     /tmp/cc3tBNCB.s:1996   .rodata.flag:0000000000000000 $d
     /tmp/cc3tBNCB.s:2034   .rodata.four:0000000000000000 $d
     /tmp/cc3tBNCB.s:2072   .rodata.not_opened_cell:0000000000000000 $d
     /tmp/cc3tBNCB.s:2110   .rodata.one:0000000000000000 $d
     /tmp/cc3tBNCB.s:2148   .rodata.selected_cell:0000000000000000 $d
     /tmp/cc3tBNCB.s:2186   .rodata.seven:0000000000000000 $d
     /tmp/cc3tBNCB.s:2224   .rodata.six:0000000000000000 $d
     /tmp/cc3tBNCB.s:2262   .rodata.three:0000000000000000 $d
     /tmp/cc3tBNCB.s:2300   .rodata.two:0000000000000000 $d
     /tmp/cc3tBNCB.s:2338   .rodata.zero_cell:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GetTick
HAL_NVIC_DisableIRQ
HAL_SPI_Transmit_DMA
HAL_GPIO_TogglePin
HAL_Delay
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_TIM_Base_Start
HAL_TIM_Base_Start_IT
draw_picture
set_pixel
