|TDPDC_RAM
clk_a => ram~29.CLK
clk_a => ram~0.CLK
clk_a => ram~1.CLK
clk_a => ram~2.CLK
clk_a => ram~3.CLK
clk_a => ram~4.CLK
clk_a => ram~5.CLK
clk_a => ram~6.CLK
clk_a => ram~7.CLK
clk_a => ram~8.CLK
clk_a => ram~9.CLK
clk_a => ram~10.CLK
clk_a => ram~11.CLK
clk_a => ram~12.CLK
clk_a => ram~13.CLK
clk_a => q_a[0]~reg0.CLK
clk_a => q_a[1]~reg0.CLK
clk_a => q_a[2]~reg0.CLK
clk_a => q_a[3]~reg0.CLK
clk_a => q_a[4]~reg0.CLK
clk_a => q_a[5]~reg0.CLK
clk_a => q_a[6]~reg0.CLK
clk_a => q_a[7]~reg0.CLK
clk_a => ram.CLK0
clk_b => ram~14.CLK
clk_b => ram~15.CLK
clk_b => ram~16.CLK
clk_b => ram~17.CLK
clk_b => ram~18.CLK
clk_b => ram~19.CLK
clk_b => ram~20.CLK
clk_b => ram~21.CLK
clk_b => ram~22.CLK
clk_b => ram~23.CLK
clk_b => ram~24.CLK
clk_b => ram~25.CLK
clk_b => ram~26.CLK
clk_b => ram~27.CLK
clk_b => ram~28.CLK
clk_b => q_b[0]~reg0.CLK
clk_b => q_b[1]~reg0.CLK
clk_b => q_b[2]~reg0.CLK
clk_b => q_b[3]~reg0.CLK
clk_b => q_b[4]~reg0.CLK
clk_b => q_b[5]~reg0.CLK
clk_b => q_b[6]~reg0.CLK
clk_b => q_b[7]~reg0.CLK
clk_b => ram.PORTBCLK0
addr_a[0] => ram~5.DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram~4.DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram~3.DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram~2.DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram~1.DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram~0.DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_b[0] => ram~20.DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram~19.DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram~18.DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram~17.DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram~16.DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram~15.DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
data_a[0] => ram~13.DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram~12.DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram~11.DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram~10.DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram~9.DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram~8.DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram~7.DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram~6.DATAIN
data_a[7] => ram.DATAIN7
data_b[0] => ram~28.DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram~27.DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram~26.DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram~25.DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram~24.DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram~23.DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram~22.DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram~21.DATAIN
data_b[7] => ram.PORTBDATAIN7
we_a => ram~29.DATAIN
we_a => ram.WE
we_b => ram~14.DATAIN
we_b => ram.PORTBWE
q_a[0] << q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] << q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] << q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] << q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] << q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] << q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] << q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] << q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] << q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] << q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] << q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] << q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] << q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] << q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] << q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] << q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


