[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of OP482GSZ-REEL7 production of ANALOG DEVICES from the text: Dual/Quad , Low Power, High Speed  \nJFET Operati onal Amplifiers  \nData Sheet OP282 /OP482  \n \n Rev.  I Document Feedback  \nInformation furnished by Analog Devices is believed to be accurate and reliable. However, no \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specif ications subject to change without notice. No \nlicense is granted by implication or otherwise under any patent or patent rights of Analog Devices. \nTrademarks and registered trademarks are the property of their respective owners.    \n \nOne Technology Way, P.O. Box 9106,  Norwood, MA 02062- 9106, U.S.A.  \nTel: 781.329.4700  ©1991– 2013 Analog Devices, Inc. All rights reserved.  \nTechnical Support  www.analog.com   FEATURES  \nHigh slew rate: 9 V/µs  \nWide bandwidth: 4 MHz  \nLow supply current: 250 µA/amplifier max imum  \nLow offset voltage: 3 mV maximum \nLow bias current: 100 pA maximum  \nFast settling time Common -mode range includes V+  \nUnity -gain stable \n14-ball wafer level chip  scale for quad  \nAPPLICATIONS  \nActive filters  \nFast amplifiers  \nIntegrators  \nSupply current monitoring  \nGENERAL DESCRIPTION  \nThe OP282/ OP482 dual and quad operational amplifiers feature \nexcellent speed at exceptionally low supply currents. The slew \nrate is typically 9 V/µs with a supply current of less than  250 µA \nper amplifier. These unity -gain stable amplifiers have a typical \ngain bandw idth of 4 MHz.  \nThe JFET input stage of the OP282/ OP482 ensures that the bias \ncurrent is typically a few picoamps and is less tha n 500 pA over \nthe full temperature range. The o ffset voltage is less than 3 mV \nfor the dual amplifier and less than 4 mV for the quad  amplifier . \nWith a wide output swing  (within 1.5 V of each supply ), low \npower consumption, and high slew rate, the OP282/ OP482 are \nideal for battery -powered syste ms or power -restricted applica -\ntions. An input common -mode range that includes the positive \nsupply makes the OP282/ OP482  an excellent choice for high -\nside signal conditioning.  \nThe OP282/ OP482 are specified over the extended industrial \ntemperature range. The OP282 is available in the standard  \n8-lead, narrow SOIC and MSOP packages. Th e OP482 is \navailable in the PDIP and narrow SOIC packages , as well as  \na 14-ball WLCSP .  PIN CONNECTIONS  \n1\n2\n3\n4 5678 OUT  A\n–IN A\n+IN A\nV–OP-482V+\nOUT B\n–IN B\n+IN BOP282\n00301-001 \nFigure 1. 8-Lead , Narrow -Body SOIC (S- Suffix) [R- 8] \n \n00301-002OUT  A 1\n–IN A 2\n+IN A 3\nV– 4V+8\nOUT B7\n–IN B6\n+IN B5OP282\nTOP VIEW\n(Not to Scale)\n \nFigure 2. 8-Lead MSOP [RM -8] \n \n1\n2\n3\n4\n5\n6\n714\n13\n12\n11\n10\n9\n8OUT  A\n–IN A\n+IN A\nV+\n+IN B\n–IN B\nOUT BOUT D\n–IN D\n+IN D\nV–\n+IN C\n–IN C\nOUT COP482–  + +  –\n–  + +  –\n00301-003 \nFigure 3. 14 -Lead PDIP (P- Suffix) [N -14] \n \n1\n2\n3\n4\n5\n6\n714\n13\n12\n11\n10\n9\n8OUT  A\n–IN A\n+IN A\nV+\n+IN B\n–IN B\nOUT BOUT D\n–IN D\n+IN D\nV–\n+IN C\n–IN C\nOUT COP482\n00301-004 \nFigure 4. 14 -Lead , Narrow -Body SOIC (S- Suffix) [R- 14] \n \nTOP VIEW (BAL L SIDE DOWN)\nNot to Scale\n00301-048BALLA1 CORNER\nOUT  A\n+IN D\nV–\n+IN C\nOUT COUT D\n–IN A\nV+\n–IN B\nOUT B–IN D\n+IN A\n+IN B\n–IN CA\nB\nC\nD\nE\nF1 2 3\nG\nH\nJ\n \nFigure 5. 14 -Ball WLCS P [CB-14-2] \n \nOP282/OP482  Data Sheet \n \nRev. I | Page 2  of 16 TABLE OF CONTENTS  \nFeatures  .............................................................................................. 1 \nApplications  ....................................................................................... 1 \nGeneral Description  ......................................................................... 1 \nPin Connections  ............................................................................... 1 \nRevision History  ............................................................................... 2 \nSpecifications  ..................................................................................... 3 \nElectrical Characteristics  ............................................................. 3 \nAbsolute Maximum Ratings  ............................................................ 4 \nThermal Resistance  ...................................................................... 4 ESD Caution ...................................................................................4  \nTypical Performance Characteristics  ..............................................5  \nApplications Information  .............................................................. 12 \nHigh -Side Signal Conditioning  ................................................ 12 \nPhase Inversion  ........................................................................... 12 \nActive Filters  ............................................................................... 12 \nProgrammable State Variable Filter  ......................................... 13 \nOutlin e Dimensions  ....................................................................... 14 \nOrdering Guide  .......................................................................... 16 \n \nREVISION HISTORY  \n9/13— Rev. H to Rev. I  \nChanges to Figure 5  .......................................................................... 1 \nUpdated Outline Dimensions  ....................................................... 14 \nChanges to  Ordering Guide  .......................................................... 16 \n9/10— Rev. G to Rev. H  \nAdded WLCSP  .................................................................... Universal  \nChanges to Features Section ............................................................ 1 \nChanges to General Description Section  ...................................... 1 \nAdded Figure 5 ; Renumbered Sequentially  .................................. 1 \nChanges to Large -Signal Voltage Gain Parameter , Table 1  ......... 3 \nChanges to Table 2 , Thermal Resistance Secti on, and  Table 3  ... 4 \nChange to Figure 30  ......................................................................... 9 \nAdded Figure 53  .............................................................................. 16 \nChanges to Ordering Guide  .......................................................... 16 \n7/08— Rev. F to Rev. G  \nChanges to Phase Inversion Section  ............................................ 12 \nDeleted Figure 45  ............................................................................ 12 \nAdded Figure 45 and Figure 46 ..................................................... 12 \nUpdated Outline Dimensions  ....................................................... 14 \nChanges to Ordering Guid e .......................................................... 16 \n10/04— Rev. E to Rev. F  \nDeleted 8 -Lead PDIP  ......................................................... Universal  \nAdded 8 -Lead MSOP  ......................................................... Universal  \nChanges to Format and Layout  ......................................... Universal  \nChanges to Features  .......................................................................... 1 \nChanges to Pin Configurations  ....................................................... 1 \nChanges to General Description  .................................................... 1 \nChanges to Specifications  ................................................................ 3 \nChanges to Absol ute Maximum Ratings  ....................................... 4 \nChanges to Table 3  ............................................................................ 4 Added Figure 5 through Figure 20; Renumbered  \nSuccessive Figures  .............................................................................. 5 \nUpdated Figure 21 and Figure 22  .................................................... 7 \nUpdated Figure 23 and Figure 27  .................................................... 8 \nUpdated Figure 29  ............................................................................. 9 \nUpdated Figure 35 and Figure 36  ................................................. 10 \nUpdated Figure 43  .......................................................................... 11 \nChanges to Applications Information  ......................................... 12 \nChanges to Figure 44  ...................................................................... 12 \nDeleted OP282/OP482 Spice Macro Model Section  .................... 9 \nDeleted Figure 4  ................................................................................. 9 \nDeleted OP282 Spice Marco Model  ............................................. 10 \nUpdated Outline Dimensions  ....................................................... 14 \nChanges to Ordering Guide  .......................................................... 14 \n10/02— Rev. D to Rev. E  \nEdits to 8 -Lead Epoxy DIP (P -Suffix) Pin  ...................................... 1 \nEdits to Ordering Guide  ................................................................... 3 \nEdits to Outline Dimensions  ......................................................... 11 \n9/02— Rev. C to Rev. D  \nEdits to 14 -Lead SOIC (S -Suffix) Pin  ............................................. 1 \nReplaced 8 -Lead SOIC (S -Suffix)  ................................................. 11 \n4/02— Rev. B to Rev. C  \nWafer Test Limits Deleted  ................................................................ 2 \nEdits to Absolute Max imum Ratings  .............................................. 3 \nDice Characteristics Deleted  ............................................................ 3 \nEdits to Ordering Guide  ................................................................... 3 \nEdits to Figure 1  ................................................................................. 7 \nEdits to Figure 3  ................................................................................. 8 \n20-Position Chip Carrier (RC Suffix) Deleted  ........................... 11 \n \n \nData Sheet OP282/OP482  \n \nRev. I | Page 3  of 16 SPECIFICATIONS \nELECTRICAL CHARACTER ISTICS  \nAt V S = ±15.0 V , T A = 25°C, unless otherwise noted;  applies to both A and G grade s. \nTable 1. \nParameter  Symbol  Test Conditions/Comments  Min  Typ  Max  Unit  \nINPUT CHARACTERISTICS        \nOffset Voltage  VOS OP282  0.2 3 mV \n  OP282, −40°C ≤ TA ≤ +85 °C   4.5 mV \n  OP482   0.2 4 mV \n  OP482, −40°C ≤ TA ≤ +85 °C   6 mV \nInput Bias Current  IB VCM = 0 V   3 100 pA \n  VCM = 0 V1   500 pA \nInput Offset Current  IOS VCM = 0 V   1 50 pA \n  VCM = 0 V1   250 pA \nInput Voltage Range    −11   +15  V \nCommon -Mode Rejection Ratio  CMRR  −11 V ≤ VCM ≤ +15 V, −40°C ≤ TA ≤ +85 °C 70 90  dB \nLarge -Signal Volt age Gain AVO RL = 10 kΩ , VO = ±13.5 V 20   V/mV  \n  RL = 10 kΩ, − 40°C ≤ TA ≤ +85 °C 15   V/mV  \nOffset Voltage Drift  ΔV OS/ΔT   10  µV/°C  \nBias Current Drift  ΔIB/ΔT   8  pA/°C  \nOUTPUT CHARACTERISTICS        \nOutput Voltage High  VOH RL = 10 kΩ  13.5 13.9  V \nOutp ut Voltage Low  VOL RL = 10 kΩ   −13.9 −13.5 V \nShort -Circuit Limit  ISC Source  3 10  mA \n  Sink   −12  −8 mA \nOpen-Loop Output Impedance  ZOUT f = 1 MHz   200  Ω \nPOWER SUPPLY        \nPower Supply Rejection Ratio  PSRR  VS = ±4.5 V to ±18 V, − 40°C ≤ TA ≤ +85 °C  25 316 µV/V  \nSupply Current/Amplifier  ISY VO = 0 V, −40 °C ≤ TA ≤ 85°C  210 250 µA \nSupply Voltage Range  VS  ±4.5  ±18  V \nDYNAMIC PERFORMANCE        \nSlew Rate  SR RL = 10 kΩ  7 9  V/µs \nFull-Power Bandwidth BW P 1% distortion  125  kHz \nSettling Time  tS To 0.01%   1.6  µs \nGain Bandwidth Product  GBP    4  MHz  \nPhase Margin  ØM   55  Degrees  \nNOISE PERFORMANCE        \nVoltage Noise  en p-p 0.1 Hz to 10 Hz   1.3  µV p -p \nVoltage Noise Density  en f = 1 kHz   36  nV/√Hz  \nCurrent Noise Density  in   0.01  pA/√Hz  \n \n1 The input bias and offset currents are characterized  at T A = TJ = 85 °C. Bias and offset currents are guaranteed but not tested at − 40°C. \n \nOP282/OP482  Data Sheet \n \nRev. I | Page 4  of 16 ABSOLUTE MA XIMUM RATINGS  \nTable 2.  \nParameter  Rating  \nSupply Voltage  ±18 V  \nInput Voltage  ±18 V  \nDifferential Input Voltage1 36 V  \nOutput Short -Circuit Duration  Indefinite  \nStorage Temperature Range  −65°C to +150° C \nOperating Temperature Range  −40°C to +85° C \nJunction Temperature Range  −65°C to +150° C \nLead Temperature (Soldering 60 sec)  300°C \n \n1 For supply voltages less than ±18 V, the absolute maximum input voltage is \nequal to the supply voltage.  \n \nStresses above those listed under Absolute M aximum Ratings \nmay cause permanent damage to the device. This is a stress \nrating only; functional operation of the device at these or any \nother conditions above those indicated in the operational \nsection of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect \ndevice reliability.  \n THERMAL RESISTANCE  \nθJA is specified for the worst -case conditions, that is, a device in \nsocket for PDIP . θJA is specified for a device soldered in the circuit  \nboard for SOIC _N, MSOP , and WLCSP  package s. This was \nmeasured using a standard 4 -layer board.  \nTable 3.  \nPackage Type  θJA θJC Unit  \n8-Lead MSOP [RM]  142 45 °C/W  \n8-Lead SOIC _N ( S-Suffix ) [R] 120 45 °C/W  \n14-Lead PDIP (P -Suffix) [N]  83 39 °C/W  \n14-Lead SOIC _N (S-Suffix) [R]  112 35 °C/W  \n14-Ball WLCSP [ CB]1, 2 70 16 °C/W  \n \n1 Simulated thermal numbe rs per JESD51- 9. \n2 Junction- to-board thermal resistance.  \n \nESD CAUTION  \n \n \n \n \nData Sheet OP282/OP482  \n \nRev. I | Page 5  of 16 TYPICAL PERFORMANCE CHARACTERISTICS  \nFREQUENC Y (Hz)OPEN-LOO P GAIN (dB)\n1k–40–206080\n10k 1M 10M\n00301-005100k2040\n0VS = ±15V\nTA = 25 °C\nPHASE (Degrees)\n–45135\n4590\n0\n–90180\n \nFigure 6. OP282  Open -Loop Gain and Phase vs. Fre quency  \nTEMPER ATURE (°C)OPEN-LOO P GAIN (V/mV)\n–75053545\n–25 100 125\n00301-006\n251525\n10VS = ±15V\nRL = 10kΩ\n203040\n75 50 0 –50\n \nFigure 7. OP282  Open -Loop Gain vs. Temperature  \nLOAD CA PACITANCE (pF)OVERSHOOT (%)\n00107080\n200 400 500\n00301-0073050\n204060\n300 100VS = ±15V\nRL = 2kΩ\nVIN = 100mV p-p\nAVCL= 1\nTA = 25 °C\n+OS\n–OS\n \nFigure 8. OP282  Small- Signal Overshoot vs. Load Capacitance  FREQUENC Y (Hz)CLOSED-LOO P GAIN (dB)\n1k–30–206070\n10k 1M 10M\n00301-008\n100k2040\n0VS = ±15V\nTA = 25 °C\n–1050\n1030AVCL= 100\nAVCL= 10\nAVCL= 1\n \nFigure 9. OP282  Closed -Loop Gain vs. Frequency  \nTEMPER ATURE ( °C)SLEW R ATE (V/ µs)\n–750530\n–25 100 125\n00301-009\n251525\n10VS = ±15V\nRL = 10kΩ\nCL = 50pF\n20\n75 50 0 –50–SR\n+SR\n \nFigure 10. OP282  Slew Rate vs. Temperature  \nTEMPER ATURE ( °C)INPUT BIAS CURRENT (pA)\n–750.11000\n–25 100 125\n00301-010\n251100\n10\n75 50 0 –50VS = ±15V\nVCM = 0V\n \nFigure 11. OP282  Input Bias Current vs. Temperature  \nOP282/OP482  Data Sheet \n \nRev. I | Page 6  of 16 FREQUENC Y (Hz)VOLTAGE NOISE DENSIT Y (nV/√Hz)\n1011000\n100 10k\n00301-0 11\n1k100\n10VS = ±15V\nTA = 25 °C\n \nFigure 12. OP282  Voltage Noise Density vs. Frequency  \nCOMMON-MODE VO LTAGE (V)INPUT BIAS CURRENT (pA)\n–150.11000\n10 15\n00301-012\n–51100\n10\n5 0 –10VS = ±15V\nTA = 25 °C\n \nFigure 13. OP282  Input Bias Current vs. Common- Mode Voltage  \nSUPP LY VOLTAGE (V)SUPP LY CURRENT ( µA)\n0450480\n±20\n00301-013\n±10455465\n460\n±15 ±5TA = 25 °C\n470475\n \nFigure 14. OP282  Supply Current vs. Supply Voltage  SUPP LY VOLTAGE (V)OUTPUT VO LTAGE SWING (V)\n0–2020\n±20\n00301-014\n±10–15–5\n–10\n±15 ±5TA = 25 °C\nRL = 10kΩ\n015\nVOH\nVOL510\n \nFigure 15. OP2 82 Output Voltage Swing vs. Supply Voltage  \nFREQUENC Y (Hz)OUTPUT IMPEDANCE ( Ω)\n1k0.11001000\n10k 1M 100\n00301-015\n100k110VS = ±15V\nTA = 25 °C\nAVCL = 100\nAVCL = 10\nAVCL = 1\n \nFigure 16. OP282  Closed -Loop Output Impedance vs. Frequency  \nTEMPER ATURE ( °C)SUPP LY CURRENT ( µA)\n–50450480\n125\n00301-016\n25455\n75 0460475\n465470\n–25 50 100\n \nFigure 17. OP282  Supply Current vs. Temperature  \nData Sheet OP282/OP482  \n \nRev. I | Page 7  of 16 LOAD RESIS TANCE (Ω)ABSOLUTE OUTPUT VO LTAGE (V)\n0616\n1k 10k 100\n00301-01724VS = ±15V\nTA = 25 °C\nVOL\nVOH12\n81014\n \nFigure 18. OP282  Absolute Output Voltage vs. Load Resistance  \nFREQUENC Y (Hz)PSRR (dB)\n1k–6040140\n10k 1M 100\n00301-018\n100k020\n–40–2060100120\n80\n–PSRR+PSRRVS = ±15V\nTA = 25 °C\n \nFigure 19. OP282  PSRR vs. Frequency  \nTEMPER ATURE ( °C)SHOR T-CIRCUIT CURRENT (mA)\n–50014\n125\n00301-019\n254\n75 0612\n810\n–25 50 1002SINK\nSOURCEVS = ±15V\nTA = 25 °C\n \nFigure 20. OP282  Short -Circuit Current vs. Temperature  FREQUENC Y (Hz)MAXIMUM OUTPUT SWING (V p-p)\n100052530\n1k 100k 1M\n00301-020\n10k1520\n10VS = ±15V\nTA = 25 °C\nRL = 10kΩ\nAVCL = 1\n \nFigure 21. OP282  Maximum Output Swing vs. Frequency  \nFREQUENC Y (Hz)CMRR (dB)\n1k–6040140\n10k 1M 100\n00301-021\n100k020\n–40–2060100120\n80VS = ±15V\nTA = 25 °C\n \nFigure 22. OP282  CMRR vs. Frequency  \nVOS (µV)UNITS\n–20000200\n00301-022\n–40080\n–1200120160\n40\n400 1200 2000VS = ±15V\nTA = 25 °C\n300× OP282\n(600 O PAMPS)\n0\n \nFigure 23. OP282  VOS Distribution , SOIC _N Package  \nOP282/OP482  Data Sheet \n \nRev. I | Page 8  of 16 TCV OS (µV/°C)UNITS\n00400\n00301-023\n2080\n16120160\n40\n28 32 36 24200280320360\n240\n4 12 8VS = ±15V\n300× OP282\n(600 O PAMPS)\n \nFigure 24. OP282  TCVOS Distribution , SOIC _N Package  \nFREQUENC Y (Hz)1k 10k 100k 1M 100M 10M80OPEN-LOO P GAIN (dB)\nPHASE (Degrees)90\n1350\n45\n18060\n40\n20\n0VS = ±15V\nTA = 25 °C\n00301-024 \nFigure 25. OP482  Open -Loop Gain and  Phase vs. Frequency  \n125 100 50 75 25 0 –75 –50 –25\nTEMPER ATURE ( °C)OPEN-LOO P GAIN (V/mV)3035\n25\n20\n15\n10\n5VS = ±15V\nRL = 10kΩ\n00301-0250\n \nFigure 26. OP482  Open -Loop Gain vs. Temperature  \nOVERSHOOT (%)\n500 0 300 100 200 40070\n10\n060\n50\n40\n30\n20\nLOAD CA PACITANCE (pF)AVCL= 1\nNEG ATIVE  EDGEVS = ±15V\nRL = 2kΩ\nVIN = 100mV p-p\n00301-026AVCL= 1\nPOSITIVE EDGE\n \nFigure 27. OP482  Small- Signal Overshoot vs. Load Capacitance  \nFREQUENC Y (Hz)1k 10k 100k 1M 100M 10M60CLOSED-LOO P GAIN (dB)40\n20\n10\n050\n30\n–10\n–20\n00301-027AVCL = 10\nAVCL = 1AVCL = 100VS = ±15V\nTA = 25 °C\n \nFigure 28. OP482  Closed -Loop Gain vs. Frequency  \n–SR\n–75\nTEMPER ATURE ( °C)–50 –25 0 25 50 75 100 12551025\n1520\n+SRSLEW R ATE (V/ µs)\n00301-028VS = ±15V\nRL = 10kΩ\nCL = 50pF\n0\n \nFigure 29. OP482  Slew Rat e vs. Temperature  \nData Sheet OP282/OP482  \n \nRev. I | Page 9  of 16 1000\n1.0\n0.1100\n10INPUT BIAS CURRENT (pA)\nTEMPER ATURE (°C)125 –25 –50 25 0 75 100\n00301-029VS = ±15V\nVCM = 0V\n–75 50\n \nFigure 30. OP482  Input Bias Current vs. Temperature  \n60\n55PHASE MARGIN (Degrees)\n–75\nTEMPER ATURE ( °C)–50 –25 0 25 50 75 100 125VS = ±15V\nRL = 10kΩ\nGBW\nGAIN BANDWIDTH PRODUCT (MHz)50\n45\n405.0\n4.5\n4.0\n3.5\n3.0\n00301-030ØM\n \nFigure 31. OP482  Phase Margin and Gain Bandwidth Product vs. \nTemperature  \nFREQUENC Y (Hz)10 100 1k 10k80\n020\n1040\n30506070VOLTAGE NOISE DENSITY (nV/ √Hz)\n00301-031VS = ±15V\nTA = 25 °C\n \nFigure 32. OP482  Voltage Noise Density vs. Frequency  COMMON-MODE VO LTAGE (V)15 –15 0 5 10 –10 –5INPUT BIAS CURRENT (pA)100\n11000\n0.110\n00301-032VS = ±15V\nTA = 25 °C\n \nFigure 33. OP482  Input Bias Current vs. Common- Mode Voltage  \nSUPP LY VOLTAGE (V)±15 0 ±20 ±10 ±5RELATIVE SUPP LY CURRENT (ISY)1.10\n0.901.15\n0.851.001.05\n0.95\n00301-033TA = 25 °C\n \nFigure 34. OP482  Relative Supply Current v s. Supply Voltage  \nSUPP LYVOLTAGE (V)±15 0 ±10 ±5 ±20–5OUTPUT VO LTAGE SWING (V)015\n51020\n–10\n–20–15\n00301-034RL = 10kΩ\nTA = 25 °C\n \nFigure 35. OP482  Output Voltage Swing vs. Supply Voltage  \nOP282/OP482  Data Sheet \n \nRev. I | Page 10 of 16 IMPEDANCE ( Ω)600\n0300\n100200500\n400\n1M 1k 100 100k 10k\nFREQUENC Y (Hz)AVCL = 10\n00301-035VS = ±15V\nTA = 25 °C\nAVCL = 1AVCL = 100\n \nFigure 36. OP482  Closed -Loop Output Impedance vs. Frequency  RELATIVE SUPP LY CURRENT (ISY)\nTEMPER ATURE ( °C)1.20\n0.800.90\n0.851.00\n0.951.051.101.15\n–50 –75 125 100 75 50 25 0 –25\n00301-036VS = ±15V\n \nFigure 37. OP482  Relative Supply Current vs. Temperature  \nLOAD RESIS TANCE (Ω)10k 1k 100ABSOLUTE OUTPUT VO LTAGE (V)16\n028\n6101214\n4POSITIVE\nSWING\nNEG ATIVE\nSWING\n00301-037VS = ±15V\nTA = 25 °C\n \nFigure 38. OP482  Maximum Output Voltage vs. Load Resistance  \nPSRR (dB)100\n2040\n02080\n60\n1M 1k 100 100k 10k\nFREQUENC Y (Hz)+PSRR\n00301-038VS = ±15V\nΔV = 100mV\nTA = 25 °C\n–PSRR\n \nFigure 39. OP482  Power Supply Rejection Ratio (PSRR) vs. Frequency  SHOR T-CIRCUIT CURRENT (mA)20\n15\n510SINK\nSOURCE\nTEMPER ATURE ( °C)75 –75 0 25 50 –50 –25 100 125\n00301-039VS = ±15V\n0\n \nFigure 40. OP482  Short -Circuit Current vs. Temperature  MAXIMUM OUTPUT SWING (V)30\n015\n51025\n20\n100k 10k 1k 1M\nFREQUENC Y (Hz)\n00301-040VS = ±15V\nTA = 25°C\nAVCL = 1\nRL = 10kΩ\n \nFigure 41. OP482  Maximum Output Swing vs. Frequency  \nData Sheet OP282/OP482  \n \nRev. I | Page 11 of 16 CMRR (dB)100\n–2040\n02080\n60\n1M 1k 100 100k 10k\nFREQUENC Y (Hz)\n00301-041VS = ±15V\nTA = 25 °C\nVCM = 100mV\n \nFigure 42. OP482  Common -Mode Rejection Ratio (CMRR) vs. Frequency  UNITS\n0600700\n300\n100200400500\n2000 –1600 –2000 1600 1200 800 400 0 –400 –800 –1200\nVOS (µV)\n00301-045VS = ±15V\nTA = 25 °C\n300× OP482\n(1200 O PAMPS)\n \nFigure 43. OP482  VOS Distribution , PDIP  Package  \nUNITS320\n080\n40160\n120200240280\n0\n00301-043\n32 28 24 12 20 16 8 4\nTCV OS (µV/°C) \nFigure 44. OP482  TCV OS Distribution , PDIP Package  \n \n \n \n \nOP282/OP482  Data Sheet \n \nRev. I | Page 12 of 16 APPLICATIONS INFORMA TION  \nThe OP282 and OP482 are dual and quad JFET op amps that \nare optimized for high speed at low power . This combination \nmakes these amplifiers excellent choices for battery -powered or \nlow power applications that require above average performance. \nApplications benefiting from this performance combination \ninclude telecommunications, geophysical exploration, portable \nmedical equipment, and navigational instrumentation.  \nHIGH-SIDE SIGNAL CONDITIONING  \nMany applications require the sensing of signals near the  positive  \nrail. OP282 and OP482 were tested and are guaranteed over a \ncommon -mode range (−11 V ≤ V CM ≤ +15 V) that includes the \npositive supply.  \nOne application where such sensing  is commonly used is in the \nsensing of power supply c urrents. Therefore, the OP282/ OP482 \ncan be used in current sensing applications, such as the partial \ncircuit shown in Figure 45. In this circuit, the voltage drop across \na low value resistor, such as the 0.1 Ω shown here, is amplified and compared to 7.5  V . The output can then be used for current \nlimiting.  \n15V\n100kΩ500kΩ0.1Ω\n500kΩ100kΩ RL\n1/2\nOP282\n00301-046 \nFigure 45. High -Side Signal Conditioning  \nPHASE INVE RSION  \nMost JFET input amplifiers invert the phase of the input signal \nif either input exceeds the input common -mode range. For the \nOP282/ OP482, a negative signal in excess of 11  V cause s phase \ninversion. This is caused by saturation of the input stage , leading  \nto the forward -biasing of a gate -drain diod e. Phase reversal in \nthe OP282 /OP482  can be prevented by using Schottky  diodes to \nclamp the input terminals to each other and to the supplies. In \nthe simple buffer circuit shown in Figure 46, D1 protects the op amp against phase reversal. R1, D2 , and D3 limit the input \ncurrent when the input exceeds the supply rail. The resistor should be selected to limit the amount of input current below \nthe absolute maximum rating.  \n00301-042D1\nIN5711V+OP282/\nOP482V+\nVOUTVIN\nV–\nV–D2\nIN5711R1\n10kΩ\nD3\nIN5711\n \nFigure 46. Phase Reversal Solution Circuit  \n \n00301-044\nTIME (200µs/DIV)VOLT AGE (5V/DIV)2VS = ±15V\nVINVOUT\n \nFigure 47. No  Phase Reversal  \nACTIVE FILTERS  \nThe wide bandwidth and high slew rates of the OP282/ OP482 \nmake either one an excellent choice for many filter applications.  \nThere are many active filter configurations, but the four most \npopular configurations are Butterworth, elliptic , Bessel, and \nChebyshev. Each type has a response that is optimized for a \ngiven characteristic , as shown in Table 4. \n \nTable 4. Active Filter Configurations \nType  Selectivity  Overshoot  Phase  Amplitude (Pass Band)  Amplitude (Stop Band) \nButterworth  Moderate  Good   Maximum flat  \nChebyshev  Good  Moderate  Nonlinear  Equal ripple   \nElliptic  Best  Poor   Equal ripple  Equal ripple  \nBessel (Thompson)  Poor  Best  Linear    \nData Sheet OP282/OP482  \n \nRev. I | Page 13 of 16 PROGRAMMABLE STATE  VARIABLE FILTER \nThe circuit shown in Figure 48 can be used to accurately \nprogram the Q, the cutoff frequency ( fC), and the gain of a two-\npole state variable filter. OP482 device s have been used in this \ndesign be cause of their high bandwidths, low power, and low \nnoise. This circuit takes only three packages to build because of \nthe quad configuration of the op amps and DACs.  \nThe DACs shown are used in the voltage mode; therefore, many \nvalues are dependent on the ac curacy of the DAC only and not \non the absolute values of the DAC’s resistive ladders. This \nmakes this circuit unusually accurate for a programmable filter.  \nAdjusting DAC 1 changes the signal amplitude across R1; therefore, \nthe DAC attenuation times R1 determines the amount of signal \ncurrent that charges the integrating capacitor, C1.  This cutoff frequency can now be expressed as  \n\uf8f7\uf8f8\uf8f6\uf8ec\uf8ed\uf8eb=256 2π1 D1\nR1C1fC  \nwhere D1 is the digital code for the DAC.  \nThe gain of this circuit is set by adjusting D3. The gain equa tion is  \n\uf8f7\uf8f8\uf8f6\uf8ec\uf8ed\uf8eb=256D3\nR5R4Gain  \nDAC 2 is used to set the Q of the circuit. Adjusting this DAC \ncontrols the amount of feedback from the band -pass node to \nthe input summing node. Note that the digital value of the  \nDAC is in the numerator; therefore, zero co de is not a valid \noperating point.  \n\uf8f7\uf8f8\uf8f6\uf8ec\uf8ed\uf8eb=D2 R3R2Q256 \n \nR5\n2kΩ 1/4\nOP482VIN\n1/4\nDAC8408\nHIGH PASSC1\n1000pFR4\n2kΩ\nR6\n2kΩR7\n2kΩ\n1/4\nOP482R1\n2kΩ 1/4\nOP4821/4\nDAC8408 1/4\nOP482R1\n2kΩ 1/4\nOP4821/4\nDAC8408 1/4\nOP482C1\n1000pF\nLOW\nPASS\n1/4\nOP4821/4\nOP4821/4\nDAC8408BAND PASS\nR2\n2kΩR3\n2kΩ\n00301-047 \nFigure 48. Programmable State Variable Filter  \n \nOP282/OP482  Data Sheet \n \nRev. I | Page 14 of 16 OUTLINE DIMENSIONS \nCOMPLIANT TOJEDEC STANDARDS MO-187-AA6°\n0°0.800.55\n0.4048\n15\n0.65 BSC\n0.40\n0.251.10 MAX3.20\n3.00\n2.80\nCOPLANARITY\n0.100.23\n0.093.20\n3.00\n2.805.154.904.65\nPIN1\nIDENTIFIER\n15°MAX 0.950.850.75\n0.15\n0.05\n10-07-2009-B \nFigure 49. 8-Lead Mini Small Outline Package [MSOP]  \n(RM- 8)  \nDimensions sh own in millimeters  \n \nCONTROLLINGDIMENSIONSAREINMILLIMETERS;INCHDIMENSIONS\n(INPARENTHESES)AREROUNDED-OFFMILLIMETEREQUIVALENTSFOR\nREFERENCEONLYANDARENOTAPPROPRIATEFORUSEINDESIGN.COMPLIANTTOJEDECSTANDARDSMS-012-AA\n012407-A0.25(0.0098)\n0.17(0.0067)1.27(0.0500)\n0.40(0.0157)0.50(0.0196)\n0.25(0.0099)45°\n8°\n0°1.75(0.0688)\n1.35(0.0532)\nSEATING\nPLANE0.25(0.0098)\n0.10(0.0040)418 55.00(0.1968)\n4.80(0.1890)\n4.00(0.1574)\n3.80(0.1497)\n1.27(0.0500)\nBSC6.20(0.2441)\n5.80(0.2284)\n0.51(0.0201)\n0.31(0.0122)COPLANARITY\n0.10\n \nFigure 50. 8-Lead Standard Small Outline Package [SOIC _N]  \nNarrow  Body   \nS-Suffix (R- 8)  \nDimensions shown in millimeters and (inches)  \n \nData Sheet OP282/OP482  \n \nRev. I | Page 15 of 16 COMPLIANT TO JEDEC S TANDARDS MS-001\nCONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS\n(INPARENTHESES) ARE ROUNDED-OFF INCH EQUI VALENTS FOR\nREFERENCE ON LYAND ARE NOT APPROPRI ATE FOR USE IN DESIGN.\nCORNER LEADS M AY BE CONFIGURED AS WHOLE OR HALF LEADS.\n070606- A0.022 (0.56)\n0.018 (0.46)\n0.014 (0.36)0.150 (3.81)\n0.130 (3.30)\n0.110 (2.79)\n0.070 (1.78)\n0.050 (1.27)\n0.045 (1.14)14\n178\n0.100 (2.54)\nBSC0.775 (19.69)\n0.750 (19.05)\n0.735 (18.67)\n0.060 (1.52)\nMAX\n0.430 (10.92)\nMAX0.014 (0.36)\n0.010 (0.25)\n0.008 (0.20)0.325 (8.26)\n0.310 (7.87)\n0.300 (7.62)\n0.015 (0.38)\nGAUGE\nPLANE0.210 (5.33)\nMAX\nSEATING\nPLANE0.015\n(0.38)\nMIN\n0.005 (0.13)\nMIN0.280 (7. 11)\n0.250 (6.35)\n0.240 (6.10)\n0.195 (4.95)\n0.130 (3.30)\n0.115 (2.92)\n \nFigure 51. 14- Lead Plastic Dual In -Line Package [PDIP]  \nP-Suffix (N -14)  \nDimension shown in inches and (millimeters)  \n \nCONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS\n(INPARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUI VALENTS FOR\nREFERENCE ON LYAND ARE NOT APPROPRI ATE FOR USE IN DESIGN.COMPLIANT TO JEDEC S TANDARDS MS-012-AB\n060606- A14 8\n716.20 (0.2441)\n5.80 (0.2283)4.00 (0.1575)\n3.80 (0.1496)8.75 (0.3445)\n8.55 (0.3366)\n1.27 (0.0500)\nBSC\nSEATING\nPLANE0.25 (0.0098)\n0.10 (0.0039)\n0.51 (0.0201)\n0.31 (0.0122)1.75 (0.0689)\n1.35 (0.0531)0.50 (0.0197)\n0.25 (0.0098)\n1.27 (0.0500)0.40 (0.0157) 0.25 (0.0098)\n0.17 (0.0067)COPLANARIT Y\n0.108°\n0°45°\n \nFigure 52. 14- Lead Standard Small Outline Package [SOIC _N]  \nNarrow  Body  \nS-Suffix (R- 14)  \nDimensions shown in millimeters and (inches)  \nOP282/OP482  Data Sheet \n \nRev. I | Page 16 of 16 1.165\n1.1281.090\n2.160\n2.123\n2.085A\nB\nC\nD\nE\nF1 2 3\nBOTTOM VIEW\n(BAL L SIDE UP)1.60\nREF\n0.694\nREF0.40\nBSC0.20\nBSC0.347\nBSC0.347\nBSC\nG\nH\nJ\n0.287\n0.2670.2470.4150.4000.385\n0.2300.200\n0.1700.645\n0.600\n0.555TOP VIEW\n(BAL L SIDE DOWN)\nEND VIEWBALLA1\nIDENTIFIER\n09-11-2012-BSEATING\nPLANECOPLANARITY\n0.05\n \nFigure 53. 14- Ball Wafer Level Chip Scale Package [WLCSP]  \nCB-14-2 \nControlling dimensions are millimeters  \n \nORDERING GUIDE  \nModel1 Temperature Range Package Description  Package Option  Branding  \nOP282ARMZ  −40°C to +85° C 8-Lead MSOP  RM-8 A0B  \nOP282ARMZ -REEL  −40°C to +85° C 8-Lead MSOP  RM-8 A0B  \nOP282GS  −40°C to +85 °C 8-Lead SOIC _N S-Suffix (R -8)  \nOP282GS -REEL  −40°C to +85° C 8-Lead SOIC _N S-Suffix (R -8)  \nOP282GS -REEL7  −40°C to +85° C 8-Lead SOIC _N S-Suffix (R -8)  \nOP282GSZ −40°C to +85° C 8-Lead S OIC_N S-Suffix (R -8)  \nOP282GSZ -REEL  −40°C to +85° C 8-Lead SOIC _N S-Suffix (R -8)  \nOP282GSZ -REEL7  −40°C to +85° C 8-Lead SOIC _N S-Suffix (R -8)  \nOP482ACBZ -RL −40°C to +85° C 14-Ball  WLCSP  CB-14-2 A2J \nOP482ACBZ -R7 −40°C to +85° C 14-Ball  WLCSP  CB-14-2 A2J \nOP482GPZ −40°C to +85° C 14-Lead PDIP  P-Suffix (N -14)   \nOP482GS −40°C to +85° C 14-Lead SOIC_N  S-Suffix (R -14)   \nOP482GS -REEL  −40°C to +85° C 14-Lead SOIC_N  S-Suffix (R -14)   \nOP482GS -REEL7  −40°C to +85° C 14-Lead SOIC_N  S-Suffix (R -14)   \nOP482GSZ −40°C to +85° C 14-Lead SOIC_N  S-Suffix (R -14)   \nOP482GSZ -REEL  −40°C to +85° C 14-Lead SOIC_N  S-Suffix (R -14)   \nOP482GSZ -REEL7  −40°C to +85 °C 14-Lead SOIC_N  S-Suffix (R -14)  \n \n1 Z = RoHS Compliant Part.  \n \n \n©1991 –2013  Analog Devices, Inc. All rights reserved. Trademarks and   \n registered trademarks are the property of their respective owners.  \n  D00301- 0-9/13(I)  \n \nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Analog Devices Inc.:   \n\xa0 OP482GSZ-REEL7\xa0 OP482ACBZ-R7\xa0 OP482GPZ\xa0 OP482GSZ-REEL\xa0 OP482GSZ\n'}]
!==============================================================================!
### Component Summary: OP482GSZ-REEL7

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage: ±4.5 V to ±18 V
  - Input Voltage: ±18 V
  - Differential Input Voltage: 36 V

- **Current Ratings:**
  - Supply Current per Amplifier: 250 µA (maximum)

- **Power Consumption:**
  - Low supply current of 250 µA per amplifier, making it suitable for low-power applications.

- **Operating Temperature Range:**
  - Storage Temperature: −65°C to +150°C
  - Operating Temperature: −40°C to +85°C

- **Package Type:**
  - 14-Lead SOIC_N (S-Suffix) [R-14]

- **Special Features or Notes:**
  - High slew rate: 9 V/µs
  - Wide bandwidth: 4 MHz
  - Low offset voltage: 4 mV maximum for OP482
  - Low bias current: 100 pA maximum
  - Unity-gain stable
  - Common-mode range includes V+ (−11 V to +15 V)
  - Moisture Sensitive Level: MSL 1 (JEDEC J-STD-020E)

**Description:**
The OP482 is a quad JFET operational amplifier designed for high-speed and low-power applications. It features a low supply current of 250 µA per amplifier while maintaining a high slew rate of 9 V/µs and a gain bandwidth product of 4 MHz. The JFET input stage ensures low bias current and low offset voltage, making it suitable for precision applications.

**Typical Applications:**
The OP482 is ideal for various applications, including:
- **Active Filters:** Its high bandwidth and slew rate make it suitable for designing active filters in audio and signal processing.
- **Fast Amplifiers:** Used in applications requiring quick response times.
- **Integrators:** Suitable for analog computing and signal conditioning.
- **Supply Current Monitoring:** Can be used in circuits that require monitoring of power supply currents, especially in battery-powered devices.
- **High-Side Signal Conditioning:** Its common-mode range allows for effective signal conditioning near the positive supply rail.

This operational amplifier is particularly beneficial in battery-powered systems and applications where power consumption is critical, such as portable medical devices and telecommunications equipment.