static int T_1 F_1 ( char * V_1 )\r\n{\r\nif ( ! strcmp ( L_1 , V_1 ) )\r\nV_2 = V_3 ;\r\nelse if ( strcmp ( L_2 , V_1 ) )\r\nF_2 ( L_3 , V_1 ) ;\r\nreturn 1 ;\r\n}\r\nenum V_4 F_3 ( void )\r\n{\r\nreturn V_2 ;\r\n}\r\nstatic int F_4 ( struct V_5 * V_6 )\r\n{\r\nreturn F_5 ( F_6 ( V_7 ) ) ;\r\n}\r\nstatic int F_7 ( struct V_5 * V_6 , T_2 V_8 ,\r\nvoid * V_9 )\r\n{\r\nint V_10 ;\r\nV_10 = F_8 ( V_11 , L_4 ) ;\r\nif ( V_10 )\r\nreturn V_10 ;\r\nF_9 ( V_11 ) ;\r\n#ifdef F_10\r\nV_10 = F_8 ( V_12 , L_5 ) ;\r\nif ( V_10 )\r\ngoto V_13;\r\nF_9 ( V_12 ) ;\r\n#endif\r\nV_10 = F_11 ( F_12 ( F_6 ( V_14 ) ) , V_8 ,\r\nV_15 , L_4 , V_9 ) ;\r\nif ( V_10 )\r\ngoto V_16;\r\nreturn 0 ;\r\nV_16:\r\n#ifdef F_10\r\nF_13 ( V_12 ) ;\r\nV_13:\r\n#endif\r\nF_13 ( V_11 ) ;\r\nreturn V_10 ;\r\n}\r\nstatic void F_14 ( struct V_5 * V_6 , void * V_9 )\r\n{\r\nF_15 ( F_12 ( F_6 ( V_14 ) ) , V_9 ) ;\r\nF_13 ( V_11 ) ;\r\nF_13 ( V_12 ) ;\r\n}\r\nstatic int F_16 ( struct V_17 * V_18 )\r\n{\r\nreturn F_17 ( V_18 -> V_19 , V_20 ) ;\r\n}\r\nstatic int F_18 ( struct V_17 * V_18 )\r\n{\r\nreturn F_17 ( V_18 -> V_19 , V_20 ) ;\r\n}\r\nstatic int T_1 F_19 ( char * V_21 )\r\n{\r\nif ( ! strcmp ( V_21 , L_6 ) )\r\nV_22 = true ;\r\nelse if ( ! strcmp ( V_21 , L_7 ) )\r\nV_22 = false ;\r\nelse\r\nF_20 ( L_8\r\nL_9 ) ;\r\nreturn 1 ;\r\n}\r\nstatic void T_1 F_21 ( void )\r\n{\r\nF_22 () ;\r\nF_23 ( 0 , V_23 , F_24 ( V_23 ) ) ;\r\nF_25 ( V_24 , 1 ) ;\r\nF_26 ( V_25 , F_24 ( V_25 ) ,\r\nL_10 ) ;\r\n#define F_27 (PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST | PAD_CTL_HYS_CMOS \\r\n| PAD_CTL_ODE_CMOS | PAD_CTL_100K_PU)\r\nF_28 ( V_26 , F_27 ) ;\r\nF_28 ( V_27 , F_27 ) ;\r\nF_28 ( V_28 , F_27 ) ;\r\nF_28 ( V_29 , F_27 ) ;\r\nF_28 ( V_30 , F_27 ) ;\r\nF_28 ( V_31 , F_27 ) ;\r\nF_28 ( V_32 , F_27 ) ;\r\nF_28 ( V_33 , F_27 ) ;\r\nF_28 ( V_34 , F_27 ) ;\r\nF_28 ( V_35 , F_27 ) ;\r\nF_28 ( V_36 , F_27 ) ;\r\nF_28 ( V_37 , F_27 ) ;\r\nif ( F_3 () == V_3 )\r\nF_26 ( V_38 ,\r\nF_24 ( V_38 ) , L_11 ) ;\r\nelse\r\nF_26 ( V_39 ,\r\nF_24 ( V_39 ) ,\r\nL_11 ) ;\r\nF_29 ( V_40 , F_24 ( V_40 ) ) ;\r\nF_30 () ;\r\nF_31 ( & V_41 ) ;\r\nF_32 ( & V_41 ) ;\r\nF_33 ( & V_41 ) ;\r\nF_34 () ;\r\nF_35 ( 1 , V_42 ,\r\nF_24 ( V_42 ) ) ;\r\nF_36 ( & V_43 ) ;\r\nF_37 ( & V_44 ) ;\r\nF_38 ( & V_45 ) ;\r\nF_39 () ;\r\nF_40 ( & V_46 ) ;\r\nif ( V_22 ) {\r\nV_47 . V_48 = F_41 ( V_49 |\r\nV_50 ) ;\r\nif ( V_47 . V_48 )\r\nF_42 ( & V_47 ) ;\r\n}\r\nV_51 . V_48 = F_41 ( V_49 |\r\nV_50 ) ;\r\nif ( V_51 . V_48 )\r\nF_43 ( 2 , & V_51 ) ;\r\nif ( ! V_22 )\r\nF_44 ( & V_52 ) ;\r\n}\r\nstatic void T_1 F_45 ( void )\r\n{\r\nF_46 ( 26000000 ) ;\r\n}\r\nstatic void T_1 F_47 ( void )\r\n{\r\nint V_10 ;\r\nV_10 = F_8 ( F_6 ( V_53 ) , L_12 ) ;\r\nif ( ! V_10 ) {\r\nF_9 ( F_6 ( V_53 ) ) ;\r\nV_54 [ 1 ] . V_55 =\r\nF_12 ( F_6 ( V_53 ) ) ;\r\nV_54 [ 1 ] . V_56 =\r\nF_12 ( F_6 ( V_53 ) ) ;\r\nF_48 ( & V_57 ) ;\r\n} else {\r\nF_2 ( L_13 ) ;\r\n}\r\nF_49 ( 0 , & V_58 ) ;\r\nV_59 [ 1 ] . V_55 =\r\nF_12 ( F_6 ( F_50 ( 48 , 105 ) ) ) ;\r\nV_59 [ 1 ] . V_56 =\r\nF_12 ( F_6 ( F_50 ( 48 , 105 ) ) ) ;\r\nF_48 ( & V_60 ) ;\r\nF_51 () ;\r\n}
