

================================================================
== Vivado HLS Report for 'Loop_memset_y_proc'
================================================================
* Date:           Mon Jun  1 11:35:24 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        matvec
* Solution:       solution4
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.035 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7| 70.000 ns | 70.000 ns |    7|    7|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_y               |        1|        1|         1|          -|          -|     2|    no    |
        |- tiled_matvec_computei  |        3|        3|         3|          1|          1|     2|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      6|       0|     134|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      87|    -|
|Register         |        -|      -|      79|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      6|      79|     221|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_1_fu_198_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln28_fu_192_p2       |     *    |      3|  0|  20|          32|          32|
    |add_ln28_fu_204_p2       |     +    |      0|  0|  32|          32|          32|
    |i_fu_153_p2              |     +    |      0|  0|  10|           2|           1|
    |y_d1                     |     +    |      0|  0|  32|          32|          32|
    |icmp_ln26_fu_147_p2      |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_177_p2        |    or    |      0|  0|   3|           3|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln25_fu_141_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      6|  0| 134|         140|         139|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i4_0_i_reg_125           |   9|          2|    2|          4|
    |phi_ln25_i_reg_113       |   9|          2|    1|          2|
    |y_address0               |  15|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  87|         18|    8|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i4_0_i_reg_125                   |   2|   0|    2|          0|
    |icmp_ln26_reg_220                |   1|   0|    1|          0|
    |icmp_ln26_reg_220_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_ln28_1_reg_250               |  32|   0|   32|          0|
    |mul_ln28_reg_245                 |  32|   0|   32|          0|
    |phi_ln25_i_reg_113               |   1|   0|    1|          0|
    |y_addr_1_reg_239                 |   1|   0|    1|          0|
    |y_addr_1_reg_239_pp0_iter1_reg   |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  79|   0|   79|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------+-----+-----+------------+--------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | Loop_memset_y_proc | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | Loop_memset_y_proc | return value |
|ap_start     |  in |    1| ap_ctrl_hs | Loop_memset_y_proc | return value |
|ap_done      | out |    1| ap_ctrl_hs | Loop_memset_y_proc | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | Loop_memset_y_proc | return value |
|ap_idle      | out |    1| ap_ctrl_hs | Loop_memset_y_proc | return value |
|ap_ready     | out |    1| ap_ctrl_hs | Loop_memset_y_proc | return value |
|y_address0   | out |    1|  ap_memory |          y         |     array    |
|y_ce0        | out |    1|  ap_memory |          y         |     array    |
|y_we0        | out |    1|  ap_memory |          y         |     array    |
|y_d0         | out |   32|  ap_memory |          y         |     array    |
|y_q0         |  in |   32|  ap_memory |          y         |     array    |
|y_address1   | out |    1|  ap_memory |          y         |     array    |
|y_ce1        | out |    1|  ap_memory |          y         |     array    |
|y_we1        | out |    1|  ap_memory |          y         |     array    |
|y_d1         | out |   32|  ap_memory |          y         |     array    |
|A_address0   | out |    2|  ap_memory |          A         |     array    |
|A_ce0        | out |    1|  ap_memory |          A         |     array    |
|A_q0         |  in |   32|  ap_memory |          A         |     array    |
|A_address1   | out |    2|  ap_memory |          A         |     array    |
|A_ce1        | out |    1|  ap_memory |          A         |     array    |
|A_q1         |  in |   32|  ap_memory |          A         |     array    |
|x_address0   | out |    1|  ap_memory |          x         |     array    |
|x_ce0        | out |    1|  ap_memory |          x         |     array    |
|x_q0         |  in |   32|  ap_memory |          x         |     array    |
|x_address1   | out |    1|  ap_memory |          x         |     array    |
|x_ce1        | out |    1|  ap_memory |          x         |     array    |
|x_q1         |  in |   32|  ap_memory |          x         |     array    |
+-------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 7 [1/1] (1.18ns)   --->   "br label %meminst.i"   --->   Operation 7 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%phi_ln25_i = phi i1 [ false, %entry ], [ %xor_ln25, %meminst.i ]" [matvec.cpp:25]   --->   Operation 8 'phi' 'phi_ln25_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i1 %phi_ln25_i to i64" [matvec.cpp:25]   --->   Operation 9 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.61ns)   --->   "%xor_ln25 = xor i1 %phi_ln25_i, true" [matvec.cpp:25]   --->   Operation 10 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%y_addr = getelementptr [2 x i32]* %y, i64 0, i64 %zext_ln25" [matvec.cpp:25]   --->   Operation 11 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.42ns)   --->   "store i32 0, i32* %y_addr, align 4" [matvec.cpp:25]   --->   Operation 12 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_y_str)"   --->   Operation 13 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %phi_ln25_i, label %.loopexit2.i.preheader, label %meminst.i" [matvec.cpp:25]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.18ns)   --->   "br label %.loopexit2.i" [matvec.cpp:26]   --->   Operation 16 'br' <Predicate = (phi_ln25_i)> <Delay = 1.18>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%i4_0_i = phi i2 [ %i, %tiled_matvec_computei ], [ 0, %.loopexit2.i.preheader ]"   --->   Operation 17 'phi' 'i4_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.61ns)   --->   "%icmp_ln26 = icmp eq i2 %i4_0_i, -2" [matvec.cpp:26]   --->   Operation 18 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 19 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.00ns)   --->   "%i = add i2 %i4_0_i, 1" [matvec.cpp:26]   --->   Operation 20 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %Loop_memset_y_proc.exit, label %tiled_matvec_computei" [matvec.cpp:26]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i2 %i4_0_i to i64" [matvec.cpp:28]   --->   Operation 22 'zext' 'zext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i4_0_i, i1 false)" [matvec.cpp:28]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i3 %tmp to i64" [matvec.cpp:28]   --->   Operation 24 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [4 x i32]* @A, i64 0, i64 %zext_ln28_1" [matvec.cpp:28]   --->   Operation 25 'getelementptr' 'A_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln28 = or i3 %tmp, 1" [matvec.cpp:28]   --->   Operation 26 'or' 'or_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 0, i3 %or_ln28)" [matvec.cpp:28]   --->   Operation 27 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [4 x i32]* @A, i64 0, i64 %tmp_1" [matvec.cpp:28]   --->   Operation 28 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%y_addr_1 = getelementptr inbounds [2 x i32]* %y, i64 0, i64 %zext_ln28" [matvec.cpp:28]   --->   Operation 29 'getelementptr' 'y_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (1.42ns)   --->   "%A_load = load i32* %A_addr, align 8" [matvec.cpp:28]   --->   Operation 30 'load' 'A_load' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 31 [2/2] (1.42ns)   --->   "%x_load = load i32* getelementptr inbounds ([2 x i32]* @x, i64 0, i64 0), align 4" [matvec.cpp:28]   --->   Operation 31 'load' 'x_load' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 32 [2/2] (1.42ns)   --->   "%A_load_1 = load i32* %A_addr_1, align 4" [matvec.cpp:28]   --->   Operation 32 'load' 'A_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 33 [2/2] (1.42ns)   --->   "%x_load_1 = load i32* getelementptr inbounds ([2 x i32]* @x, i64 0, i64 1), align 4" [matvec.cpp:28]   --->   Operation 33 'load' 'x_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 4 <SV = 3> <Delay = 8.03>
ST_4 : Operation 34 [1/2] (1.42ns)   --->   "%A_load = load i32* %A_addr, align 8" [matvec.cpp:28]   --->   Operation 34 'load' 'A_load' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 35 [1/2] (1.42ns)   --->   "%x_load = load i32* getelementptr inbounds ([2 x i32]* @x, i64 0, i64 0), align 4" [matvec.cpp:28]   --->   Operation 35 'load' 'x_load' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 36 [1/1] (6.61ns)   --->   "%mul_ln28 = mul nsw i32 %x_load, %A_load" [matvec.cpp:28]   --->   Operation 36 'mul' 'mul_ln28' <Predicate = (!icmp_ln26)> <Delay = 6.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [2/2] (1.42ns)   --->   "%y_load = load i32* %y_addr_1, align 4" [matvec.cpp:28]   --->   Operation 37 'load' 'y_load' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 38 [1/2] (1.42ns)   --->   "%A_load_1 = load i32* %A_addr_1, align 4" [matvec.cpp:28]   --->   Operation 38 'load' 'A_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 39 [1/2] (1.42ns)   --->   "%x_load_1 = load i32* getelementptr inbounds ([2 x i32]* @x, i64 0, i64 1), align 4" [matvec.cpp:28]   --->   Operation 39 'load' 'x_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 40 [1/1] (6.61ns)   --->   "%mul_ln28_1 = mul nsw i32 %x_load_1, %A_load_1" [matvec.cpp:28]   --->   Operation 40 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 6.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.62>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str3) nounwind" [matvec.cpp:26]   --->   Operation 41 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str3)" [matvec.cpp:26]   --->   Operation 42 'specregionbegin' 'tmp_2_i' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [matvec.cpp:27]   --->   Operation 43 'specpipeline' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (1.42ns)   --->   "%y_load = load i32* %y_addr_1, align 4" [matvec.cpp:28]   --->   Operation 44 'load' 'y_load' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28 = add i32 %mul_ln28_1, %mul_ln28" [matvec.cpp:28]   --->   Operation 45 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 46 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln28_1 = add nsw i32 %y_load, %add_ln28" [matvec.cpp:28]   --->   Operation 46 'add' 'add_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 47 [1/1] (1.42ns)   --->   "store i32 %add_ln28_1, i32* %y_addr_1, align 4" [matvec.cpp:28]   --->   Operation 47 'store' <Predicate = (!icmp_ln26)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str3, i32 %tmp_2_i)" [matvec.cpp:30]   --->   Operation 48 'specregionend' 'empty_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %.loopexit2.i" [matvec.cpp:26]   --->   Operation 49 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 50 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln0            (br               ) [ 0110000]
phi_ln25_i        (phi              ) [ 0011110]
zext_ln25         (zext             ) [ 0000000]
xor_ln25          (xor              ) [ 0110000]
y_addr            (getelementptr    ) [ 0000000]
store_ln25        (store            ) [ 0000000]
specloopname_ln0  (specloopname     ) [ 0000000]
empty             (speclooptripcount) [ 0000000]
br_ln25           (br               ) [ 0110000]
br_ln26           (br               ) [ 0011110]
i4_0_i            (phi              ) [ 0001000]
icmp_ln26         (icmp             ) [ 0001110]
empty_22          (speclooptripcount) [ 0000000]
i                 (add              ) [ 0011110]
br_ln26           (br               ) [ 0000000]
zext_ln28         (zext             ) [ 0000000]
tmp               (bitconcatenate   ) [ 0000000]
zext_ln28_1       (zext             ) [ 0000000]
A_addr            (getelementptr    ) [ 0001100]
or_ln28           (or               ) [ 0000000]
tmp_1             (bitconcatenate   ) [ 0000000]
A_addr_1          (getelementptr    ) [ 0001100]
y_addr_1          (getelementptr    ) [ 0001110]
A_load            (load             ) [ 0000000]
x_load            (load             ) [ 0000000]
mul_ln28          (mul              ) [ 0001010]
A_load_1          (load             ) [ 0000000]
x_load_1          (load             ) [ 0000000]
mul_ln28_1        (mul              ) [ 0001010]
specloopname_ln26 (specloopname     ) [ 0000000]
tmp_2_i           (specregionbegin  ) [ 0000000]
specpipeline_ln27 (specpipeline     ) [ 0000000]
y_load            (load             ) [ 0000000]
add_ln28          (add              ) [ 0000000]
add_ln28_1        (add              ) [ 0000000]
store_ln28        (store            ) [ 0000000]
empty_23          (specregionend    ) [ 0000000]
br_ln26           (br               ) [ 0011110]
ret_ln0           (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_y_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i61.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="y_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="0" index="2" bw="0" slack="2"/>
<pin id="109" dir="0" index="4" bw="1" slack="0"/>
<pin id="110" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="0"/>
<pin id="112" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln25/2 y_load/4 store_ln28/5 "/>
</bind>
</comp>

<comp id="66" class="1004" name="A_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="3" slack="0"/>
<pin id="70" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="A_addr_1_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="64" slack="0"/>
<pin id="77" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="y_addr_1_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="2" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr_1/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="2" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="99" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="100" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="0"/>
<pin id="102" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/3 A_load_1/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="104" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="0"/>
<pin id="107" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/3 x_load_1/3 "/>
</bind>
</comp>

<comp id="113" class="1005" name="phi_ln25_i_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln25_i (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="phi_ln25_i_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln25_i/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="i4_0_i_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="1"/>
<pin id="127" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i4_0_i (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="i4_0_i_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="0"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="1" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0_i/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln25_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="xor_ln25_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln26_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="0" index="1" bw="2" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln28_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln28_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="or_ln28_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="3" slack="0"/>
<pin id="180" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="3" slack="0"/>
<pin id="187" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="mul_ln28_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="mul_ln28_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_1/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln28_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="0" index="1" bw="32" slack="1"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln28_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/5 "/>
</bind>
</comp>

<comp id="215" class="1005" name="xor_ln25_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="xor_ln25 "/>
</bind>
</comp>

<comp id="220" class="1005" name="icmp_ln26_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="224" class="1005" name="i_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="0"/>
<pin id="226" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="229" class="1005" name="A_addr_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="1"/>
<pin id="231" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="234" class="1005" name="A_addr_1_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="1"/>
<pin id="236" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="239" class="1005" name="y_addr_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="y_addr_1 "/>
</bind>
</comp>

<comp id="245" class="1005" name="mul_ln28_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28 "/>
</bind>
</comp>

<comp id="250" class="1005" name="mul_ln28_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="65"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="66" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="73" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="108"><net_src comp="38" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="117" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="139"><net_src comp="117" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="145"><net_src comp="117" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="129" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="129" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="129" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="129" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="181"><net_src comp="164" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="177" pin="2"/><net_sink comp="183" pin=2"/></net>

<net id="191"><net_src comp="183" pin="3"/><net_sink comp="73" pin=2"/></net>

<net id="196"><net_src comp="93" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="87" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="93" pin="7"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="87" pin="7"/><net_sink comp="198" pin=1"/></net>

<net id="212"><net_src comp="59" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="208" pin="2"/><net_sink comp="59" pin=4"/></net>

<net id="218"><net_src comp="141" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="223"><net_src comp="147" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="153" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="232"><net_src comp="66" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="237"><net_src comp="73" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="242"><net_src comp="80" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="248"><net_src comp="192" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="253"><net_src comp="198" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="204" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {2 5 }
	Port: A | {}
	Port: x | {}
 - Input state : 
	Port: Loop_memset_y_proc : y | {4 5 }
	Port: Loop_memset_y_proc : A | {3 4 }
	Port: Loop_memset_y_proc : x | {3 4 }
  - Chain level:
	State 1
	State 2
		zext_ln25 : 1
		xor_ln25 : 1
		y_addr : 2
		store_ln25 : 3
		br_ln25 : 1
	State 3
		icmp_ln26 : 1
		i : 1
		br_ln26 : 2
		zext_ln28 : 1
		tmp : 1
		zext_ln28_1 : 2
		A_addr : 3
		or_ln28 : 2
		tmp_1 : 2
		A_addr_1 : 3
		y_addr_1 : 2
		A_load : 4
		A_load_1 : 4
	State 4
		mul_ln28 : 1
		mul_ln28_1 : 1
	State 5
		add_ln28_1 : 1
		store_ln28 : 2
		empty_23 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |      i_fu_153      |    0    |    0    |    10   |
|    add   |   add_ln28_fu_204  |    0    |    0    |    32   |
|          |  add_ln28_1_fu_208 |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    mul   |   mul_ln28_fu_192  |    3    |    0    |    20   |
|          |  mul_ln28_1_fu_198 |    3    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln26_fu_147  |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    xor   |   xor_ln25_fu_141  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln25_fu_136  |    0    |    0    |    0    |
|   zext   |  zext_ln28_fu_159  |    0    |    0    |    0    |
|          | zext_ln28_1_fu_172 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|     tmp_fu_164     |    0    |    0    |    0    |
|          |    tmp_1_fu_183    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln28_fu_177   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    6    |    0    |   124   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| A_addr_1_reg_234 |    2   |
|  A_addr_reg_229  |    2   |
|  i4_0_i_reg_125  |    2   |
|     i_reg_224    |    2   |
| icmp_ln26_reg_220|    1   |
|mul_ln28_1_reg_250|   32   |
| mul_ln28_reg_245 |   32   |
|phi_ln25_i_reg_113|    1   |
| xor_ln25_reg_215 |    1   |
| y_addr_1_reg_239 |    1   |
+------------------+--------+
|       Total      |   76   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_59  |  p0  |   2  |   1  |    2   ||    9    |
|  grp_access_fu_87  |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_87  |  p2  |   2  |   0  |    0   ||    9    |
| phi_ln25_i_reg_113 |  p0  |   2  |   1  |    2   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |    8   ||  4.732  ||    36   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   124  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   36   |
|  Register |    -   |    -   |   76   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    4   |   76   |   160  |
+-----------+--------+--------+--------+--------+
