# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab2-ALU.srcs/sources_1/new/LEGv8ALU.v"
verilog xil_defaultlib  "../../../lab2-ALU.srcs/sources_1/new/LEGv8ALU_control.v"
verilog xil_defaultlib  "../../../lab2-ALU.srcs/sources_1/new/LEGv8ALUwithControl.v"
verilog xil_defaultlib  "../../../lab2-ALU.srcs/sim_1/new/LEGv8ALUwithControl_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
