{"Source Block": ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xcm.v@83:118@HdlStmProcess", "  // drp access\n\n  assign up_cm_rdata = up_rdata_int;\n  assign up_cm_ready = up_ready_int;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_enb_int <= 1'd0;\n      up_addr_int <= 12'd0;\n      up_wr_int <= 1'd0;\n      up_wdata_int <= 16'd0;\n      up_rdata_int <= 16'd0;\n      up_ready_int <= 1'd0;\n    end else begin\n      if ((up_cm_sel == XCVR_ID) || (up_cm_sel == 8'hff)) begin\n        up_enb_int <= up_cm_enb;\n        up_addr_int <= up_cm_addr;\n        up_wr_int <= up_cm_wr;\n        up_wdata_int <= up_cm_wdata;\n        up_rdata_int <= up_rdata_s;\n        up_ready_int <= up_ready_s;\n      end else begin\n        up_enb_int <= 1'd0;\n        up_addr_int <= 12'd0;\n        up_wr_int <= 1'd0;\n        up_wdata_int <= 16'd0;\n        up_rdata_int <= 16'd0;\n        up_ready_int <= 1'd0;\n      end\n    end\n  end\n\n  // instantiations\n\n  generate\n  if (XCVR_TYPE == 0) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[97, "      if ((up_cm_sel == XCVR_ID) || (up_cm_sel == 8'hff)) begin\n"], [102, "        up_rdata_int <= up_rdata_s;\n"], [103, "        up_ready_int <= up_ready_s;\n"], [109, "        up_rdata_int <= 16'd0;\n"], [110, "        up_ready_int <= 1'd0;\n"]], "Add": [[95, "      up_sel_int <= 1'b0;\n"], [97, "      if (up_cm_enb == 1'b1) begin\n"], [110, "      end\n"], [110, "      if (up_cm_enb == 1'b1) begin\n"], [110, "        up_sel_int <= 1'b1;\n"], [110, "      end else if (up_ready_s == 1'b1) begin\n"], [110, "        up_sel_int <= 1'b0;\n"], [110, "      end\n"], [110, "      if (up_sel_int == 1'b1) begin\n"], [110, "        up_ready_int <= up_ready_s;\n"], [110, "        up_rdata_int <= up_rdata_s;\n"], [110, "      end else begin\n"], [110, "        up_ready_int <= 1'b0;\n"], [110, "        up_rdata_int <= 'h00;\n"]]}}