// Seed: 899649311
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire \id_3 ;
endmodule
module module_1 #(
    parameter id_1 = 32'd0
) (
    _id_1
);
  input wire _id_1;
  wire [id_1 : id_1] id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 #(
    parameter id_7 = 32'd52
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output supply0 id_1;
  parameter id_8 = 1'h0;
  wire [id_7 : -1] id_9;
  wire id_10;
  ;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_3,
      id_10
  );
  logic [-1 : ""] id_11;
  ;
  assign id_10 = id_7;
  parameter id_12 = id_8[-1'b0];
endmodule
