// Seed: 1375344341
module module_0 (
    output tri1 id_0,
    input tri id_1,
    output wor id_2,
    input tri0 id_3,
    output wor id_4,
    input wor id_5,
    output supply1 id_6
    , id_10,
    input tri0 id_7,
    input tri1 id_8
);
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    input supply1 id_2,
    output tri1 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_0,
      id_3,
      id_2,
      id_3,
      id_0,
      id_0
  );
  assign modCall_1.id_7 = 0;
  assign id_3 = 1;
  always @(posedge 1 or id_2) #1;
endmodule
