
projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000caf8  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000698  0800cc38  0800cc38  0001cc38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800d2d0  0800d2d0  0001d2d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800d2d4  0800d2d4  0001d2d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001e4  20000004  0800d2d8  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000040c  200001e8  0800d4bc  000201e8  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  200005f4  0800d4bc  000205f4  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001e624  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00004281  00000000  00000000  0003e83c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001b60  00000000  00000000  00042ac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 000019d8  00000000  00000000  00044620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  000218e4  00000000  00000000  00045ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001f5ea  00000000  00000000  000678dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    000ceb52  00000000  00000000  00086ec6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  00155a18  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000089f0  00000000  00000000  00155a68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e8 	.word	0x200001e8
 800015c:	00000000 	.word	0x00000000
 8000160:	0800cc20 	.word	0x0800cc20

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001ec 	.word	0x200001ec
 800017c:	0800cc20 	.word	0x0800cc20

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr

08000194 <strlen>:
 8000194:	4603      	mov	r3, r0
 8000196:	f813 2b01 	ldrb.w	r2, [r3], #1
 800019a:	2a00      	cmp	r2, #0
 800019c:	d1fb      	bne.n	8000196 <strlen+0x2>
 800019e:	1a18      	subs	r0, r3, r0
 80001a0:	3801      	subs	r0, #1
 80001a2:	4770      	bx	lr
	...

080001b0 <memchr>:
 80001b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001b4:	2a10      	cmp	r2, #16
 80001b6:	db2b      	blt.n	8000210 <memchr+0x60>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	d008      	beq.n	80001d0 <memchr+0x20>
 80001be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001c2:	3a01      	subs	r2, #1
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d02d      	beq.n	8000224 <memchr+0x74>
 80001c8:	f010 0f07 	tst.w	r0, #7
 80001cc:	b342      	cbz	r2, 8000220 <memchr+0x70>
 80001ce:	d1f6      	bne.n	80001be <memchr+0xe>
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
 80001d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001da:	f022 0407 	bic.w	r4, r2, #7
 80001de:	f07f 0700 	mvns.w	r7, #0
 80001e2:	2300      	movs	r3, #0
 80001e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001e8:	3c08      	subs	r4, #8
 80001ea:	ea85 0501 	eor.w	r5, r5, r1
 80001ee:	ea86 0601 	eor.w	r6, r6, r1
 80001f2:	fa85 f547 	uadd8	r5, r5, r7
 80001f6:	faa3 f587 	sel	r5, r3, r7
 80001fa:	fa86 f647 	uadd8	r6, r6, r7
 80001fe:	faa5 f687 	sel	r6, r5, r7
 8000202:	b98e      	cbnz	r6, 8000228 <memchr+0x78>
 8000204:	d1ee      	bne.n	80001e4 <memchr+0x34>
 8000206:	bcf0      	pop	{r4, r5, r6, r7}
 8000208:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800020c:	f002 0207 	and.w	r2, r2, #7
 8000210:	b132      	cbz	r2, 8000220 <memchr+0x70>
 8000212:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000216:	3a01      	subs	r2, #1
 8000218:	ea83 0301 	eor.w	r3, r3, r1
 800021c:	b113      	cbz	r3, 8000224 <memchr+0x74>
 800021e:	d1f8      	bne.n	8000212 <memchr+0x62>
 8000220:	2000      	movs	r0, #0
 8000222:	4770      	bx	lr
 8000224:	3801      	subs	r0, #1
 8000226:	4770      	bx	lr
 8000228:	2d00      	cmp	r5, #0
 800022a:	bf06      	itte	eq
 800022c:	4635      	moveq	r5, r6
 800022e:	3803      	subeq	r0, #3
 8000230:	3807      	subne	r0, #7
 8000232:	f015 0f01 	tst.w	r5, #1
 8000236:	d107      	bne.n	8000248 <memchr+0x98>
 8000238:	3001      	adds	r0, #1
 800023a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800023e:	bf02      	ittt	eq
 8000240:	3001      	addeq	r0, #1
 8000242:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000246:	3001      	addeq	r0, #1
 8000248:	bcf0      	pop	{r4, r5, r6, r7}
 800024a:	3801      	subs	r0, #1
 800024c:	4770      	bx	lr
 800024e:	bf00      	nop

08000250 <__aeabi_drsub>:
 8000250:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000254:	e002      	b.n	800025c <__adddf3>
 8000256:	bf00      	nop

08000258 <__aeabi_dsub>:
 8000258:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800025c <__adddf3>:
 800025c:	b530      	push	{r4, r5, lr}
 800025e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000262:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000266:	ea94 0f05 	teq	r4, r5
 800026a:	bf08      	it	eq
 800026c:	ea90 0f02 	teqeq	r0, r2
 8000270:	bf1f      	itttt	ne
 8000272:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000276:	ea55 0c02 	orrsne.w	ip, r5, r2
 800027a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800027e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000282:	f000 80e2 	beq.w	800044a <__adddf3+0x1ee>
 8000286:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800028a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800028e:	bfb8      	it	lt
 8000290:	426d      	neglt	r5, r5
 8000292:	dd0c      	ble.n	80002ae <__adddf3+0x52>
 8000294:	442c      	add	r4, r5
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	ea82 0000 	eor.w	r0, r2, r0
 80002a2:	ea83 0101 	eor.w	r1, r3, r1
 80002a6:	ea80 0202 	eor.w	r2, r0, r2
 80002aa:	ea81 0303 	eor.w	r3, r1, r3
 80002ae:	2d36      	cmp	r5, #54	; 0x36
 80002b0:	bf88      	it	hi
 80002b2:	bd30      	pophi	{r4, r5, pc}
 80002b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002c4:	d002      	beq.n	80002cc <__adddf3+0x70>
 80002c6:	4240      	negs	r0, r0
 80002c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d8:	d002      	beq.n	80002e0 <__adddf3+0x84>
 80002da:	4252      	negs	r2, r2
 80002dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e0:	ea94 0f05 	teq	r4, r5
 80002e4:	f000 80a7 	beq.w	8000436 <__adddf3+0x1da>
 80002e8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80002f0:	db0d      	blt.n	800030e <__adddf3+0xb2>
 80002f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002f6:	fa22 f205 	lsr.w	r2, r2, r5
 80002fa:	1880      	adds	r0, r0, r2
 80002fc:	f141 0100 	adc.w	r1, r1, #0
 8000300:	fa03 f20e 	lsl.w	r2, r3, lr
 8000304:	1880      	adds	r0, r0, r2
 8000306:	fa43 f305 	asr.w	r3, r3, r5
 800030a:	4159      	adcs	r1, r3
 800030c:	e00e      	b.n	800032c <__adddf3+0xd0>
 800030e:	f1a5 0520 	sub.w	r5, r5, #32
 8000312:	f10e 0e20 	add.w	lr, lr, #32
 8000316:	2a01      	cmp	r2, #1
 8000318:	fa03 fc0e 	lsl.w	ip, r3, lr
 800031c:	bf28      	it	cs
 800031e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000322:	fa43 f305 	asr.w	r3, r3, r5
 8000326:	18c0      	adds	r0, r0, r3
 8000328:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800032c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000330:	d507      	bpl.n	8000342 <__adddf3+0xe6>
 8000332:	f04f 0e00 	mov.w	lr, #0
 8000336:	f1dc 0c00 	rsbs	ip, ip, #0
 800033a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800033e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000342:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000346:	d31b      	bcc.n	8000380 <__adddf3+0x124>
 8000348:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800034c:	d30c      	bcc.n	8000368 <__adddf3+0x10c>
 800034e:	0849      	lsrs	r1, r1, #1
 8000350:	ea5f 0030 	movs.w	r0, r0, rrx
 8000354:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000358:	f104 0401 	add.w	r4, r4, #1
 800035c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000360:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000364:	f080 809a 	bcs.w	800049c <__adddf3+0x240>
 8000368:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800036c:	bf08      	it	eq
 800036e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000372:	f150 0000 	adcs.w	r0, r0, #0
 8000376:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800037a:	ea41 0105 	orr.w	r1, r1, r5
 800037e:	bd30      	pop	{r4, r5, pc}
 8000380:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000384:	4140      	adcs	r0, r0
 8000386:	eb41 0101 	adc.w	r1, r1, r1
 800038a:	3c01      	subs	r4, #1
 800038c:	bf28      	it	cs
 800038e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000392:	d2e9      	bcs.n	8000368 <__adddf3+0x10c>
 8000394:	f091 0f00 	teq	r1, #0
 8000398:	bf04      	itt	eq
 800039a:	4601      	moveq	r1, r0
 800039c:	2000      	moveq	r0, #0
 800039e:	fab1 f381 	clz	r3, r1
 80003a2:	bf08      	it	eq
 80003a4:	3320      	addeq	r3, #32
 80003a6:	f1a3 030b 	sub.w	r3, r3, #11
 80003aa:	f1b3 0220 	subs.w	r2, r3, #32
 80003ae:	da0c      	bge.n	80003ca <__adddf3+0x16e>
 80003b0:	320c      	adds	r2, #12
 80003b2:	dd08      	ble.n	80003c6 <__adddf3+0x16a>
 80003b4:	f102 0c14 	add.w	ip, r2, #20
 80003b8:	f1c2 020c 	rsb	r2, r2, #12
 80003bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003c0:	fa21 f102 	lsr.w	r1, r1, r2
 80003c4:	e00c      	b.n	80003e0 <__adddf3+0x184>
 80003c6:	f102 0214 	add.w	r2, r2, #20
 80003ca:	bfd8      	it	le
 80003cc:	f1c2 0c20 	rsble	ip, r2, #32
 80003d0:	fa01 f102 	lsl.w	r1, r1, r2
 80003d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d8:	bfdc      	itt	le
 80003da:	ea41 010c 	orrle.w	r1, r1, ip
 80003de:	4090      	lslle	r0, r2
 80003e0:	1ae4      	subs	r4, r4, r3
 80003e2:	bfa2      	ittt	ge
 80003e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e8:	4329      	orrge	r1, r5
 80003ea:	bd30      	popge	{r4, r5, pc}
 80003ec:	ea6f 0404 	mvn.w	r4, r4
 80003f0:	3c1f      	subs	r4, #31
 80003f2:	da1c      	bge.n	800042e <__adddf3+0x1d2>
 80003f4:	340c      	adds	r4, #12
 80003f6:	dc0e      	bgt.n	8000416 <__adddf3+0x1ba>
 80003f8:	f104 0414 	add.w	r4, r4, #20
 80003fc:	f1c4 0220 	rsb	r2, r4, #32
 8000400:	fa20 f004 	lsr.w	r0, r0, r4
 8000404:	fa01 f302 	lsl.w	r3, r1, r2
 8000408:	ea40 0003 	orr.w	r0, r0, r3
 800040c:	fa21 f304 	lsr.w	r3, r1, r4
 8000410:	ea45 0103 	orr.w	r1, r5, r3
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f1c4 040c 	rsb	r4, r4, #12
 800041a:	f1c4 0220 	rsb	r2, r4, #32
 800041e:	fa20 f002 	lsr.w	r0, r0, r2
 8000422:	fa01 f304 	lsl.w	r3, r1, r4
 8000426:	ea40 0003 	orr.w	r0, r0, r3
 800042a:	4629      	mov	r1, r5
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	fa21 f004 	lsr.w	r0, r1, r4
 8000432:	4629      	mov	r1, r5
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f094 0f00 	teq	r4, #0
 800043a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800043e:	bf06      	itte	eq
 8000440:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000444:	3401      	addeq	r4, #1
 8000446:	3d01      	subne	r5, #1
 8000448:	e74e      	b.n	80002e8 <__adddf3+0x8c>
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf18      	it	ne
 8000450:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000454:	d029      	beq.n	80004aa <__adddf3+0x24e>
 8000456:	ea94 0f05 	teq	r4, r5
 800045a:	bf08      	it	eq
 800045c:	ea90 0f02 	teqeq	r0, r2
 8000460:	d005      	beq.n	800046e <__adddf3+0x212>
 8000462:	ea54 0c00 	orrs.w	ip, r4, r0
 8000466:	bf04      	itt	eq
 8000468:	4619      	moveq	r1, r3
 800046a:	4610      	moveq	r0, r2
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	ea91 0f03 	teq	r1, r3
 8000472:	bf1e      	ittt	ne
 8000474:	2100      	movne	r1, #0
 8000476:	2000      	movne	r0, #0
 8000478:	bd30      	popne	{r4, r5, pc}
 800047a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800047e:	d105      	bne.n	800048c <__adddf3+0x230>
 8000480:	0040      	lsls	r0, r0, #1
 8000482:	4149      	adcs	r1, r1
 8000484:	bf28      	it	cs
 8000486:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800048a:	bd30      	pop	{r4, r5, pc}
 800048c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000490:	bf3c      	itt	cc
 8000492:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000496:	bd30      	popcc	{r4, r5, pc}
 8000498:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800049c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004a4:	f04f 0000 	mov.w	r0, #0
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf1a      	itte	ne
 80004b0:	4619      	movne	r1, r3
 80004b2:	4610      	movne	r0, r2
 80004b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b8:	bf1c      	itt	ne
 80004ba:	460b      	movne	r3, r1
 80004bc:	4602      	movne	r2, r0
 80004be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004c2:	bf06      	itte	eq
 80004c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c8:	ea91 0f03 	teqeq	r1, r3
 80004cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	bf00      	nop

080004d4 <__aeabi_ui2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f04f 0500 	mov.w	r5, #0
 80004ec:	f04f 0100 	mov.w	r1, #0
 80004f0:	e750      	b.n	8000394 <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_i2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800050c:	bf48      	it	mi
 800050e:	4240      	negmi	r0, r0
 8000510:	f04f 0100 	mov.w	r1, #0
 8000514:	e73e      	b.n	8000394 <__adddf3+0x138>
 8000516:	bf00      	nop

08000518 <__aeabi_f2d>:
 8000518:	0042      	lsls	r2, r0, #1
 800051a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800051e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000522:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000526:	bf1f      	itttt	ne
 8000528:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800052c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000530:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000534:	4770      	bxne	lr
 8000536:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800053a:	bf08      	it	eq
 800053c:	4770      	bxeq	lr
 800053e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000542:	bf04      	itt	eq
 8000544:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000548:	4770      	bxeq	lr
 800054a:	b530      	push	{r4, r5, lr}
 800054c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000550:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000554:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000558:	e71c      	b.n	8000394 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_ul2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f04f 0500 	mov.w	r5, #0
 800056a:	e00a      	b.n	8000582 <__aeabi_l2d+0x16>

0800056c <__aeabi_l2d>:
 800056c:	ea50 0201 	orrs.w	r2, r0, r1
 8000570:	bf08      	it	eq
 8000572:	4770      	bxeq	lr
 8000574:	b530      	push	{r4, r5, lr}
 8000576:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800057a:	d502      	bpl.n	8000582 <__aeabi_l2d+0x16>
 800057c:	4240      	negs	r0, r0
 800057e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000582:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000586:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800058a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800058e:	f43f aed8 	beq.w	8000342 <__adddf3+0xe6>
 8000592:	f04f 0203 	mov.w	r2, #3
 8000596:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059a:	bf18      	it	ne
 800059c:	3203      	addne	r2, #3
 800059e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005a2:	bf18      	it	ne
 80005a4:	3203      	addne	r2, #3
 80005a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005aa:	f1c2 0320 	rsb	r3, r2, #32
 80005ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80005b2:	fa20 f002 	lsr.w	r0, r0, r2
 80005b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ba:	ea40 000e 	orr.w	r0, r0, lr
 80005be:	fa21 f102 	lsr.w	r1, r1, r2
 80005c2:	4414      	add	r4, r2
 80005c4:	e6bd      	b.n	8000342 <__adddf3+0xe6>
 80005c6:	bf00      	nop

080005c8 <__aeabi_dmul>:
 80005c8:	b570      	push	{r4, r5, r6, lr}
 80005ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005d6:	bf1d      	ittte	ne
 80005d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005dc:	ea94 0f0c 	teqne	r4, ip
 80005e0:	ea95 0f0c 	teqne	r5, ip
 80005e4:	f000 f8de 	bleq	80007a4 <__aeabi_dmul+0x1dc>
 80005e8:	442c      	add	r4, r5
 80005ea:	ea81 0603 	eor.w	r6, r1, r3
 80005ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005fa:	bf18      	it	ne
 80005fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000600:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000604:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000608:	d038      	beq.n	800067c <__aeabi_dmul+0xb4>
 800060a:	fba0 ce02 	umull	ip, lr, r0, r2
 800060e:	f04f 0500 	mov.w	r5, #0
 8000612:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000616:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800061a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800061e:	f04f 0600 	mov.w	r6, #0
 8000622:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000626:	f09c 0f00 	teq	ip, #0
 800062a:	bf18      	it	ne
 800062c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000630:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000634:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000638:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800063c:	d204      	bcs.n	8000648 <__aeabi_dmul+0x80>
 800063e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000642:	416d      	adcs	r5, r5
 8000644:	eb46 0606 	adc.w	r6, r6, r6
 8000648:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800064c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000650:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000654:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000658:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800065c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000660:	bf88      	it	hi
 8000662:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000666:	d81e      	bhi.n	80006a6 <__aeabi_dmul+0xde>
 8000668:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800066c:	bf08      	it	eq
 800066e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000672:	f150 0000 	adcs.w	r0, r0, #0
 8000676:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000680:	ea46 0101 	orr.w	r1, r6, r1
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	ea81 0103 	eor.w	r1, r1, r3
 800068c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000690:	bfc2      	ittt	gt
 8000692:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000696:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800069a:	bd70      	popgt	{r4, r5, r6, pc}
 800069c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a0:	f04f 0e00 	mov.w	lr, #0
 80006a4:	3c01      	subs	r4, #1
 80006a6:	f300 80ab 	bgt.w	8000800 <__aeabi_dmul+0x238>
 80006aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ae:	bfde      	ittt	le
 80006b0:	2000      	movle	r0, #0
 80006b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006b6:	bd70      	pople	{r4, r5, r6, pc}
 80006b8:	f1c4 0400 	rsb	r4, r4, #0
 80006bc:	3c20      	subs	r4, #32
 80006be:	da35      	bge.n	800072c <__aeabi_dmul+0x164>
 80006c0:	340c      	adds	r4, #12
 80006c2:	dc1b      	bgt.n	80006fc <__aeabi_dmul+0x134>
 80006c4:	f104 0414 	add.w	r4, r4, #20
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f305 	lsl.w	r3, r0, r5
 80006d0:	fa20 f004 	lsr.w	r0, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e8:	fa21 f604 	lsr.w	r6, r1, r4
 80006ec:	eb42 0106 	adc.w	r1, r2, r6
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 040c 	rsb	r4, r4, #12
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f304 	lsl.w	r3, r0, r4
 8000708:	fa20 f005 	lsr.w	r0, r0, r5
 800070c:	fa01 f204 	lsl.w	r2, r1, r4
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000718:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800071c:	f141 0100 	adc.w	r1, r1, #0
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 0520 	rsb	r5, r4, #32
 8000730:	fa00 f205 	lsl.w	r2, r0, r5
 8000734:	ea4e 0e02 	orr.w	lr, lr, r2
 8000738:	fa20 f304 	lsr.w	r3, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea43 0302 	orr.w	r3, r3, r2
 8000744:	fa21 f004 	lsr.w	r0, r1, r4
 8000748:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800074c:	fa21 f204 	lsr.w	r2, r1, r4
 8000750:	ea20 0002 	bic.w	r0, r0, r2
 8000754:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f094 0f00 	teq	r4, #0
 8000768:	d10f      	bne.n	800078a <__aeabi_dmul+0x1c2>
 800076a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800076e:	0040      	lsls	r0, r0, #1
 8000770:	eb41 0101 	adc.w	r1, r1, r1
 8000774:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3c01      	subeq	r4, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1a6>
 800077e:	ea41 0106 	orr.w	r1, r1, r6
 8000782:	f095 0f00 	teq	r5, #0
 8000786:	bf18      	it	ne
 8000788:	4770      	bxne	lr
 800078a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800078e:	0052      	lsls	r2, r2, #1
 8000790:	eb43 0303 	adc.w	r3, r3, r3
 8000794:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3d01      	subeq	r5, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1c6>
 800079e:	ea43 0306 	orr.w	r3, r3, r6
 80007a2:	4770      	bx	lr
 80007a4:	ea94 0f0c 	teq	r4, ip
 80007a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ac:	bf18      	it	ne
 80007ae:	ea95 0f0c 	teqne	r5, ip
 80007b2:	d00c      	beq.n	80007ce <__aeabi_dmul+0x206>
 80007b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b8:	bf18      	it	ne
 80007ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007be:	d1d1      	bne.n	8000764 <__aeabi_dmul+0x19c>
 80007c0:	ea81 0103 	eor.w	r1, r1, r3
 80007c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c8:	f04f 0000 	mov.w	r0, #0
 80007cc:	bd70      	pop	{r4, r5, r6, pc}
 80007ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d2:	bf06      	itte	eq
 80007d4:	4610      	moveq	r0, r2
 80007d6:	4619      	moveq	r1, r3
 80007d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007dc:	d019      	beq.n	8000812 <__aeabi_dmul+0x24a>
 80007de:	ea94 0f0c 	teq	r4, ip
 80007e2:	d102      	bne.n	80007ea <__aeabi_dmul+0x222>
 80007e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e8:	d113      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007ea:	ea95 0f0c 	teq	r5, ip
 80007ee:	d105      	bne.n	80007fc <__aeabi_dmul+0x234>
 80007f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007f4:	bf1c      	itt	ne
 80007f6:	4610      	movne	r0, r2
 80007f8:	4619      	movne	r1, r3
 80007fa:	d10a      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007fc:	ea81 0103 	eor.w	r1, r1, r3
 8000800:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000804:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000808:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000816:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800081a:	bd70      	pop	{r4, r5, r6, pc}

0800081c <__aeabi_ddiv>:
 800081c:	b570      	push	{r4, r5, r6, lr}
 800081e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000822:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000826:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800082a:	bf1d      	ittte	ne
 800082c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000830:	ea94 0f0c 	teqne	r4, ip
 8000834:	ea95 0f0c 	teqne	r5, ip
 8000838:	f000 f8a7 	bleq	800098a <__aeabi_ddiv+0x16e>
 800083c:	eba4 0405 	sub.w	r4, r4, r5
 8000840:	ea81 0e03 	eor.w	lr, r1, r3
 8000844:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000848:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800084c:	f000 8088 	beq.w	8000960 <__aeabi_ddiv+0x144>
 8000850:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000854:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000858:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800085c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000860:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000864:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000868:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800086c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000870:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000874:	429d      	cmp	r5, r3
 8000876:	bf08      	it	eq
 8000878:	4296      	cmpeq	r6, r2
 800087a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800087e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000882:	d202      	bcs.n	800088a <__aeabi_ddiv+0x6e>
 8000884:	085b      	lsrs	r3, r3, #1
 8000886:	ea4f 0232 	mov.w	r2, r2, rrx
 800088a:	1ab6      	subs	r6, r6, r2
 800088c:	eb65 0503 	sbc.w	r5, r5, r3
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800089a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008fc:	d018      	beq.n	8000930 <__aeabi_ddiv+0x114>
 80008fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000902:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000906:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800090a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800090e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000912:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000916:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800091a:	d1c0      	bne.n	800089e <__aeabi_ddiv+0x82>
 800091c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000920:	d10b      	bne.n	800093a <__aeabi_ddiv+0x11e>
 8000922:	ea41 0100 	orr.w	r1, r1, r0
 8000926:	f04f 0000 	mov.w	r0, #0
 800092a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800092e:	e7b6      	b.n	800089e <__aeabi_ddiv+0x82>
 8000930:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000934:	bf04      	itt	eq
 8000936:	4301      	orreq	r1, r0
 8000938:	2000      	moveq	r0, #0
 800093a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800093e:	bf88      	it	hi
 8000940:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000944:	f63f aeaf 	bhi.w	80006a6 <__aeabi_dmul+0xde>
 8000948:	ebb5 0c03 	subs.w	ip, r5, r3
 800094c:	bf04      	itt	eq
 800094e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000952:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000956:	f150 0000 	adcs.w	r0, r0, #0
 800095a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800095e:	bd70      	pop	{r4, r5, r6, pc}
 8000960:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000964:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000968:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800096c:	bfc2      	ittt	gt
 800096e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000972:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000976:	bd70      	popgt	{r4, r5, r6, pc}
 8000978:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800097c:	f04f 0e00 	mov.w	lr, #0
 8000980:	3c01      	subs	r4, #1
 8000982:	e690      	b.n	80006a6 <__aeabi_dmul+0xde>
 8000984:	ea45 0e06 	orr.w	lr, r5, r6
 8000988:	e68d      	b.n	80006a6 <__aeabi_dmul+0xde>
 800098a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800098e:	ea94 0f0c 	teq	r4, ip
 8000992:	bf08      	it	eq
 8000994:	ea95 0f0c 	teqeq	r5, ip
 8000998:	f43f af3b 	beq.w	8000812 <__aeabi_dmul+0x24a>
 800099c:	ea94 0f0c 	teq	r4, ip
 80009a0:	d10a      	bne.n	80009b8 <__aeabi_ddiv+0x19c>
 80009a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009a6:	f47f af34 	bne.w	8000812 <__aeabi_dmul+0x24a>
 80009aa:	ea95 0f0c 	teq	r5, ip
 80009ae:	f47f af25 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009b2:	4610      	mov	r0, r2
 80009b4:	4619      	mov	r1, r3
 80009b6:	e72c      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009b8:	ea95 0f0c 	teq	r5, ip
 80009bc:	d106      	bne.n	80009cc <__aeabi_ddiv+0x1b0>
 80009be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009c2:	f43f aefd 	beq.w	80007c0 <__aeabi_dmul+0x1f8>
 80009c6:	4610      	mov	r0, r2
 80009c8:	4619      	mov	r1, r3
 80009ca:	e722      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009d0:	bf18      	it	ne
 80009d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009d6:	f47f aec5 	bne.w	8000764 <__aeabi_dmul+0x19c>
 80009da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009de:	f47f af0d 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009e6:	f47f aeeb 	bne.w	80007c0 <__aeabi_dmul+0x1f8>
 80009ea:	e712      	b.n	8000812 <__aeabi_dmul+0x24a>

080009ec <__gedf2>:
 80009ec:	f04f 3cff 	mov.w	ip, #4294967295
 80009f0:	e006      	b.n	8000a00 <__cmpdf2+0x4>
 80009f2:	bf00      	nop

080009f4 <__ledf2>:
 80009f4:	f04f 0c01 	mov.w	ip, #1
 80009f8:	e002      	b.n	8000a00 <__cmpdf2+0x4>
 80009fa:	bf00      	nop

080009fc <__cmpdf2>:
 80009fc:	f04f 0c01 	mov.w	ip, #1
 8000a00:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a16:	d01b      	beq.n	8000a50 <__cmpdf2+0x54>
 8000a18:	b001      	add	sp, #4
 8000a1a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a1e:	bf0c      	ite	eq
 8000a20:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a24:	ea91 0f03 	teqne	r1, r3
 8000a28:	bf02      	ittt	eq
 8000a2a:	ea90 0f02 	teqeq	r0, r2
 8000a2e:	2000      	moveq	r0, #0
 8000a30:	4770      	bxeq	lr
 8000a32:	f110 0f00 	cmn.w	r0, #0
 8000a36:	ea91 0f03 	teq	r1, r3
 8000a3a:	bf58      	it	pl
 8000a3c:	4299      	cmppl	r1, r3
 8000a3e:	bf08      	it	eq
 8000a40:	4290      	cmpeq	r0, r2
 8000a42:	bf2c      	ite	cs
 8000a44:	17d8      	asrcs	r0, r3, #31
 8000a46:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a4a:	f040 0001 	orr.w	r0, r0, #1
 8000a4e:	4770      	bx	lr
 8000a50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d102      	bne.n	8000a60 <__cmpdf2+0x64>
 8000a5a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a5e:	d107      	bne.n	8000a70 <__cmpdf2+0x74>
 8000a60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a68:	d1d6      	bne.n	8000a18 <__cmpdf2+0x1c>
 8000a6a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a6e:	d0d3      	beq.n	8000a18 <__cmpdf2+0x1c>
 8000a70:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdrcmple>:
 8000a78:	4684      	mov	ip, r0
 8000a7a:	4610      	mov	r0, r2
 8000a7c:	4662      	mov	r2, ip
 8000a7e:	468c      	mov	ip, r1
 8000a80:	4619      	mov	r1, r3
 8000a82:	4663      	mov	r3, ip
 8000a84:	e000      	b.n	8000a88 <__aeabi_cdcmpeq>
 8000a86:	bf00      	nop

08000a88 <__aeabi_cdcmpeq>:
 8000a88:	b501      	push	{r0, lr}
 8000a8a:	f7ff ffb7 	bl	80009fc <__cmpdf2>
 8000a8e:	2800      	cmp	r0, #0
 8000a90:	bf48      	it	mi
 8000a92:	f110 0f00 	cmnmi.w	r0, #0
 8000a96:	bd01      	pop	{r0, pc}

08000a98 <__aeabi_dcmpeq>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff fff4 	bl	8000a88 <__aeabi_cdcmpeq>
 8000aa0:	bf0c      	ite	eq
 8000aa2:	2001      	moveq	r0, #1
 8000aa4:	2000      	movne	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmplt>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffea 	bl	8000a88 <__aeabi_cdcmpeq>
 8000ab4:	bf34      	ite	cc
 8000ab6:	2001      	movcc	r0, #1
 8000ab8:	2000      	movcs	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmple>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffe0 	bl	8000a88 <__aeabi_cdcmpeq>
 8000ac8:	bf94      	ite	ls
 8000aca:	2001      	movls	r0, #1
 8000acc:	2000      	movhi	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpge>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffce 	bl	8000a78 <__aeabi_cdrcmple>
 8000adc:	bf94      	ite	ls
 8000ade:	2001      	movls	r0, #1
 8000ae0:	2000      	movhi	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmpgt>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffc4 	bl	8000a78 <__aeabi_cdrcmple>
 8000af0:	bf34      	ite	cc
 8000af2:	2001      	movcc	r0, #1
 8000af4:	2000      	movcs	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpun>:
 8000afc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x10>
 8000b06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b0a:	d10a      	bne.n	8000b22 <__aeabi_dcmpun+0x26>
 8000b0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b14:	d102      	bne.n	8000b1c <__aeabi_dcmpun+0x20>
 8000b16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b1a:	d102      	bne.n	8000b22 <__aeabi_dcmpun+0x26>
 8000b1c:	f04f 0000 	mov.w	r0, #0
 8000b20:	4770      	bx	lr
 8000b22:	f04f 0001 	mov.w	r0, #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_d2iz>:
 8000b28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b30:	d215      	bcs.n	8000b5e <__aeabi_d2iz+0x36>
 8000b32:	d511      	bpl.n	8000b58 <__aeabi_d2iz+0x30>
 8000b34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b3c:	d912      	bls.n	8000b64 <__aeabi_d2iz+0x3c>
 8000b3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	bf18      	it	ne
 8000b54:	4240      	negne	r0, r0
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b62:	d105      	bne.n	8000b70 <__aeabi_d2iz+0x48>
 8000b64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b68:	bf08      	it	eq
 8000b6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b6e:	4770      	bx	lr
 8000b70:	f04f 0000 	mov.w	r0, #0
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_d2f>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b80:	bf24      	itt	cs
 8000b82:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b86:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b8a:	d90d      	bls.n	8000ba8 <__aeabi_d2f+0x30>
 8000b8c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b90:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b94:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b98:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b9c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba0:	bf08      	it	eq
 8000ba2:	f020 0001 	biceq.w	r0, r0, #1
 8000ba6:	4770      	bx	lr
 8000ba8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bac:	d121      	bne.n	8000bf2 <__aeabi_d2f+0x7a>
 8000bae:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bb2:	bfbc      	itt	lt
 8000bb4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	4770      	bxlt	lr
 8000bba:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bbe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bc2:	f1c2 0218 	rsb	r2, r2, #24
 8000bc6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bca:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bce:	fa20 f002 	lsr.w	r0, r0, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	f040 0001 	orrne.w	r0, r0, #1
 8000bd8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bdc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be4:	ea40 000c 	orr.w	r0, r0, ip
 8000be8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf0:	e7cc      	b.n	8000b8c <__aeabi_d2f+0x14>
 8000bf2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bf6:	d107      	bne.n	8000c08 <__aeabi_d2f+0x90>
 8000bf8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bfc:	bf1e      	ittt	ne
 8000bfe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c02:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c06:	4770      	bxne	lr
 8000c08:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b085      	sub	sp, #20
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000c20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000c24:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000c26:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000c30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000c34:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	4013      	ands	r3, r2
 8000c3a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c3c:	68fb      	ldr	r3, [r7, #12]
}
 8000c3e:	bf00      	nop
 8000c40:	3714      	adds	r7, #20
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
	...

08000c4c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b086      	sub	sp, #24
 8000c50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c52:	463b      	mov	r3, r7
 8000c54:	2200      	movs	r2, #0
 8000c56:	601a      	str	r2, [r3, #0]
 8000c58:	605a      	str	r2, [r3, #4]
 8000c5a:	609a      	str	r2, [r3, #8]
 8000c5c:	60da      	str	r2, [r3, #12]
 8000c5e:	611a      	str	r2, [r3, #16]
 8000c60:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c62:	4b29      	ldr	r3, [pc, #164]	; (8000d08 <MX_ADC1_Init+0xbc>)
 8000c64:	4a29      	ldr	r2, [pc, #164]	; (8000d0c <MX_ADC1_Init+0xc0>)
 8000c66:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000c68:	4b27      	ldr	r3, [pc, #156]	; (8000d08 <MX_ADC1_Init+0xbc>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c6e:	4b26      	ldr	r3, [pc, #152]	; (8000d08 <MX_ADC1_Init+0xbc>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c74:	4b24      	ldr	r3, [pc, #144]	; (8000d08 <MX_ADC1_Init+0xbc>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c7a:	4b23      	ldr	r3, [pc, #140]	; (8000d08 <MX_ADC1_Init+0xbc>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c80:	4b21      	ldr	r3, [pc, #132]	; (8000d08 <MX_ADC1_Init+0xbc>)
 8000c82:	2204      	movs	r2, #4
 8000c84:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c86:	4b20      	ldr	r3, [pc, #128]	; (8000d08 <MX_ADC1_Init+0xbc>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000c8c:	4b1e      	ldr	r3, [pc, #120]	; (8000d08 <MX_ADC1_Init+0xbc>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000c92:	4b1d      	ldr	r3, [pc, #116]	; (8000d08 <MX_ADC1_Init+0xbc>)
 8000c94:	2201      	movs	r2, #1
 8000c96:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c98:	4b1b      	ldr	r3, [pc, #108]	; (8000d08 <MX_ADC1_Init+0xbc>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ca0:	4b19      	ldr	r3, [pc, #100]	; (8000d08 <MX_ADC1_Init+0xbc>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ca6:	4b18      	ldr	r3, [pc, #96]	; (8000d08 <MX_ADC1_Init+0xbc>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000cac:	4b16      	ldr	r3, [pc, #88]	; (8000d08 <MX_ADC1_Init+0xbc>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000cb4:	4b14      	ldr	r3, [pc, #80]	; (8000d08 <MX_ADC1_Init+0xbc>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000cba:	4b13      	ldr	r3, [pc, #76]	; (8000d08 <MX_ADC1_Init+0xbc>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cc2:	4811      	ldr	r0, [pc, #68]	; (8000d08 <MX_ADC1_Init+0xbc>)
 8000cc4:	f001 ff98 	bl	8002bf8 <HAL_ADC_Init>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000cce:	f000 fcd7 	bl	8001680 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000cd2:	4b0f      	ldr	r3, [pc, #60]	; (8000d10 <MX_ADC1_Init+0xc4>)
 8000cd4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cd6:	2306      	movs	r3, #6
 8000cd8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000cde:	237f      	movs	r3, #127	; 0x7f
 8000ce0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ce2:	2304      	movs	r3, #4
 8000ce4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cea:	463b      	mov	r3, r7
 8000cec:	4619      	mov	r1, r3
 8000cee:	4806      	ldr	r0, [pc, #24]	; (8000d08 <MX_ADC1_Init+0xbc>)
 8000cf0:	f002 f9f0 	bl	80030d4 <HAL_ADC_ConfigChannel>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000cfa:	f000 fcc1 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cfe:	bf00      	nop
 8000d00:	3718      	adds	r7, #24
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	20000204 	.word	0x20000204
 8000d0c:	50040000 	.word	0x50040000
 8000d10:	14f00020 	.word	0x14f00020

08000d14 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b090      	sub	sp, #64	; 0x40
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d1c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d20:	2200      	movs	r2, #0
 8000d22:	601a      	str	r2, [r3, #0]
 8000d24:	605a      	str	r2, [r3, #4]
 8000d26:	609a      	str	r2, [r3, #8]
 8000d28:	60da      	str	r2, [r3, #12]
 8000d2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d2c:	f107 0308 	add.w	r3, r7, #8
 8000d30:	2224      	movs	r2, #36	; 0x24
 8000d32:	2100      	movs	r1, #0
 8000d34:	4618      	mov	r0, r3
 8000d36:	f008 fa97 	bl	8009268 <memset>
  if(adcHandle->Instance==ADC1)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4a15      	ldr	r2, [pc, #84]	; (8000d94 <HAL_ADC_MspInit+0x80>)
 8000d40:	4293      	cmp	r3, r2
 8000d42:	d123      	bne.n	8000d8c <HAL_ADC_MspInit+0x78>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000d44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d48:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000d4a:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000d4e:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d50:	f107 0308 	add.w	r3, r7, #8
 8000d54:	4618      	mov	r0, r3
 8000d56:	f005 f851 	bl	8005dfc <HAL_RCCEx_PeriphCLKConfig>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000d60:	f000 fc8e 	bl	8001680 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000d64:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000d68:	f7ff ff56 	bl	8000c18 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d6c:	2001      	movs	r0, #1
 8000d6e:	f7ff ff53 	bl	8000c18 <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d72:	2301      	movs	r3, #1
 8000d74:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d76:	2303      	movs	r3, #3
 8000d78:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d7e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d82:	4619      	mov	r1, r3
 8000d84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d88:	f003 fb14 	bl	80043b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000d8c:	bf00      	nop
 8000d8e:	3740      	adds	r7, #64	; 0x40
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	50040000 	.word	0x50040000

08000d98 <read_raw>:
	 voltage =raw*VDDA/4095;
	 //printf("voltage in adc_control %.5f\n", voltage);
	 return voltage;
}

uint16_t read_raw(){
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
		 HAL_ADC_Start(&hadc1);
 8000d9e:	480a      	ldr	r0, [pc, #40]	; (8000dc8 <read_raw+0x30>)
 8000da0:	f002 f876 	bl	8002e90 <HAL_ADC_Start>
		 HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000da4:	f04f 31ff 	mov.w	r1, #4294967295
 8000da8:	4807      	ldr	r0, [pc, #28]	; (8000dc8 <read_raw+0x30>)
 8000daa:	f002 f8f8 	bl	8002f9e <HAL_ADC_PollForConversion>
		 uint16_t raw = HAL_ADC_GetValue(&hadc1);
 8000dae:	4806      	ldr	r0, [pc, #24]	; (8000dc8 <read_raw+0x30>)
 8000db0:	f002 f982 	bl	80030b8 <HAL_ADC_GetValue>
 8000db4:	4603      	mov	r3, r0
 8000db6:	80fb      	strh	r3, [r7, #6]
		 HAL_ADC_Stop(&hadc1);
 8000db8:	4803      	ldr	r0, [pc, #12]	; (8000dc8 <read_raw+0x30>)
 8000dba:	f002 f8bd 	bl	8002f38 <HAL_ADC_Stop>
		 //printf("voltage in adc_control %.5f\n", voltage);
		 return raw;
 8000dbe:	88fb      	ldrh	r3, [r7, #6]
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	3708      	adds	r7, #8
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	20000204 	.word	0x20000204

08000dcc <process_arguments>:
#include <string.h>
#include "main.h"
#include "command_processor.h"


void process_arguments(char* args, uint32_t* global_args){
 8000dcc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000dd0:	b08b      	sub	sp, #44	; 0x2c
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	6078      	str	r0, [r7, #4]
 8000dd6:	6039      	str	r1, [r7, #0]
	uint32_t size = strlen(args);
 8000dd8:	6878      	ldr	r0, [r7, #4]
 8000dda:	f7ff f9db 	bl	8000194 <strlen>
 8000dde:	61b8      	str	r0, [r7, #24]
	uint32_t global_i = 0;
 8000de0:	2300      	movs	r3, #0
 8000de2:	627b      	str	r3, [r7, #36]	; 0x24
	// '()' is minimum string, if not return
	if (size<2){
 8000de4:	69bb      	ldr	r3, [r7, #24]
 8000de6:	2b01      	cmp	r3, #1
 8000de8:	d978      	bls.n	8000edc <process_arguments+0x110>
		return;
	}
	// if first char is not (, something is wrong
	if (args[0] != '('){
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	2b28      	cmp	r3, #40	; 0x28
 8000df0:	d176      	bne.n	8000ee0 <process_arguments+0x114>
		return;
	}
	// last separation symbol
	uint32_t last_symbol_i = 0;
 8000df2:	2300      	movs	r3, #0
 8000df4:	623b      	str	r3, [r7, #32]
	// main loop, go char by char and add to args
	for (uint32_t i=1; i<size; i++){
 8000df6:	2301      	movs	r3, #1
 8000df8:	61fb      	str	r3, [r7, #28]
 8000dfa:	e06a      	b.n	8000ed2 <process_arguments+0x106>
		// if closing parenthessis ) is found, return
		uint8_t c = args[i];
 8000dfc:	687a      	ldr	r2, [r7, #4]
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	4413      	add	r3, r2
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	75fb      	strb	r3, [r7, #23]

		// parse int
		if (c == ',' || c == ')'){
 8000e06:	7dfb      	ldrb	r3, [r7, #23]
 8000e08:	2b2c      	cmp	r3, #44	; 0x2c
 8000e0a:	d002      	beq.n	8000e12 <process_arguments+0x46>
 8000e0c:	7dfb      	ldrb	r3, [r7, #23]
 8000e0e:	2b29      	cmp	r3, #41	; 0x29
 8000e10:	d159      	bne.n	8000ec6 <process_arguments+0xfa>
 8000e12:	466b      	mov	r3, sp
 8000e14:	461e      	mov	r6, r3
			// if not long enough string is found, e.g. (,,)
			if (i-last_symbol_i-1 <= 0){
 8000e16:	69fa      	ldr	r2, [r7, #28]
 8000e18:	6a3b      	ldr	r3, [r7, #32]
 8000e1a:	1ad3      	subs	r3, r2, r3
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d103      	bne.n	8000e28 <process_arguments+0x5c>
				last_symbol_i = i;
 8000e20:	69fb      	ldr	r3, [r7, #28]
 8000e22:	623b      	str	r3, [r7, #32]
 8000e24:	46b5      	mov	sp, r6
 8000e26:	e051      	b.n	8000ecc <process_arguments+0x100>
				continue;
			}
			char arg_as_str[i - last_symbol_i];
 8000e28:	69fa      	ldr	r2, [r7, #28]
 8000e2a:	6a3b      	ldr	r3, [r7, #32]
 8000e2c:	1ad1      	subs	r1, r2, r3
 8000e2e:	460b      	mov	r3, r1
 8000e30:	3b01      	subs	r3, #1
 8000e32:	613b      	str	r3, [r7, #16]
 8000e34:	2300      	movs	r3, #0
 8000e36:	460c      	mov	r4, r1
 8000e38:	461d      	mov	r5, r3
 8000e3a:	f04f 0200 	mov.w	r2, #0
 8000e3e:	f04f 0300 	mov.w	r3, #0
 8000e42:	00eb      	lsls	r3, r5, #3
 8000e44:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000e48:	00e2      	lsls	r2, r4, #3
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	4688      	mov	r8, r1
 8000e4e:	4699      	mov	r9, r3
 8000e50:	f04f 0200 	mov.w	r2, #0
 8000e54:	f04f 0300 	mov.w	r3, #0
 8000e58:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000e5c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000e60:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000e64:	1dcb      	adds	r3, r1, #7
 8000e66:	08db      	lsrs	r3, r3, #3
 8000e68:	00db      	lsls	r3, r3, #3
 8000e6a:	ebad 0d03 	sub.w	sp, sp, r3
 8000e6e:	466b      	mov	r3, sp
 8000e70:	3300      	adds	r3, #0
 8000e72:	60fb      	str	r3, [r7, #12]
			// add delimiting symbol
			arg_as_str[i - last_symbol_i-1] = '\0';
 8000e74:	69fa      	ldr	r2, [r7, #28]
 8000e76:	6a3b      	ldr	r3, [r7, #32]
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	3b01      	subs	r3, #1
 8000e7c:	68fa      	ldr	r2, [r7, #12]
 8000e7e:	2100      	movs	r1, #0
 8000e80:	54d1      	strb	r1, [r2, r3]
			memcpy(arg_as_str, args+last_symbol_i+1, i - last_symbol_i-1);
 8000e82:	6a3b      	ldr	r3, [r7, #32]
 8000e84:	3301      	adds	r3, #1
 8000e86:	687a      	ldr	r2, [r7, #4]
 8000e88:	18d1      	adds	r1, r2, r3
 8000e8a:	69fa      	ldr	r2, [r7, #28]
 8000e8c:	6a3b      	ldr	r3, [r7, #32]
 8000e8e:	1ad3      	subs	r3, r2, r3
 8000e90:	3b01      	subs	r3, #1
 8000e92:	461a      	mov	r2, r3
 8000e94:	68f8      	ldr	r0, [r7, #12]
 8000e96:	f008 f9d9 	bl	800924c <memcpy>
			last_symbol_i = i;
 8000e9a:	69fb      	ldr	r3, [r7, #28]
 8000e9c:	623b      	str	r3, [r7, #32]
			// add to global_args
			uint32_t parsed_int = atoi(arg_as_str);
 8000e9e:	68f8      	ldr	r0, [r7, #12]
 8000ea0:	f008 f99e 	bl	80091e0 <atoi>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	60bb      	str	r3, [r7, #8]
			global_args[global_i] = parsed_int;
 8000ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	683a      	ldr	r2, [r7, #0]
 8000eae:	4413      	add	r3, r2
 8000eb0:	68ba      	ldr	r2, [r7, #8]
 8000eb2:	601a      	str	r2, [r3, #0]
			global_i++;
 8000eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eb6:	3301      	adds	r3, #1
 8000eb8:	627b      	str	r3, [r7, #36]	; 0x24
			if (global_i > MAX_ARG_LEN){
 8000eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ebc:	2b0a      	cmp	r3, #10
 8000ebe:	d901      	bls.n	8000ec4 <process_arguments+0xf8>
 8000ec0:	46b5      	mov	sp, r6
 8000ec2:	e010      	b.n	8000ee6 <process_arguments+0x11a>
 8000ec4:	46b5      	mov	sp, r6
				return;
			}
		}
		if (c == ')'){
 8000ec6:	7dfb      	ldrb	r3, [r7, #23]
 8000ec8:	2b29      	cmp	r3, #41	; 0x29
 8000eca:	d00b      	beq.n	8000ee4 <process_arguments+0x118>
	for (uint32_t i=1; i<size; i++){
 8000ecc:	69fb      	ldr	r3, [r7, #28]
 8000ece:	3301      	adds	r3, #1
 8000ed0:	61fb      	str	r3, [r7, #28]
 8000ed2:	69fa      	ldr	r2, [r7, #28]
 8000ed4:	69bb      	ldr	r3, [r7, #24]
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	d390      	bcc.n	8000dfc <process_arguments+0x30>
 8000eda:	e004      	b.n	8000ee6 <process_arguments+0x11a>
		return;
 8000edc:	bf00      	nop
 8000ede:	e002      	b.n	8000ee6 <process_arguments+0x11a>
		return;
 8000ee0:	bf00      	nop
 8000ee2:	e000      	b.n	8000ee6 <process_arguments+0x11a>
					return;
 8000ee4:	bf00      	nop
		}
	}
}
 8000ee6:	372c      	adds	r7, #44	; 0x2c
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08000ef0 <process_command_string>:

// Process string commands
void process_command_string(char* string, command_t* global_command, uint32_t* global_args){
 8000ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ef4:	b08f      	sub	sp, #60	; 0x3c
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6178      	str	r0, [r7, #20]
 8000efa:	6139      	str	r1, [r7, #16]
 8000efc:	60fa      	str	r2, [r7, #12]
 8000efe:	466b      	mov	r3, sp
 8000f00:	461e      	mov	r6, r3
	char AMS_substr[4];
	AMS_substr[3] = '\0';
 8000f02:	2300      	movs	r3, #0
 8000f04:	77fb      	strb	r3, [r7, #31]
	memcpy(AMS_substr, &string[0], 3);
 8000f06:	f107 031c 	add.w	r3, r7, #28
 8000f0a:	2203      	movs	r2, #3
 8000f0c:	6979      	ldr	r1, [r7, #20]
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f008 f99c 	bl	800924c <memcpy>
	// If command doesnt begin with AMS set global_command to NONE and return
	if (strcmp(AMS_substr, "AMS") != 0){
 8000f14:	f107 031c 	add.w	r3, r7, #28
 8000f18:	4980      	ldr	r1, [pc, #512]	; (800111c <process_command_string+0x22c>)
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff f930 	bl	8000180 <strcmp>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d004      	beq.n	8000f30 <process_command_string+0x40>
		*global_command = AMS_NONE;
 8000f26:	693b      	ldr	r3, [r7, #16]
 8000f28:	2200      	movs	r2, #0
 8000f2a:	701a      	strb	r2, [r3, #0]
 8000f2c:	46b5      	mov	sp, r6
 8000f2e:	e0f1      	b.n	8001114 <process_command_string+0x224>
		return;
	}
	// find string between _ and (
	uint8_t start_index = strchr(string, '_') - string;
 8000f30:	215f      	movs	r1, #95	; 0x5f
 8000f32:	6978      	ldr	r0, [r7, #20]
 8000f34:	f008 ffa8 	bl	8009e88 <strchr>
 8000f38:	4602      	mov	r2, r0
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	1ad3      	subs	r3, r2, r3
 8000f3e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	uint8_t end_index = strchr(string, '(') - string;
 8000f42:	2128      	movs	r1, #40	; 0x28
 8000f44:	6978      	ldr	r0, [r7, #20]
 8000f46:	f008 ff9f 	bl	8009e88 <strchr>
 8000f4a:	4602      	mov	r2, r0
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	1ad3      	subs	r3, r2, r3
 8000f50:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	char command[end_index - start_index];
 8000f54:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8000f58:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000f5c:	1ad1      	subs	r1, r2, r3
 8000f5e:	1e4b      	subs	r3, r1, #1
 8000f60:	633b      	str	r3, [r7, #48]	; 0x30
 8000f62:	460a      	mov	r2, r1
 8000f64:	2300      	movs	r3, #0
 8000f66:	603a      	str	r2, [r7, #0]
 8000f68:	607b      	str	r3, [r7, #4]
 8000f6a:	f04f 0200 	mov.w	r2, #0
 8000f6e:	f04f 0300 	mov.w	r3, #0
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	00c3      	lsls	r3, r0, #3
 8000f76:	6838      	ldr	r0, [r7, #0]
 8000f78:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000f7c:	6838      	ldr	r0, [r7, #0]
 8000f7e:	00c2      	lsls	r2, r0, #3
 8000f80:	460a      	mov	r2, r1
 8000f82:	2300      	movs	r3, #0
 8000f84:	4692      	mov	sl, r2
 8000f86:	469b      	mov	fp, r3
 8000f88:	f04f 0200 	mov.w	r2, #0
 8000f8c:	f04f 0300 	mov.w	r3, #0
 8000f90:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000f94:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000f98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000f9c:	460b      	mov	r3, r1
 8000f9e:	3307      	adds	r3, #7
 8000fa0:	08db      	lsrs	r3, r3, #3
 8000fa2:	00db      	lsls	r3, r3, #3
 8000fa4:	ebad 0d03 	sub.w	sp, sp, r3
 8000fa8:	466b      	mov	r3, sp
 8000faa:	3300      	adds	r3, #0
 8000fac:	62fb      	str	r3, [r7, #44]	; 0x2c
	command[end_index - start_index - 1] = '\0';
 8000fae:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8000fb2:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000fb6:	1ad3      	subs	r3, r2, r3
 8000fb8:	3b01      	subs	r3, #1
 8000fba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	54d1      	strb	r1, [r2, r3]
	memcpy(command, &string[start_index+1], end_index-start_index-1);
 8000fc0:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	697a      	ldr	r2, [r7, #20]
 8000fc8:	18d1      	adds	r1, r2, r3
 8000fca:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8000fce:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000fd2:	1ad3      	subs	r3, r2, r3
 8000fd4:	3b01      	subs	r3, #1
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000fda:	f008 f937 	bl	800924c <memcpy>
	// set command based on string

	if (strcmp(command, "VERSION") == 0){
 8000fde:	4950      	ldr	r1, [pc, #320]	; (8001120 <process_command_string+0x230>)
 8000fe0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000fe2:	f7ff f8cd 	bl	8000180 <strcmp>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d103      	bne.n	8000ff4 <process_command_string+0x104>
		*global_command = AMS_VERSION;
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	2203      	movs	r2, #3
 8000ff0:	701a      	strb	r2, [r3, #0]
 8000ff2:	e031      	b.n	8001058 <process_command_string+0x168>
	}else if (strcmp(command, "SWEEP") == 0){
 8000ff4:	494b      	ldr	r1, [pc, #300]	; (8001124 <process_command_string+0x234>)
 8000ff6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000ff8:	f7ff f8c2 	bl	8000180 <strcmp>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d106      	bne.n	8001010 <process_command_string+0x120>
		*global_command = AMS_SWEEP;
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	2201      	movs	r2, #1
 8001006:	701a      	strb	r2, [r3, #0]
		printf("SETTING\n");
 8001008:	4847      	ldr	r0, [pc, #284]	; (8001128 <process_command_string+0x238>)
 800100a:	f008 ff05 	bl	8009e18 <puts>
 800100e:	e023      	b.n	8001058 <process_command_string+0x168>
	}else if (strcmp(command, "REGISTER")== 0){
 8001010:	4946      	ldr	r1, [pc, #280]	; (800112c <process_command_string+0x23c>)
 8001012:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001014:	f7ff f8b4 	bl	8000180 <strcmp>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d103      	bne.n	8001026 <process_command_string+0x136>
		*global_command = AMS_REGISTER;
 800101e:	693b      	ldr	r3, [r7, #16]
 8001020:	2202      	movs	r2, #2
 8001022:	701a      	strb	r2, [r3, #0]
 8001024:	e018      	b.n	8001058 <process_command_string+0x168>
	}else if (strcmp(command, "SINGLE")== 0){
 8001026:	4942      	ldr	r1, [pc, #264]	; (8001130 <process_command_string+0x240>)
 8001028:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800102a:	f7ff f8a9 	bl	8000180 <strcmp>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d103      	bne.n	800103c <process_command_string+0x14c>
		*global_command = AMS_SINGLE;
 8001034:	693b      	ldr	r3, [r7, #16]
 8001036:	2204      	movs	r2, #4
 8001038:	701a      	strb	r2, [r3, #0]
 800103a:	e00d      	b.n	8001058 <process_command_string+0x168>
	}else if (strcmp(command, "HOWAREYOU")== 0){
 800103c:	493d      	ldr	r1, [pc, #244]	; (8001134 <process_command_string+0x244>)
 800103e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001040:	f7ff f89e 	bl	8000180 <strcmp>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d103      	bne.n	8001052 <process_command_string+0x162>
		*global_command = AMS_HOWAREYOU;
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	2205      	movs	r2, #5
 800104e:	701a      	strb	r2, [r3, #0]
 8001050:	e002      	b.n	8001058 <process_command_string+0x168>
	}else{
		*global_command = AMS_NONE;
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	2200      	movs	r2, #0
 8001056:	701a      	strb	r2, [r3, #0]
	}
	// process arguments (max length is 10)
	memcpy(command, &string[start_index], end_index-start_index+1);
 8001058:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800105c:	697a      	ldr	r2, [r7, #20]
 800105e:	18d1      	adds	r1, r2, r3
 8001060:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8001064:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	3301      	adds	r3, #1
 800106c:	461a      	mov	r2, r3
 800106e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001070:	f008 f8ec 	bl	800924c <memcpy>
	uint8_t total_end_index = strchr(string, ')') - string;
 8001074:	2129      	movs	r1, #41	; 0x29
 8001076:	6978      	ldr	r0, [r7, #20]
 8001078:	f008 ff06 	bl	8009e88 <strchr>
 800107c:	4602      	mov	r2, r0
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	char args[total_end_index - end_index + 2];
 8001086:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 800108a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800108e:	1ad3      	subs	r3, r2, r3
 8001090:	1c99      	adds	r1, r3, #2
 8001092:	1e4b      	subs	r3, r1, #1
 8001094:	627b      	str	r3, [r7, #36]	; 0x24
 8001096:	460a      	mov	r2, r1
 8001098:	2300      	movs	r3, #0
 800109a:	4690      	mov	r8, r2
 800109c:	4699      	mov	r9, r3
 800109e:	f04f 0200 	mov.w	r2, #0
 80010a2:	f04f 0300 	mov.w	r3, #0
 80010a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80010aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80010ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80010b2:	460a      	mov	r2, r1
 80010b4:	2300      	movs	r3, #0
 80010b6:	4614      	mov	r4, r2
 80010b8:	461d      	mov	r5, r3
 80010ba:	f04f 0200 	mov.w	r2, #0
 80010be:	f04f 0300 	mov.w	r3, #0
 80010c2:	00eb      	lsls	r3, r5, #3
 80010c4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80010c8:	00e2      	lsls	r2, r4, #3
 80010ca:	460b      	mov	r3, r1
 80010cc:	3307      	adds	r3, #7
 80010ce:	08db      	lsrs	r3, r3, #3
 80010d0:	00db      	lsls	r3, r3, #3
 80010d2:	ebad 0d03 	sub.w	sp, sp, r3
 80010d6:	466b      	mov	r3, sp
 80010d8:	3300      	adds	r3, #0
 80010da:	623b      	str	r3, [r7, #32]
	args[total_end_index - end_index + 1] = '\0';
 80010dc:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80010e0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	3301      	adds	r3, #1
 80010e8:	6a3a      	ldr	r2, [r7, #32]
 80010ea:	2100      	movs	r1, #0
 80010ec:	54d1      	strb	r1, [r2, r3]
	memcpy(args, &string[end_index], total_end_index-end_index+1);
 80010ee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80010f2:	697a      	ldr	r2, [r7, #20]
 80010f4:	18d1      	adds	r1, r2, r3
 80010f6:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80010fa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	3301      	adds	r3, #1
 8001102:	461a      	mov	r2, r3
 8001104:	6a38      	ldr	r0, [r7, #32]
 8001106:	f008 f8a1 	bl	800924c <memcpy>

	process_arguments(args, global_args);
 800110a:	68f9      	ldr	r1, [r7, #12]
 800110c:	6a38      	ldr	r0, [r7, #32]
 800110e:	f7ff fe5d 	bl	8000dcc <process_arguments>
 8001112:	46b5      	mov	sp, r6
}
 8001114:	373c      	adds	r7, #60	; 0x3c
 8001116:	46bd      	mov	sp, r7
 8001118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800111c:	0800cc38 	.word	0x0800cc38
 8001120:	0800cc3c 	.word	0x0800cc3c
 8001124:	0800cc44 	.word	0x0800cc44
 8001128:	0800cc4c 	.word	0x0800cc4c
 800112c:	0800cc54 	.word	0x0800cc54
 8001130:	0800cc60 	.word	0x0800cc60
 8001134:	0800cc68 	.word	0x0800cc68

08001138 <LL_AHB1_GRP1_EnableClock>:
{
 8001138:	b480      	push	{r7}
 800113a:	b085      	sub	sp, #20
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001140:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001144:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001146:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4313      	orrs	r3, r2
 800114e:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001150:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001154:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4013      	ands	r3, r2
 800115a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800115c:	68fb      	ldr	r3, [r7, #12]
}
 800115e:	bf00      	nop
 8001160:	3714      	adds	r7, #20
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr

0800116a <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800116e:	2004      	movs	r0, #4
 8001170:	f7ff ffe2 	bl	8001138 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001174:	2001      	movs	r0, #1
 8001176:	f7ff ffdf 	bl	8001138 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800117a:	2200      	movs	r2, #0
 800117c:	2100      	movs	r1, #0
 800117e:	200b      	movs	r0, #11
 8001180:	f002 fddf 	bl	8003d42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001184:	200b      	movs	r0, #11
 8001186:	f002 fdf6 	bl	8003d76 <HAL_NVIC_EnableIRQ>

}
 800118a:	bf00      	nop
 800118c:	bd80      	pop	{r7, pc}

0800118e <LL_AHB2_GRP1_EnableClock>:
{
 800118e:	b480      	push	{r7}
 8001190:	b085      	sub	sp, #20
 8001192:	af00      	add	r7, sp, #0
 8001194:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001196:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800119a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800119c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	4313      	orrs	r3, r2
 80011a4:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80011a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	4013      	ands	r3, r2
 80011b0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80011b2:	68fb      	ldr	r3, [r7, #12]
}
 80011b4:	bf00      	nop
 80011b6:	3714      	adds	r7, #20
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b086      	sub	sp, #24
 80011c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c6:	1d3b      	adds	r3, r7, #4
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]
 80011d2:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d4:	2001      	movs	r0, #1
 80011d6:	f7ff ffda 	bl	800118e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011da:	2002      	movs	r0, #2
 80011dc:	f7ff ffd7 	bl	800118e <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_11
 80011e0:	2200      	movs	r2, #0
 80011e2:	f641 011c 	movw	r1, #6172	; 0x181c
 80011e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011ea:	f003 fa63 	bl	80046b4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 80011ee:	2201      	movs	r2, #1
 80011f0:	2102      	movs	r1, #2
 80011f2:	4825      	ldr	r0, [pc, #148]	; (8001288 <MX_GPIO_Init+0xc8>)
 80011f4:	f003 fa5e 	bl	80046b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80011f8:	2200      	movs	r2, #0
 80011fa:	2130      	movs	r1, #48	; 0x30
 80011fc:	4822      	ldr	r0, [pc, #136]	; (8001288 <MX_GPIO_Init+0xc8>)
 80011fe:	f003 fa59 	bl	80046b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA3 PA4 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_11
 8001202:	f641 031c 	movw	r3, #6172	; 0x181c
 8001206:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001208:	2301      	movs	r3, #1
 800120a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120c:	2300      	movs	r3, #0
 800120e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001210:	2300      	movs	r3, #0
 8001212:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001214:	1d3b      	adds	r3, r7, #4
 8001216:	4619      	mov	r1, r3
 8001218:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800121c:	f003 f8ca 	bl	80043b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001220:	2340      	movs	r3, #64	; 0x40
 8001222:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001224:	2300      	movs	r3, #0
 8001226:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122c:	1d3b      	adds	r3, r7, #4
 800122e:	4619      	mov	r1, r3
 8001230:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001234:	f003 f8be 	bl	80043b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001238:	2304      	movs	r3, #4
 800123a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800123c:	2300      	movs	r3, #0
 800123e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001244:	1d3b      	adds	r3, r7, #4
 8001246:	4619      	mov	r1, r3
 8001248:	480f      	ldr	r0, [pc, #60]	; (8001288 <MX_GPIO_Init+0xc8>)
 800124a:	f003 f8b3 	bl	80043b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800124e:	2301      	movs	r3, #1
 8001250:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001252:	2300      	movs	r3, #0
 8001254:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001256:	2301      	movs	r3, #1
 8001258:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800125a:	1d3b      	adds	r3, r7, #4
 800125c:	4619      	mov	r1, r3
 800125e:	480a      	ldr	r0, [pc, #40]	; (8001288 <MX_GPIO_Init+0xc8>)
 8001260:	f003 f8a8 	bl	80043b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001264:	2332      	movs	r3, #50	; 0x32
 8001266:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001268:	2301      	movs	r3, #1
 800126a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126c:	2300      	movs	r3, #0
 800126e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001270:	2300      	movs	r3, #0
 8001272:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001274:	1d3b      	adds	r3, r7, #4
 8001276:	4619      	mov	r1, r3
 8001278:	4803      	ldr	r0, [pc, #12]	; (8001288 <MX_GPIO_Init+0xc8>)
 800127a:	f003 f89b 	bl	80043b4 <HAL_GPIO_Init>

}
 800127e:	bf00      	nop
 8001280:	3718      	adds	r7, #24
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	48000400 	.word	0x48000400

0800128c <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 800128c:	b480      	push	{r7}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 8001294:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001298:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800129a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	650b      	str	r3, [r1, #80]	; 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80012a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4013      	ands	r3, r2
 80012ae:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012b0:	68fb      	ldr	r3, [r7, #12]
}
 80012b2:	bf00      	nop
 80012b4:	3714      	adds	r7, #20
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
	...

080012c0 <MX_IPCC_Init>:

IPCC_HandleTypeDef hipcc;

/* IPCC init function */
void MX_IPCC_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 80012c4:	4b06      	ldr	r3, [pc, #24]	; (80012e0 <MX_IPCC_Init+0x20>)
 80012c6:	4a07      	ldr	r2, [pc, #28]	; (80012e4 <MX_IPCC_Init+0x24>)
 80012c8:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 80012ca:	4805      	ldr	r0, [pc, #20]	; (80012e0 <MX_IPCC_Init+0x20>)
 80012cc:	f003 fa24 	bl	8004718 <HAL_IPCC_Init>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 80012d6:	f000 f9d3 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000268 	.word	0x20000268
 80012e4:	58000c00 	.word	0x58000c00

080012e8 <HAL_IPCC_MspInit>:

void HAL_IPCC_MspInit(IPCC_HandleTypeDef* ipccHandle)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]

  if(ipccHandle->Instance==IPCC)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a0d      	ldr	r2, [pc, #52]	; (800132c <HAL_IPCC_MspInit+0x44>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d113      	bne.n	8001322 <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* IPCC clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 80012fa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80012fe:	f7ff ffc5 	bl	800128c <LL_AHB3_GRP1_EnableClock>

    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8001302:	2200      	movs	r2, #0
 8001304:	2100      	movs	r1, #0
 8001306:	202c      	movs	r0, #44	; 0x2c
 8001308:	f002 fd1b 	bl	8003d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 800130c:	202c      	movs	r0, #44	; 0x2c
 800130e:	f002 fd32 	bl	8003d76 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8001312:	2200      	movs	r2, #0
 8001314:	2100      	movs	r1, #0
 8001316:	202d      	movs	r0, #45	; 0x2d
 8001318:	f002 fd13 	bl	8003d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800131c:	202d      	movs	r0, #45	; 0x2d
 800131e:	f002 fd2a 	bl	8003d76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }
}
 8001322:	bf00      	nop
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	58000c00 	.word	0x58000c00

08001330 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 0 */

extern void initialise_monitor_handles(void);

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM2)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001340:	d101      	bne.n	8001346 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		SoftUartHandler();
 8001342:	f000 fe0b 	bl	8001f5c <SoftUartHandler>
	}
}
 8001346:	bf00      	nop
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
	...

08001350 <do_commands>:
char RxBuffer[RX_BFR_SIZE];
command_t global_command = AMS_NONE;
uint32_t global_args[MAX_ARG_LEN];

char strbuf[64];
void do_commands(){
 8001350:	b5b0      	push	{r4, r5, r7, lr}
 8001352:	b086      	sub	sp, #24
 8001354:	af00      	add	r7, sp, #0
	// check if there is command and if is, then process it
	if (global_command == AMS_SWEEP){
 8001356:	4b4e      	ldr	r3, [pc, #312]	; (8001490 <do_commands+0x140>)
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b01      	cmp	r3, #1
 800135c:	d158      	bne.n	8001410 <do_commands+0xc0>
		uint32_t from = global_args[0];
 800135e:	4b4d      	ldr	r3, [pc, #308]	; (8001494 <do_commands+0x144>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	613b      	str	r3, [r7, #16]
		uint32_t to = global_args[1];
 8001364:	4b4b      	ldr	r3, [pc, #300]	; (8001494 <do_commands+0x144>)
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	60fb      	str	r3, [r7, #12]
		uint32_t step = global_args[2];
 800136a:	4b4a      	ldr	r3, [pc, #296]	; (8001494 <do_commands+0x144>)
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	60bb      	str	r3, [r7, #8]
		uint32_t i;
		for (i=from; i<=to; i+=step){
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	617b      	str	r3, [r7, #20]
 8001374:	e01d      	b.n	80013b2 <do_commands+0x62>
			  //printf("setting %d MHz\n", i);
			  set_requested_frequency(i);
 8001376:	6978      	ldr	r0, [r7, #20]
 8001378:	f000 fade 	bl	8001938 <set_requested_frequency>
			  HAL_Delay(1);
 800137c:	2001      	movs	r0, #1
 800137e:	f001 fa01 	bl	8002784 <HAL_Delay>
			  uint16_t raw = read_raw();
 8001382:	f7ff fd09 	bl	8000d98 <read_raw>
 8001386:	4603      	mov	r3, r0
 8001388:	80bb      	strh	r3, [r7, #4]
			  sprintf(strbuf, "{%d, %d}", i, raw);
 800138a:	88bb      	ldrh	r3, [r7, #4]
 800138c:	697a      	ldr	r2, [r7, #20]
 800138e:	4942      	ldr	r1, [pc, #264]	; (8001498 <do_commands+0x148>)
 8001390:	4842      	ldr	r0, [pc, #264]	; (800149c <do_commands+0x14c>)
 8001392:	f008 fd59 	bl	8009e48 <siprintf>
			  HAL_UART_Transmit(&huart1, (uint8_t*)&strbuf, strlen(strbuf), 100);
 8001396:	4841      	ldr	r0, [pc, #260]	; (800149c <do_commands+0x14c>)
 8001398:	f7fe fefc 	bl	8000194 <strlen>
 800139c:	4603      	mov	r3, r0
 800139e:	b29a      	uxth	r2, r3
 80013a0:	2364      	movs	r3, #100	; 0x64
 80013a2:	493e      	ldr	r1, [pc, #248]	; (800149c <do_commands+0x14c>)
 80013a4:	483e      	ldr	r0, [pc, #248]	; (80014a0 <do_commands+0x150>)
 80013a6:	f005 fde5 	bl	8006f74 <HAL_UART_Transmit>
		for (i=from; i<=to; i+=step){
 80013aa:	697a      	ldr	r2, [r7, #20]
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	4413      	add	r3, r2
 80013b0:	617b      	str	r3, [r7, #20]
 80013b2:	697a      	ldr	r2, [r7, #20]
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d9dd      	bls.n	8001376 <do_commands+0x26>
		 }
		// send last frequency
		if (i!=to){
 80013ba:	697a      	ldr	r2, [r7, #20]
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	429a      	cmp	r2, r3
 80013c0:	d019      	beq.n	80013f6 <do_commands+0xa6>
			set_requested_frequency(to);
 80013c2:	68f8      	ldr	r0, [r7, #12]
 80013c4:	f000 fab8 	bl	8001938 <set_requested_frequency>
			HAL_Delay(1);
 80013c8:	2001      	movs	r0, #1
 80013ca:	f001 f9db 	bl	8002784 <HAL_Delay>
			uint16_t raw = read_raw();
 80013ce:	f7ff fce3 	bl	8000d98 <read_raw>
 80013d2:	4603      	mov	r3, r0
 80013d4:	80fb      	strh	r3, [r7, #6]
			sprintf(strbuf, "{%d, %d}", to, raw);
 80013d6:	88fb      	ldrh	r3, [r7, #6]
 80013d8:	68fa      	ldr	r2, [r7, #12]
 80013da:	492f      	ldr	r1, [pc, #188]	; (8001498 <do_commands+0x148>)
 80013dc:	482f      	ldr	r0, [pc, #188]	; (800149c <do_commands+0x14c>)
 80013de:	f008 fd33 	bl	8009e48 <siprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)&strbuf, strlen(strbuf), 100);
 80013e2:	482e      	ldr	r0, [pc, #184]	; (800149c <do_commands+0x14c>)
 80013e4:	f7fe fed6 	bl	8000194 <strlen>
 80013e8:	4603      	mov	r3, r0
 80013ea:	b29a      	uxth	r2, r3
 80013ec:	2364      	movs	r3, #100	; 0x64
 80013ee:	492b      	ldr	r1, [pc, #172]	; (800149c <do_commands+0x14c>)
 80013f0:	482b      	ldr	r0, [pc, #172]	; (80014a0 <do_commands+0x150>)
 80013f2:	f005 fdbf 	bl	8006f74 <HAL_UART_Transmit>
		}
		HAL_UART_Transmit(&huart1, (uint8_t*)"]", 2, 100);
 80013f6:	2364      	movs	r3, #100	; 0x64
 80013f8:	2202      	movs	r2, #2
 80013fa:	492a      	ldr	r1, [pc, #168]	; (80014a4 <do_commands+0x154>)
 80013fc:	4828      	ldr	r0, [pc, #160]	; (80014a0 <do_commands+0x150>)
 80013fe:	f005 fdb9 	bl	8006f74 <HAL_UART_Transmit>
		printf("Done\n");
 8001402:	4829      	ldr	r0, [pc, #164]	; (80014a8 <do_commands+0x158>)
 8001404:	f008 fd08 	bl	8009e18 <puts>
		global_command = AMS_NONE;
 8001408:	4b21      	ldr	r3, [pc, #132]	; (8001490 <do_commands+0x140>)
 800140a:	2200      	movs	r2, #0
 800140c:	701a      	strb	r2, [r3, #0]
	}else if (global_command == AMS_HOWAREYOU){
		strcpy(strbuf, "I am fine and working. So far so good.\n I feel bit exhausted, but ya know, that's life.");
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)&strbuf, strlen(strbuf));
		global_command = AMS_NONE;
	}
}
 800140e:	e03a      	b.n	8001486 <do_commands+0x136>
	}else if (global_command == AMS_VERSION){
 8001410:	4b1f      	ldr	r3, [pc, #124]	; (8001490 <do_commands+0x140>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	2b03      	cmp	r3, #3
 8001416:	d11d      	bne.n	8001454 <do_commands+0x104>
		strcpy(strbuf, "Antenna Measurement System Version 0.1");
 8001418:	4a20      	ldr	r2, [pc, #128]	; (800149c <do_commands+0x14c>)
 800141a:	4b24      	ldr	r3, [pc, #144]	; (80014ac <do_commands+0x15c>)
 800141c:	4614      	mov	r4, r2
 800141e:	461d      	mov	r5, r3
 8001420:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001422:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001424:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001426:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001428:	e895 0003 	ldmia.w	r5, {r0, r1}
 800142c:	6020      	str	r0, [r4, #0]
 800142e:	3404      	adds	r4, #4
 8001430:	8021      	strh	r1, [r4, #0]
 8001432:	3402      	adds	r4, #2
 8001434:	0c0b      	lsrs	r3, r1, #16
 8001436:	7023      	strb	r3, [r4, #0]
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)&strbuf, strlen(strbuf));
 8001438:	4818      	ldr	r0, [pc, #96]	; (800149c <do_commands+0x14c>)
 800143a:	f7fe feab 	bl	8000194 <strlen>
 800143e:	4603      	mov	r3, r0
 8001440:	b29b      	uxth	r3, r3
 8001442:	461a      	mov	r2, r3
 8001444:	4915      	ldr	r1, [pc, #84]	; (800149c <do_commands+0x14c>)
 8001446:	4816      	ldr	r0, [pc, #88]	; (80014a0 <do_commands+0x150>)
 8001448:	f005 fe22 	bl	8007090 <HAL_UART_Transmit_IT>
		global_command = AMS_NONE;
 800144c:	4b10      	ldr	r3, [pc, #64]	; (8001490 <do_commands+0x140>)
 800144e:	2200      	movs	r2, #0
 8001450:	701a      	strb	r2, [r3, #0]
}
 8001452:	e018      	b.n	8001486 <do_commands+0x136>
	}else if (global_command == AMS_HOWAREYOU){
 8001454:	4b0e      	ldr	r3, [pc, #56]	; (8001490 <do_commands+0x140>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	2b05      	cmp	r3, #5
 800145a:	d114      	bne.n	8001486 <do_commands+0x136>
		strcpy(strbuf, "I am fine and working. So far so good.\n I feel bit exhausted, but ya know, that's life.");
 800145c:	4a0f      	ldr	r2, [pc, #60]	; (800149c <do_commands+0x14c>)
 800145e:	4b14      	ldr	r3, [pc, #80]	; (80014b0 <do_commands+0x160>)
 8001460:	4610      	mov	r0, r2
 8001462:	4619      	mov	r1, r3
 8001464:	2358      	movs	r3, #88	; 0x58
 8001466:	461a      	mov	r2, r3
 8001468:	f007 fef0 	bl	800924c <memcpy>
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)&strbuf, strlen(strbuf));
 800146c:	480b      	ldr	r0, [pc, #44]	; (800149c <do_commands+0x14c>)
 800146e:	f7fe fe91 	bl	8000194 <strlen>
 8001472:	4603      	mov	r3, r0
 8001474:	b29b      	uxth	r3, r3
 8001476:	461a      	mov	r2, r3
 8001478:	4908      	ldr	r1, [pc, #32]	; (800149c <do_commands+0x14c>)
 800147a:	4809      	ldr	r0, [pc, #36]	; (80014a0 <do_commands+0x150>)
 800147c:	f005 fe08 	bl	8007090 <HAL_UART_Transmit_IT>
		global_command = AMS_NONE;
 8001480:	4b03      	ldr	r3, [pc, #12]	; (8001490 <do_commands+0x140>)
 8001482:	2200      	movs	r2, #0
 8001484:	701a      	strb	r2, [r3, #0]
}
 8001486:	bf00      	nop
 8001488:	3718      	adds	r7, #24
 800148a:	46bd      	mov	sp, r7
 800148c:	bdb0      	pop	{r4, r5, r7, pc}
 800148e:	bf00      	nop
 8001490:	200002e4 	.word	0x200002e4
 8001494:	200002e8 	.word	0x200002e8
 8001498:	0800cc74 	.word	0x0800cc74
 800149c:	20000310 	.word	0x20000310
 80014a0:	200004a0 	.word	0x200004a0
 80014a4:	0800cc80 	.word	0x0800cc80
 80014a8:	0800cc84 	.word	0x0800cc84
 80014ac:	0800cc8c 	.word	0x0800cc8c
 80014b0:	0800ccb4 	.word	0x0800ccb4

080014b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
   initialise_monitor_handles();
 80014ba:	f00b f907 	bl	800c6cc <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014be:	f001 f8db 	bl	8002678 <HAL_Init>
  // REMOVE ON DEBUG

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014c2:	f000 f859 	bl	8001578 <SystemClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 80014c6:	f7ff fefb 	bl	80012c0 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014ca:	f7ff fe79 	bl	80011c0 <MX_GPIO_Init>
  MX_DMA_Init();
 80014ce:	f7ff fe4c 	bl	800116a <MX_DMA_Init>
  MX_SPI1_Init();
 80014d2:	f000 fdcb 	bl	800206c <MX_SPI1_Init>
  MX_ADC1_Init();
 80014d6:	f7ff fbb9 	bl	8000c4c <MX_ADC1_Init>
  MX_TIM2_Init();
 80014da:	f000 ff17 	bl	800230c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80014de:	f000 ffab 	bl	8002438 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  //HAL_TIM_Base_Start_IT(&htim2);
  HAL_UARTEx_ReceiveToIdle_IT(&huart1, (uint8_t *) RxBuffer, RX_BFR_SIZE);
 80014e2:	2240      	movs	r2, #64	; 0x40
 80014e4:	491c      	ldr	r1, [pc, #112]	; (8001558 <main+0xa4>)
 80014e6:	481d      	ldr	r0, [pc, #116]	; (800155c <main+0xa8>)
 80014e8:	f007 fdd7 	bl	800909a <HAL_UARTEx_ReceiveToIdle_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Starting STM32\n");
 80014ec:	481c      	ldr	r0, [pc, #112]	; (8001560 <main+0xac>)
 80014ee:	f008 fc93 	bl	8009e18 <puts>
  printf("Starting MAX\n");
 80014f2:	481c      	ldr	r0, [pc, #112]	; (8001564 <main+0xb0>)
 80014f4:	f008 fc90 	bl	8009e18 <puts>
  EnableChip();
 80014f8:	f000 f8c7 	bl	800168a <EnableChip>

  //printf("Init Max\n");
  init_PLL();
 80014fc:	f000 fa86 	bl	8001a0c <init_PLL>

  //printf("write regs custom \n");
  write_regs_SOFT();
 8001500:	f000 fad0 	bl	8001aa4 <write_regs_SOFT>
  setIntegerMode();
 8001504:	f000 fa0a 	bl	800191c <setIntegerMode>

  printf("EnablingRFOUT\n");
 8001508:	4817      	ldr	r0, [pc, #92]	; (8001568 <main+0xb4>)
 800150a:	f008 fc85 	bl	8009e18 <puts>
  EnableRFOutput();
 800150e:	f000 f8c6 	bl	800169e <EnableRFOutput>

  printf("Initialization done\n");
 8001512:	4816      	ldr	r0, [pc, #88]	; (800156c <main+0xb8>)
 8001514:	f008 fc80 	bl	8009e18 <puts>
  print_registers();
 8001518:	f000 f8cc 	bl	80016b4 <print_registers>
	  HAL_Delay(20);
	  printf(" ");
  }*/

  //calibrate();
  for (int i=0; i<4; i++){
 800151c:	2300      	movs	r3, #0
 800151e:	607b      	str	r3, [r7, #4]
 8001520:	e00b      	b.n	800153a <main+0x86>
	  printf("RFA PWR: %d\n", i);
 8001522:	6879      	ldr	r1, [r7, #4]
 8001524:	4812      	ldr	r0, [pc, #72]	; (8001570 <main+0xbc>)
 8001526:	f008 fbf1 	bl	8009d0c <iprintf>
	  setRFA_PWR(i);
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f000 f994 	bl	8001858 <setRFA_PWR>
	  program_PLL();
 8001530:	f000 fb40 	bl	8001bb4 <program_PLL>
  for (int i=0; i<4; i++){
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	3301      	adds	r3, #1
 8001538:	607b      	str	r3, [r7, #4]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2b03      	cmp	r3, #3
 800153e:	ddf0      	ble.n	8001522 <main+0x6e>
	  //HAL_Delay(1);
  }
  //print_registers();
  printf("Start\n");
 8001540:	480c      	ldr	r0, [pc, #48]	; (8001574 <main+0xc0>)
 8001542:	f008 fc69 	bl	8009e18 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
 8001546:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800154a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800154e:	f003 f8c9 	bl	80046e4 <HAL_GPIO_TogglePin>
	  do_commands();
 8001552:	f7ff fefd 	bl	8001350 <do_commands>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
 8001556:	e7f6      	b.n	8001546 <main+0x92>
 8001558:	200002a4 	.word	0x200002a4
 800155c:	200004a0 	.word	0x200004a0
 8001560:	0800cd0c 	.word	0x0800cd0c
 8001564:	0800cd1c 	.word	0x0800cd1c
 8001568:	0800cd2c 	.word	0x0800cd2c
 800156c:	0800cd3c 	.word	0x0800cd3c
 8001570:	0800cd50 	.word	0x0800cd50
 8001574:	0800cd60 	.word	0x0800cd60

08001578 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b09a      	sub	sp, #104	; 0x68
 800157c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800157e:	f107 0320 	add.w	r3, r7, #32
 8001582:	2248      	movs	r2, #72	; 0x48
 8001584:	2100      	movs	r1, #0
 8001586:	4618      	mov	r0, r3
 8001588:	f007 fe6e 	bl	8009268 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800158c:	1d3b      	adds	r3, r7, #4
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]
 8001594:	609a      	str	r2, [r3, #8]
 8001596:	60da      	str	r2, [r3, #12]
 8001598:	611a      	str	r2, [r3, #16]
 800159a:	615a      	str	r2, [r3, #20]
 800159c:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 800159e:	2322      	movs	r3, #34	; 0x22
 80015a0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80015a8:	2301      	movs	r3, #1
 80015aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015ac:	2340      	movs	r3, #64	; 0x40
 80015ae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80015b0:	2300      	movs	r3, #0
 80015b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80015b4:	2360      	movs	r3, #96	; 0x60
 80015b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015b8:	2302      	movs	r3, #2
 80015ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80015bc:	2301      	movs	r3, #1
 80015be:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80015c0:	2300      	movs	r3, #0
 80015c2:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLN = 16;
 80015c4:	2310      	movs	r3, #16
 80015c6:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80015c8:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 80015cc:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80015ce:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80015d2:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80015d4:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 80015d8:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015da:	f107 0320 	add.w	r3, r7, #32
 80015de:	4618      	mov	r0, r3
 80015e0:	f003 fd34 	bl	800504c <HAL_RCC_OscConfig>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <SystemClock_Config+0x76>
  {
    Error_Handler();
 80015ea:	f000 f849 	bl	8001680 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80015ee:	236f      	movs	r3, #111	; 0x6f
 80015f0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015f2:	2303      	movs	r3, #3
 80015f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015f6:	2300      	movs	r3, #0
 80015f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015fa:	2300      	movs	r3, #0
 80015fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015fe:	2300      	movs	r3, #0
 8001600:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8001602:	2300      	movs	r3, #0
 8001604:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8001606:	2300      	movs	r3, #0
 8001608:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800160a:	1d3b      	adds	r3, r7, #4
 800160c:	2101      	movs	r1, #1
 800160e:	4618      	mov	r0, r3
 8001610:	f004 f886 	bl	8005720 <HAL_RCC_ClockConfig>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800161a:	f000 f831 	bl	8001680 <Error_Handler>
  }
}
 800161e:	bf00      	nop
 8001620:	3768      	adds	r7, #104	; 0x68
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
	...

08001628 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	460b      	mov	r3, r1
 8001632:	807b      	strh	r3, [r7, #2]

		/* start the DMA again */
		printf("Size %d\n", Size);
 8001634:	887b      	ldrh	r3, [r7, #2]
 8001636:	4619      	mov	r1, r3
 8001638:	480b      	ldr	r0, [pc, #44]	; (8001668 <HAL_UARTEx_RxEventCallback+0x40>)
 800163a:	f008 fb67 	bl	8009d0c <iprintf>
		printf(RxBuffer);
 800163e:	480b      	ldr	r0, [pc, #44]	; (800166c <HAL_UARTEx_RxEventCallback+0x44>)
 8001640:	f008 fb64 	bl	8009d0c <iprintf>
		printf("Received\n");
 8001644:	480a      	ldr	r0, [pc, #40]	; (8001670 <HAL_UARTEx_RxEventCallback+0x48>)
 8001646:	f008 fbe7 	bl	8009e18 <puts>
		process_command_string(RxBuffer, &global_command, global_args);
 800164a:	4a0a      	ldr	r2, [pc, #40]	; (8001674 <HAL_UARTEx_RxEventCallback+0x4c>)
 800164c:	490a      	ldr	r1, [pc, #40]	; (8001678 <HAL_UARTEx_RxEventCallback+0x50>)
 800164e:	4807      	ldr	r0, [pc, #28]	; (800166c <HAL_UARTEx_RxEventCallback+0x44>)
 8001650:	f7ff fc4e 	bl	8000ef0 <process_command_string>
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, (uint8_t *) RxBuffer, RX_BFR_SIZE);
 8001654:	2240      	movs	r2, #64	; 0x40
 8001656:	4905      	ldr	r1, [pc, #20]	; (800166c <HAL_UARTEx_RxEventCallback+0x44>)
 8001658:	4808      	ldr	r0, [pc, #32]	; (800167c <HAL_UARTEx_RxEventCallback+0x54>)
 800165a:	f007 fd1e 	bl	800909a <HAL_UARTEx_ReceiveToIdle_IT>
		//__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);

}
 800165e:	bf00      	nop
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	0800cd68 	.word	0x0800cd68
 800166c:	200002a4 	.word	0x200002a4
 8001670:	0800cd74 	.word	0x0800cd74
 8001674:	200002e8 	.word	0x200002e8
 8001678:	200002e4 	.word	0x200002e4
 800167c:	200004a0 	.word	0x200004a0

08001680 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001684:	b672      	cpsid	i
}
 8001686:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001688:	e7fe      	b.n	8001688 <Error_Handler+0x8>

0800168a <EnableChip>:
/**
  * @brief Turn MAX2870 PLL on
  * By setting CE pin high
  * @retval
  */
void EnableChip(){
 800168a:	b580      	push	{r7, lr}
 800168c:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 800168e:	2201      	movs	r2, #1
 8001690:	2104      	movs	r1, #4
 8001692:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001696:	f003 f80d 	bl	80046b4 <HAL_GPIO_WritePin>
}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}

0800169e <EnableRFOutput>:

void DisableChip(){
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
}

void EnableRFOutput(){
 800169e:	b580      	push	{r7, lr}
 80016a0:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 80016a2:	2201      	movs	r2, #1
 80016a4:	2108      	movs	r1, #8
 80016a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016aa:	f003 f803 	bl	80046b4 <HAL_GPIO_WritePin>
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
	...

080016b4 <print_registers>:

void DisableRFOutput(){
 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
}

void print_registers(){
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
	printf("reg0: %x\n", reg0);
 80016b8:	4b12      	ldr	r3, [pc, #72]	; (8001704 <print_registers+0x50>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4619      	mov	r1, r3
 80016be:	4812      	ldr	r0, [pc, #72]	; (8001708 <print_registers+0x54>)
 80016c0:	f008 fb24 	bl	8009d0c <iprintf>
	printf("reg1: %x\n", reg1);
 80016c4:	4b11      	ldr	r3, [pc, #68]	; (800170c <print_registers+0x58>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4619      	mov	r1, r3
 80016ca:	4811      	ldr	r0, [pc, #68]	; (8001710 <print_registers+0x5c>)
 80016cc:	f008 fb1e 	bl	8009d0c <iprintf>
	printf("reg2: %x\n", reg2);
 80016d0:	4b10      	ldr	r3, [pc, #64]	; (8001714 <print_registers+0x60>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4619      	mov	r1, r3
 80016d6:	4810      	ldr	r0, [pc, #64]	; (8001718 <print_registers+0x64>)
 80016d8:	f008 fb18 	bl	8009d0c <iprintf>
	printf("reg3: %x\n", reg3);
 80016dc:	4b0f      	ldr	r3, [pc, #60]	; (800171c <print_registers+0x68>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4619      	mov	r1, r3
 80016e2:	480f      	ldr	r0, [pc, #60]	; (8001720 <print_registers+0x6c>)
 80016e4:	f008 fb12 	bl	8009d0c <iprintf>
	printf("reg4: %x\n", reg4);
 80016e8:	4b0e      	ldr	r3, [pc, #56]	; (8001724 <print_registers+0x70>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4619      	mov	r1, r3
 80016ee:	480e      	ldr	r0, [pc, #56]	; (8001728 <print_registers+0x74>)
 80016f0:	f008 fb0c 	bl	8009d0c <iprintf>
	printf("reg5: %x\n", reg5);
 80016f4:	4b0d      	ldr	r3, [pc, #52]	; (800172c <print_registers+0x78>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4619      	mov	r1, r3
 80016fa:	480d      	ldr	r0, [pc, #52]	; (8001730 <print_registers+0x7c>)
 80016fc:	f008 fb06 	bl	8009d0c <iprintf>
}
 8001700:	bf00      	nop
 8001702:	bd80      	pop	{r7, pc}
 8001704:	20000350 	.word	0x20000350
 8001708:	0800cd80 	.word	0x0800cd80
 800170c:	20000354 	.word	0x20000354
 8001710:	0800cd8c 	.word	0x0800cd8c
 8001714:	20000358 	.word	0x20000358
 8001718:	0800cd98 	.word	0x0800cd98
 800171c:	2000035c 	.word	0x2000035c
 8001720:	0800cda4 	.word	0x0800cda4
 8001724:	20000360 	.word	0x20000360
 8001728:	0800cdb0 	.word	0x0800cdb0
 800172c:	20000364 	.word	0x20000364
 8001730:	0800cdbc 	.word	0x0800cdbc

08001734 <setDIVA>:
	uint32_t SHDN_BIT = 1 << 5;
	write_reg(reg2 & ~(SHDN_BIT));
}

// permitted n values: 1, 2, 4, 8, 16, 32, 64, 128
void setDIVA(uint8_t n){
 8001734:	b580      	push	{r7, lr}
 8001736:	b086      	sub	sp, #24
 8001738:	af00      	add	r7, sp, #0
 800173a:	4603      	mov	r3, r0
 800173c:	71fb      	strb	r3, [r7, #7]
	uint32_t diva_value = 0;
 800173e:	2300      	movs	r3, #0
 8001740:	617b      	str	r3, [r7, #20]
	//sets DIVA to 111
	switch (n){
 8001742:	79fb      	ldrb	r3, [r7, #7]
 8001744:	2b80      	cmp	r3, #128	; 0x80
 8001746:	d04e      	beq.n	80017e6 <setDIVA+0xb2>
 8001748:	2b80      	cmp	r3, #128	; 0x80
 800174a:	dc7e      	bgt.n	800184a <setDIVA+0x116>
 800174c:	2b20      	cmp	r3, #32
 800174e:	dc47      	bgt.n	80017e0 <setDIVA+0xac>
 8001750:	2b00      	cmp	r3, #0
 8001752:	dd7a      	ble.n	800184a <setDIVA+0x116>
 8001754:	3b01      	subs	r3, #1
 8001756:	2b1f      	cmp	r3, #31
 8001758:	d877      	bhi.n	800184a <setDIVA+0x116>
 800175a:	a201      	add	r2, pc, #4	; (adr r2, 8001760 <setDIVA+0x2c>)
 800175c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001760:	0800181f 	.word	0x0800181f
 8001764:	08001817 	.word	0x08001817
 8001768:	0800184b 	.word	0x0800184b
 800176c:	0800180f 	.word	0x0800180f
 8001770:	0800184b 	.word	0x0800184b
 8001774:	0800184b 	.word	0x0800184b
 8001778:	0800184b 	.word	0x0800184b
 800177c:	08001807 	.word	0x08001807
 8001780:	0800184b 	.word	0x0800184b
 8001784:	0800184b 	.word	0x0800184b
 8001788:	0800184b 	.word	0x0800184b
 800178c:	0800184b 	.word	0x0800184b
 8001790:	0800184b 	.word	0x0800184b
 8001794:	0800184b 	.word	0x0800184b
 8001798:	0800184b 	.word	0x0800184b
 800179c:	080017ff 	.word	0x080017ff
 80017a0:	0800184b 	.word	0x0800184b
 80017a4:	0800184b 	.word	0x0800184b
 80017a8:	0800184b 	.word	0x0800184b
 80017ac:	0800184b 	.word	0x0800184b
 80017b0:	0800184b 	.word	0x0800184b
 80017b4:	0800184b 	.word	0x0800184b
 80017b8:	0800184b 	.word	0x0800184b
 80017bc:	0800184b 	.word	0x0800184b
 80017c0:	0800184b 	.word	0x0800184b
 80017c4:	0800184b 	.word	0x0800184b
 80017c8:	0800184b 	.word	0x0800184b
 80017cc:	0800184b 	.word	0x0800184b
 80017d0:	0800184b 	.word	0x0800184b
 80017d4:	0800184b 	.word	0x0800184b
 80017d8:	0800184b 	.word	0x0800184b
 80017dc:	080017f7 	.word	0x080017f7
 80017e0:	2b40      	cmp	r3, #64	; 0x40
 80017e2:	d004      	beq.n	80017ee <setDIVA+0xba>
		case 1:
			diva_value = 0b000 << 20;
			break;
		default:
			// do not set diva mask
			return;
 80017e4:	e031      	b.n	800184a <setDIVA+0x116>
			diva_value = 0b111 << 20;
 80017e6:	f44f 03e0 	mov.w	r3, #7340032	; 0x700000
 80017ea:	617b      	str	r3, [r7, #20]
			break;
 80017ec:	e01a      	b.n	8001824 <setDIVA+0xf0>
			diva_value = 0b110 << 20;
 80017ee:	f44f 03c0 	mov.w	r3, #6291456	; 0x600000
 80017f2:	617b      	str	r3, [r7, #20]
			break;
 80017f4:	e016      	b.n	8001824 <setDIVA+0xf0>
			diva_value = 0b101 << 20;
 80017f6:	f44f 03a0 	mov.w	r3, #5242880	; 0x500000
 80017fa:	617b      	str	r3, [r7, #20]
			break;
 80017fc:	e012      	b.n	8001824 <setDIVA+0xf0>
			diva_value = 0b100 << 20;
 80017fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001802:	617b      	str	r3, [r7, #20]
			break;
 8001804:	e00e      	b.n	8001824 <setDIVA+0xf0>
			diva_value = 0b011 << 20;
 8001806:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 800180a:	617b      	str	r3, [r7, #20]
			break;
 800180c:	e00a      	b.n	8001824 <setDIVA+0xf0>
			diva_value = 0b010 << 20;
 800180e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001812:	617b      	str	r3, [r7, #20]
			break;
 8001814:	e006      	b.n	8001824 <setDIVA+0xf0>
			diva_value = 0b001 << 20;
 8001816:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800181a:	617b      	str	r3, [r7, #20]
			break;
 800181c:	e002      	b.n	8001824 <setDIVA+0xf0>
			diva_value = 0b000 << 20;
 800181e:	2300      	movs	r3, #0
 8001820:	617b      	str	r3, [r7, #20]
			break;
 8001822:	bf00      	nop
			break;
	}
	uint32_t DIVA_MASK = 0b111 << 20;
 8001824:	f44f 03e0 	mov.w	r3, #7340032	; 0x700000
 8001828:	613b      	str	r3, [r7, #16]
	uint32_t new_reg4 = reg4 & ~(DIVA_MASK);
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	43da      	mvns	r2, r3
 800182e:	4b09      	ldr	r3, [pc, #36]	; (8001854 <setDIVA+0x120>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4013      	ands	r3, r2
 8001834:	60fb      	str	r3, [r7, #12]
	uint32_t newnewreg4 = new_reg4 | ((diva_value)&DIVA_MASK);
 8001836:	697a      	ldr	r2, [r7, #20]
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	4013      	ands	r3, r2
 800183c:	68fa      	ldr	r2, [r7, #12]
 800183e:	4313      	orrs	r3, r2
 8001840:	60bb      	str	r3, [r7, #8]
	write_reg(newnewreg4);
 8001842:	68b8      	ldr	r0, [r7, #8]
 8001844:	f000 f970 	bl	8001b28 <write_reg>
 8001848:	e000      	b.n	800184c <setDIVA+0x118>
			return;
 800184a:	bf00      	nop
}
 800184c:	3718      	adds	r7, #24
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	20000360 	.word	0x20000360

08001858 <setRFA_PWR>:

//00, 01, 02, 03
void setRFA_PWR(uint8_t rfa_pwr){
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
 800185e:	4603      	mov	r3, r0
 8001860:	71fb      	strb	r3, [r7, #7]
	if (rfa_pwr > 4 || rfa_pwr < 0){
 8001862:	79fb      	ldrb	r3, [r7, #7]
 8001864:	2b04      	cmp	r3, #4
 8001866:	d813      	bhi.n	8001890 <setRFA_PWR+0x38>
		return;//invalid value
	}
	// bits 4 and 3
	uint32_t RFA_PWR_MASK = 0b11 << 3;
 8001868:	2318      	movs	r3, #24
 800186a:	617b      	str	r3, [r7, #20]
	// set bits to zero
	uint32_t newreg4 = reg4 & ~(RFA_PWR_MASK);
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	43da      	mvns	r2, r3
 8001870:	4b09      	ldr	r3, [pc, #36]	; (8001898 <setRFA_PWR+0x40>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4013      	ands	r3, r2
 8001876:	613b      	str	r3, [r7, #16]
	uint32_t newnewreg4 = newreg4 | ((rfa_pwr << 3)&RFA_PWR_MASK);
 8001878:	79fb      	ldrb	r3, [r7, #7]
 800187a:	00db      	lsls	r3, r3, #3
 800187c:	461a      	mov	r2, r3
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	4013      	ands	r3, r2
 8001882:	693a      	ldr	r2, [r7, #16]
 8001884:	4313      	orrs	r3, r2
 8001886:	60fb      	str	r3, [r7, #12]
	write_reg(newnewreg4);
 8001888:	68f8      	ldr	r0, [r7, #12]
 800188a:	f000 f94d 	bl	8001b28 <write_reg>
 800188e:	e000      	b.n	8001892 <setRFA_PWR+0x3a>
		return;//invalid value
 8001890:	bf00      	nop
}
 8001892:	3718      	adds	r7, #24
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	20000360 	.word	0x20000360

0800189c <setN>:

void setN(uint16_t N){
 800189c:	b580      	push	{r7, lr}
 800189e:	b086      	sub	sp, #24
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4603      	mov	r3, r0
 80018a4:	80fb      	strh	r3, [r7, #6]
	// bits 4 and 3
	uint32_t N_MASK = 0xFFFF << 15;
 80018a6:	4b0b      	ldr	r3, [pc, #44]	; (80018d4 <setN+0x38>)
 80018a8:	617b      	str	r3, [r7, #20]
	// set bits to zero
	uint32_t newreg0 = reg0 & ~(N_MASK);
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	43da      	mvns	r2, r3
 80018ae:	4b0a      	ldr	r3, [pc, #40]	; (80018d8 <setN+0x3c>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4013      	ands	r3, r2
 80018b4:	613b      	str	r3, [r7, #16]
	uint32_t newnewreg0 = newreg0 | ((N << 15)&N_MASK);
 80018b6:	88fb      	ldrh	r3, [r7, #6]
 80018b8:	03db      	lsls	r3, r3, #15
 80018ba:	461a      	mov	r2, r3
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	4013      	ands	r3, r2
 80018c0:	693a      	ldr	r2, [r7, #16]
 80018c2:	4313      	orrs	r3, r2
 80018c4:	60fb      	str	r3, [r7, #12]
	write_reg(newnewreg0);
 80018c6:	68f8      	ldr	r0, [r7, #12]
 80018c8:	f000 f92e 	bl	8001b28 <write_reg>
}
 80018cc:	bf00      	nop
 80018ce:	3718      	adds	r7, #24
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	7fff8000 	.word	0x7fff8000
 80018d8:	20000350 	.word	0x20000350

080018dc <setR>:

void setR(uint16_t R){
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	80fb      	strh	r3, [r7, #6]
	// bits 4 and 3
	uint32_t R_MASK = 0xFFC << 12;
 80018e6:	4b0b      	ldr	r3, [pc, #44]	; (8001914 <setR+0x38>)
 80018e8:	617b      	str	r3, [r7, #20]
	// set bits to zero
	uint32_t newreg2 = reg2 & ~(R_MASK);
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	43da      	mvns	r2, r3
 80018ee:	4b0a      	ldr	r3, [pc, #40]	; (8001918 <setR+0x3c>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4013      	ands	r3, r2
 80018f4:	613b      	str	r3, [r7, #16]
	uint32_t newnewreg2 = newreg2 | ((R << 14)&R_MASK);
 80018f6:	88fb      	ldrh	r3, [r7, #6]
 80018f8:	039b      	lsls	r3, r3, #14
 80018fa:	461a      	mov	r2, r3
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	4013      	ands	r3, r2
 8001900:	693a      	ldr	r2, [r7, #16]
 8001902:	4313      	orrs	r3, r2
 8001904:	60fb      	str	r3, [r7, #12]
	write_reg(newnewreg2);
 8001906:	68f8      	ldr	r0, [r7, #12]
 8001908:	f000 f90e 	bl	8001b28 <write_reg>
}
 800190c:	bf00      	nop
 800190e:	3718      	adds	r7, #24
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	00ffc000 	.word	0x00ffc000
 8001918:	20000358 	.word	0x20000358

0800191c <setIntegerMode>:

void enableRFA(){
	write_reg(reg4 | (1<<5));
}

void setIntegerMode(){
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
	write_reg(reg0 | (1<<31));
 8001920:	4b04      	ldr	r3, [pc, #16]	; (8001934 <setIntegerMode+0x18>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001928:	4618      	mov	r0, r3
 800192a:	f000 f8fd 	bl	8001b28 <write_reg>
}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	20000350 	.word	0x20000350

08001938 <set_requested_frequency>:
	DIVA/=2;
	sweep_N(1500, 3000, 1);
}

// freq is in MHz
void set_requested_frequency(uint32_t freq){
 8001938:	b580      	push	{r7, lr}
 800193a:	b08a      	sub	sp, #40	; 0x28
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
	// first determine required DIVA value
	float divided_by_235 = freq/23.5;
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	f7fe fdc7 	bl	80004d4 <__aeabi_ui2d>
 8001946:	f04f 0200 	mov.w	r2, #0
 800194a:	4b2f      	ldr	r3, [pc, #188]	; (8001a08 <set_requested_frequency+0xd0>)
 800194c:	f7fe ff66 	bl	800081c <__aeabi_ddiv>
 8001950:	4602      	mov	r2, r0
 8001952:	460b      	mov	r3, r1
 8001954:	4610      	mov	r0, r2
 8001956:	4619      	mov	r1, r3
 8001958:	f7ff f90e 	bl	8000b78 <__aeabi_d2f>
 800195c:	4603      	mov	r3, r0
 800195e:	61fb      	str	r3, [r7, #28]
	float band = log2(divided_by_235);
 8001960:	69f8      	ldr	r0, [r7, #28]
 8001962:	f7fe fdd9 	bl	8000518 <__aeabi_f2d>
 8001966:	4602      	mov	r2, r0
 8001968:	460b      	mov	r3, r1
 800196a:	ec43 2b10 	vmov	d0, r2, r3
 800196e:	f00a ff53 	bl	800c818 <log>
 8001972:	ec51 0b10 	vmov	r0, r1, d0
 8001976:	a322      	add	r3, pc, #136	; (adr r3, 8001a00 <set_requested_frequency+0xc8>)
 8001978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800197c:	f7fe ff4e 	bl	800081c <__aeabi_ddiv>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	4610      	mov	r0, r2
 8001986:	4619      	mov	r1, r3
 8001988:	f7ff f8f6 	bl	8000b78 <__aeabi_d2f>
 800198c:	4603      	mov	r3, r0
 800198e:	61bb      	str	r3, [r7, #24]
	uint32_t band_i = band;
 8001990:	edd7 7a06 	vldr	s15, [r7, #24]
 8001994:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001998:	ee17 3a90 	vmov	r3, s15
 800199c:	617b      	str	r3, [r7, #20]
	uint32_t DIVA_caluclated = 128>>band_i;
 800199e:	2280      	movs	r2, #128	; 0x80
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	fa42 f303 	asr.w	r3, r2, r3
 80019a6:	613b      	str	r3, [r7, #16]

	uint32_t R_value = 1;
 80019a8:	2301      	movs	r3, #1
 80019aa:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t N_1MHZ_step = 1;
 80019ac:	2301      	movs	r3, #1
 80019ae:	623b      	str	r3, [r7, #32]
	if (DIVA_caluclated<32){
 80019b0:	693b      	ldr	r3, [r7, #16]
 80019b2:	2b1f      	cmp	r3, #31
 80019b4:	d804      	bhi.n	80019c0 <set_requested_frequency+0x88>
		R_value = 32/DIVA_caluclated;
 80019b6:	2220      	movs	r2, #32
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80019be:	627b      	str	r3, [r7, #36]	; 0x24
	}
	if (DIVA_caluclated>32){
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	2b20      	cmp	r3, #32
 80019c4:	d902      	bls.n	80019cc <set_requested_frequency+0x94>
		N_1MHZ_step = DIVA_caluclated/32;
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	095b      	lsrs	r3, r3, #5
 80019ca:	623b      	str	r3, [r7, #32]
	}
	uint32_t N_value = N_1MHZ_step * freq;
 80019cc:	6a3b      	ldr	r3, [r7, #32]
 80019ce:	687a      	ldr	r2, [r7, #4]
 80019d0:	fb02 f303 	mul.w	r3, r2, r3
 80019d4:	60fb      	str	r3, [r7, #12]
	//printf("%d\n", DIVA_caluclated);
	//printf("R: %d\n", R_value);
	//printf("N: %d\n", N_value);
	setN(N_value);
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	b29b      	uxth	r3, r3
 80019da:	4618      	mov	r0, r3
 80019dc:	f7ff ff5e 	bl	800189c <setN>
	setDIVA(DIVA_caluclated);
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff fea5 	bl	8001734 <setDIVA>
	setR(R_value);
 80019ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7ff ff74 	bl	80018dc <setR>
	program_PLL();
 80019f4:	f000 f8de 	bl	8001bb4 <program_PLL>
}
 80019f8:	bf00      	nop
 80019fa:	3728      	adds	r7, #40	; 0x28
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	fefa39ef 	.word	0xfefa39ef
 8001a04:	3fe62e42 	.word	0x3fe62e42
 8001a08:	40378000 	.word	0x40378000

08001a0c <init_PLL>:
}
/**
  * @brief Initialize chip as specified in datasheet
  * @retval GPIO_PinState Lock Detect
  */
void init_PLL(){
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
	// Zapis registrov default hodnotami
	write_reg(default_reg5);
 8001a10:	4b21      	ldr	r3, [pc, #132]	; (8001a98 <init_PLL+0x8c>)
 8001a12:	4618      	mov	r0, r3
 8001a14:	f000 f888 	bl	8001b28 <write_reg>
	// disable RF outputs
	write_reg(default_reg4 & ~((1 << 5) | (1<<8)));
 8001a18:	4b20      	ldr	r3, [pc, #128]	; (8001a9c <init_PLL+0x90>)
 8001a1a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f000 f882 	bl	8001b28 <write_reg>
	write_reg(default_reg3);
 8001a24:	230b      	movs	r3, #11
 8001a26:	4618      	mov	r0, r3
 8001a28:	f000 f87e 	bl	8001b28 <write_reg>
	write_reg(default_reg2);
 8001a2c:	f244 0342 	movw	r3, #16450	; 0x4042
 8001a30:	4618      	mov	r0, r3
 8001a32:	f000 f879 	bl	8001b28 <write_reg>
	write_reg(default_reg1);
 8001a36:	4b1a      	ldr	r3, [pc, #104]	; (8001aa0 <init_PLL+0x94>)
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f000 f875 	bl	8001b28 <write_reg>
	write_reg(default_reg0);
 8001a3e:	f44f 03fa 	mov.w	r3, #8192000	; 0x7d0000
 8001a42:	4618      	mov	r0, r3
 8001a44:	f000 f870 	bl	8001b28 <write_reg>
	program_PLL();
 8001a48:	f000 f8b4 	bl	8001bb4 <program_PLL>
	// 20 ms between writes as specified in datasheet
	HAL_Delay(20);
 8001a4c:	2014      	movs	r0, #20
 8001a4e:	f000 fe99 	bl	8002784 <HAL_Delay>
	write_reg(default_reg5);
 8001a52:	4b11      	ldr	r3, [pc, #68]	; (8001a98 <init_PLL+0x8c>)
 8001a54:	4618      	mov	r0, r3
 8001a56:	f000 f867 	bl	8001b28 <write_reg>
	write_reg(default_reg4 & ~((1 << 5) | (1<<8)));
 8001a5a:	4b10      	ldr	r3, [pc, #64]	; (8001a9c <init_PLL+0x90>)
 8001a5c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001a60:	4618      	mov	r0, r3
 8001a62:	f000 f861 	bl	8001b28 <write_reg>
	write_reg(default_reg3);
 8001a66:	230b      	movs	r3, #11
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f000 f85d 	bl	8001b28 <write_reg>
	write_reg(default_reg2);
 8001a6e:	f244 0342 	movw	r3, #16450	; 0x4042
 8001a72:	4618      	mov	r0, r3
 8001a74:	f000 f858 	bl	8001b28 <write_reg>
	write_reg(default_reg1);
 8001a78:	4b09      	ldr	r3, [pc, #36]	; (8001aa0 <init_PLL+0x94>)
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f000 f854 	bl	8001b28 <write_reg>
	write_reg(default_reg0);
 8001a80:	f44f 03fa 	mov.w	r3, #8192000	; 0x7d0000
 8001a84:	4618      	mov	r0, r3
 8001a86:	f000 f84f 	bl	8001b28 <write_reg>
	program_PLL();
 8001a8a:	f000 f893 	bl	8001bb4 <program_PLL>
	HAL_Delay(20);
 8001a8e:	2014      	movs	r0, #20
 8001a90:	f000 fe78 	bl	8002784 <HAL_Delay>
}
 8001a94:	bf00      	nop
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	00400005 	.word	0x00400005
 8001a9c:	6180b23c 	.word	0x6180b23c
 8001aa0:	2000fff9 	.word	0x2000fff9

08001aa4 <write_regs_SOFT>:

void write_regs_SOFT(){
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b086      	sub	sp, #24
 8001aa8:	af00      	add	r7, sp, #0
	//write registers as specified in MAX emulator
	uint32_t reg0 = 0x80320000;
 8001aaa:	4b12      	ldr	r3, [pc, #72]	; (8001af4 <write_regs_SOFT+0x50>)
 8001aac:	617b      	str	r3, [r7, #20]
	uint32_t reg1 = 0x80033E81;
 8001aae:	4b12      	ldr	r3, [pc, #72]	; (8001af8 <write_regs_SOFT+0x54>)
 8001ab0:	613b      	str	r3, [r7, #16]
	uint32_t reg2 = 0x0C004042;
 8001ab2:	4b12      	ldr	r3, [pc, #72]	; (8001afc <write_regs_SOFT+0x58>)
 8001ab4:	60fb      	str	r3, [r7, #12]
	uint32_t reg3 = 0x00000133;
 8001ab6:	f240 1333 	movw	r3, #307	; 0x133
 8001aba:	60bb      	str	r3, [r7, #8]
	uint32_t reg4 = 0x629802FC;
 8001abc:	4b10      	ldr	r3, [pc, #64]	; (8001b00 <write_regs_SOFT+0x5c>)
 8001abe:	607b      	str	r3, [r7, #4]
	uint32_t reg5 = 0x00400005;
 8001ac0:	4b10      	ldr	r3, [pc, #64]	; (8001b04 <write_regs_SOFT+0x60>)
 8001ac2:	603b      	str	r3, [r7, #0]
	write_reg(reg5);
 8001ac4:	6838      	ldr	r0, [r7, #0]
 8001ac6:	f000 f82f 	bl	8001b28 <write_reg>
	write_reg(reg4);
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f000 f82c 	bl	8001b28 <write_reg>
	write_reg(reg3);
 8001ad0:	68b8      	ldr	r0, [r7, #8]
 8001ad2:	f000 f829 	bl	8001b28 <write_reg>
	write_reg(reg2);
 8001ad6:	68f8      	ldr	r0, [r7, #12]
 8001ad8:	f000 f826 	bl	8001b28 <write_reg>
	write_reg(reg1);
 8001adc:	6938      	ldr	r0, [r7, #16]
 8001ade:	f000 f823 	bl	8001b28 <write_reg>
	write_reg(reg0);
 8001ae2:	6978      	ldr	r0, [r7, #20]
 8001ae4:	f000 f820 	bl	8001b28 <write_reg>
	program_PLL();
 8001ae8:	f000 f864 	bl	8001bb4 <program_PLL>
}
 8001aec:	bf00      	nop
 8001aee:	3718      	adds	r7, #24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	80320000 	.word	0x80320000
 8001af8:	80033e81 	.word	0x80033e81
 8001afc:	0c004042 	.word	0x0c004042
 8001b00:	629802fc 	.word	0x629802fc
 8001b04:	00400005 	.word	0x00400005

08001b08 <swap_words>:

// big endian to little endian for 32bits
uint32_t swap_words(uint32_t rozumne){
 8001b08:	b480      	push	{r7}
 8001b0a:	b085      	sub	sp, #20
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
	uint32_t swapped = (rozumne >> 16) | (rozumne << 16);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	ea4f 4333 	mov.w	r3, r3, ror #16
 8001b16:	60fb      	str	r3, [r7, #12]
	return swapped;
 8001b18:	68fb      	ldr	r3, [r7, #12]
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3714      	adds	r7, #20
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
	...

08001b28 <write_reg>:

// preforms write to register
uint8_t write_reg(uint32_t data){
 8001b28:	b480      	push	{r7}
 8001b2a:	b085      	sub	sp, #20
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
	// determine register address
	uint32_t reg_addr = data & 0b111;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	f003 0307 	and.w	r3, r3, #7
 8001b36:	60fb      	str	r3, [r7, #12]

	switch (reg_addr){
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	2b05      	cmp	r3, #5
 8001b3c:	d826      	bhi.n	8001b8c <write_reg+0x64>
 8001b3e:	a201      	add	r2, pc, #4	; (adr r2, 8001b44 <write_reg+0x1c>)
 8001b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b44:	08001b5d 	.word	0x08001b5d
 8001b48:	08001b65 	.word	0x08001b65
 8001b4c:	08001b6d 	.word	0x08001b6d
 8001b50:	08001b75 	.word	0x08001b75
 8001b54:	08001b7d 	.word	0x08001b7d
 8001b58:	08001b85 	.word	0x08001b85
			case 0:
				reg0 = data;
 8001b5c:	4a0f      	ldr	r2, [pc, #60]	; (8001b9c <write_reg+0x74>)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6013      	str	r3, [r2, #0]
				break;
 8001b62:	e015      	b.n	8001b90 <write_reg+0x68>
			case 1:
				reg1 = data;
 8001b64:	4a0e      	ldr	r2, [pc, #56]	; (8001ba0 <write_reg+0x78>)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6013      	str	r3, [r2, #0]
				break;
 8001b6a:	e011      	b.n	8001b90 <write_reg+0x68>
			case 2:
				reg2 = data;
 8001b6c:	4a0d      	ldr	r2, [pc, #52]	; (8001ba4 <write_reg+0x7c>)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6013      	str	r3, [r2, #0]
				break;
 8001b72:	e00d      	b.n	8001b90 <write_reg+0x68>
			case 3:
				reg3 = data;
 8001b74:	4a0c      	ldr	r2, [pc, #48]	; (8001ba8 <write_reg+0x80>)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6013      	str	r3, [r2, #0]
				break;
 8001b7a:	e009      	b.n	8001b90 <write_reg+0x68>
			case 4:
				reg4 = data;
 8001b7c:	4a0b      	ldr	r2, [pc, #44]	; (8001bac <write_reg+0x84>)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6013      	str	r3, [r2, #0]
				break;
 8001b82:	e005      	b.n	8001b90 <write_reg+0x68>
			case 5:
				reg5 = data;
 8001b84:	4a0a      	ldr	r2, [pc, #40]	; (8001bb0 <write_reg+0x88>)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6013      	str	r3, [r2, #0]
				break;
 8001b8a:	e001      	b.n	8001b90 <write_reg+0x68>
			default:
				// invalid address
				return 1;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e7ff      	b.n	8001b90 <write_reg+0x68>
				break;
	}
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3714      	adds	r7, #20
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr
 8001b9c:	20000350 	.word	0x20000350
 8001ba0:	20000354 	.word	0x20000354
 8001ba4:	20000358 	.word	0x20000358
 8001ba8:	2000035c 	.word	0x2000035c
 8001bac:	20000360 	.word	0x20000360
 8001bb0:	20000364 	.word	0x20000364

08001bb4 <program_PLL>:

// sends all registers to PLL
void program_PLL(){
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
	write_to_PLL(reg5);
 8001bb8:	4b0f      	ldr	r3, [pc, #60]	; (8001bf8 <program_PLL+0x44>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f000 f827 	bl	8001c10 <write_to_PLL>
	write_to_PLL(reg4);
 8001bc2:	4b0e      	ldr	r3, [pc, #56]	; (8001bfc <program_PLL+0x48>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f000 f822 	bl	8001c10 <write_to_PLL>
	write_to_PLL(reg3);
 8001bcc:	4b0c      	ldr	r3, [pc, #48]	; (8001c00 <program_PLL+0x4c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f000 f81d 	bl	8001c10 <write_to_PLL>
	write_to_PLL(reg2);
 8001bd6:	4b0b      	ldr	r3, [pc, #44]	; (8001c04 <program_PLL+0x50>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f000 f818 	bl	8001c10 <write_to_PLL>
	write_to_PLL(reg1);
 8001be0:	4b09      	ldr	r3, [pc, #36]	; (8001c08 <program_PLL+0x54>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4618      	mov	r0, r3
 8001be6:	f000 f813 	bl	8001c10 <write_to_PLL>
	write_to_PLL(reg0);
 8001bea:	4b08      	ldr	r3, [pc, #32]	; (8001c0c <program_PLL+0x58>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f000 f80e 	bl	8001c10 <write_to_PLL>
}
 8001bf4:	bf00      	nop
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	20000364 	.word	0x20000364
 8001bfc:	20000360 	.word	0x20000360
 8001c00:	2000035c 	.word	0x2000035c
 8001c04:	20000358 	.word	0x20000358
 8001c08:	20000354 	.word	0x20000354
 8001c0c:	20000350 	.word	0x20000350

08001c10 <write_to_PLL>:

uint8_t write_to_PLL(uint32_t data){
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
	// endianness swap
	uint32_t swapped_data = swap_words(data);
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f7ff ff75 	bl	8001b08 <swap_words>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	60bb      	str	r3, [r7, #8]
	uint16_t* pData = (uint16_t*)&swapped_data;
 8001c22:	f107 0308 	add.w	r3, r7, #8
 8001c26:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001c28:	2200      	movs	r2, #0
 8001c2a:	2110      	movs	r1, #16
 8001c2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c30:	f002 fd40 	bl	80046b4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001c34:	2001      	movs	r0, #1
 8001c36:	f000 fda5 	bl	8002784 <HAL_Delay>
	//HAL_StatusTypeDef result =  HAL_SPI_Transmit(&hspi1, (uint8_t*)pData, 2, 1000);
	HAL_SPI_Transmit_DMA(&hspi1, (uint8_t*)pData, 2);
 8001c3a:	2202      	movs	r2, #2
 8001c3c:	68f9      	ldr	r1, [r7, #12]
 8001c3e:	4808      	ldr	r0, [pc, #32]	; (8001c60 <write_to_PLL+0x50>)
 8001c40:	f004 fa5a 	bl	80060f8 <HAL_SPI_Transmit_DMA>
	//printf("SPI Transmit result: %x\n", result);
	HAL_Delay(1);
 8001c44:	2001      	movs	r0, #1
 8001c46:	f000 fd9d 	bl	8002784 <HAL_Delay>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	2110      	movs	r1, #16
 8001c4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c52:	f002 fd2f 	bl	80046b4 <HAL_GPIO_WritePin>

	return 0;
 8001c56:	2300      	movs	r3, #0
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3710      	adds	r7, #16
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	2000038c 	.word	0x2000038c

08001c64 <SoftUartGpioReadPin>:
// For timing division
__IO  uint8_t 		SU_Timer=0;

// Read RX single Pin Value
GPIO_PinState SoftUartGpioReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	807b      	strh	r3, [r7, #2]
	return HAL_GPIO_ReadPin(GPIOx,GPIO_Pin);
 8001c70:	887b      	ldrh	r3, [r7, #2]
 8001c72:	4619      	mov	r1, r3
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	f002 fd05 	bl	8004684 <HAL_GPIO_ReadPin>
 8001c7a:	4603      	mov	r3, r0
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3708      	adds	r7, #8
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <SoftUartGpioWritePin>:

// Write TX single Pin Value
void SoftUartGpioWritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	807b      	strh	r3, [r7, #2]
 8001c90:	4613      	mov	r3, r2
 8001c92:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(GPIOx,GPIO_Pin,PinState);
 8001c94:	787a      	ldrb	r2, [r7, #1]
 8001c96:	887b      	ldrh	r3, [r7, #2]
 8001c98:	4619      	mov	r1, r3
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f002 fd0a 	bl	80046b4 <HAL_GPIO_WritePin>
}
 8001ca0:	bf00      	nop
 8001ca2:	3708      	adds	r7, #8
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}

08001ca8 <SoftUartTransmitBit>:
	return SoftUart_OK;
}

// Send one bit to TX pin
void SoftUartTransmitBit(SoftUart_S *SU,uint8_t Bit0_1)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	70fb      	strb	r3, [r7, #3]
	SoftUartGpioWritePin(SU->TxPort,SU->TxPin,(GPIO_PinState)Bit0_1);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6918      	ldr	r0, [r3, #16]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	8a9b      	ldrh	r3, [r3, #20]
 8001cbc:	78fa      	ldrb	r2, [r7, #3]
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	f7ff ffe0 	bl	8001c84 <SoftUartGpioWritePin>
}
 8001cc4:	bf00      	nop
 8001cc6:	3708      	adds	r7, #8
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}

08001ccc <SoftUartTxProcess>:
	return SoftUart_OK;
}

// Soft Uart Transmit Data Process
void SoftUartTxProcess(SoftUart_S *SU)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b082      	sub	sp, #8
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
	if(SU->TxEnable)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	785b      	ldrb	r3, [r3, #1]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d066      	beq.n	8001daa <SoftUartTxProcess+0xde>
	{
		// Start
		if(SU->TxBitCounter==0)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	791b      	ldrb	r3, [r3, #4]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d110      	bne.n	8001d06 <SoftUartTxProcess+0x3a>
		{
			SU->TxNComplated=1;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	701a      	strb	r2, [r3, #0]
			SU->TxBitShift=0;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2200      	movs	r2, #0
 8001cee:	70da      	strb	r2, [r3, #3]
			SoftUartTransmitBit(SU,0);
 8001cf0:	2100      	movs	r1, #0
 8001cf2:	6878      	ldr	r0, [r7, #4]
 8001cf4:	f7ff ffd8 	bl	8001ca8 <SoftUartTransmitBit>
			SU->TxBitCounter++;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	791b      	ldrb	r3, [r3, #4]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	b2da      	uxtb	r2, r3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	711a      	strb	r2, [r3, #4]
				SU->TxNComplated=0;
				SU->TxEnable=0;
			}
		}
	}
}
 8001d04:	e051      	b.n	8001daa <SoftUartTxProcess+0xde>
		else if(SU->TxBitCounter<SoftUart_DATA_LEN_C1)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	791b      	ldrb	r3, [r3, #4]
 8001d0a:	2b08      	cmp	r3, #8
 8001d0c:	d81e      	bhi.n	8001d4c <SoftUartTxProcess+0x80>
			SoftUartTransmitBit(SU,((SU->Buffer->Tx[SU->TxIndex])>>(SU->TxBitShift))&0x01);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	68db      	ldr	r3, [r3, #12]
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	79d2      	ldrb	r2, [r2, #7]
 8001d16:	5c9b      	ldrb	r3, [r3, r2]
 8001d18:	461a      	mov	r2, r3
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	78db      	ldrb	r3, [r3, #3]
 8001d1e:	fa42 f303 	asr.w	r3, r2, r3
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	f003 0301 	and.w	r3, r3, #1
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	f7ff ffbb 	bl	8001ca8 <SoftUartTransmitBit>
			SU->TxBitCounter++;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	791b      	ldrb	r3, [r3, #4]
 8001d36:	3301      	adds	r3, #1
 8001d38:	b2da      	uxtb	r2, r3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	711a      	strb	r2, [r3, #4]
			SU->TxBitShift++;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	78db      	ldrb	r3, [r3, #3]
 8001d42:	3301      	adds	r3, #1
 8001d44:	b2da      	uxtb	r2, r3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	70da      	strb	r2, [r3, #3]
}
 8001d4a:	e02e      	b.n	8001daa <SoftUartTxProcess+0xde>
		else if(SU->TxBitCounter==SoftUart_DATA_LEN_C1)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	791b      	ldrb	r3, [r3, #4]
 8001d50:	2b09      	cmp	r3, #9
 8001d52:	d10a      	bne.n	8001d6a <SoftUartTxProcess+0x9e>
			SoftUartTransmitBit(SU,1);
 8001d54:	2101      	movs	r1, #1
 8001d56:	6878      	ldr	r0, [r7, #4]
 8001d58:	f7ff ffa6 	bl	8001ca8 <SoftUartTransmitBit>
			SU->TxBitCounter++;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	791b      	ldrb	r3, [r3, #4]
 8001d60:	3301      	adds	r3, #1
 8001d62:	b2da      	uxtb	r2, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	711a      	strb	r2, [r3, #4]
}
 8001d68:	e01f      	b.n	8001daa <SoftUartTxProcess+0xde>
		else if(SU->TxBitCounter==SoftUart_DATA_LEN_C2)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	791b      	ldrb	r3, [r3, #4]
 8001d6e:	2b0a      	cmp	r3, #10
 8001d70:	d11b      	bne.n	8001daa <SoftUartTxProcess+0xde>
			SU->TxBitCounter=0;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	711a      	strb	r2, [r3, #4]
			SU->TxIndex++;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	79db      	ldrb	r3, [r3, #7]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	b2da      	uxtb	r2, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	71da      	strb	r2, [r3, #7]
			if(SU->TxSize > SU->TxIndex)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	7a1a      	ldrb	r2, [r3, #8]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	79db      	ldrb	r3, [r3, #7]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d906      	bls.n	8001d9e <SoftUartTxProcess+0xd2>
				SU->TxNComplated=1;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2201      	movs	r2, #1
 8001d94:	701a      	strb	r2, [r3, #0]
				SU->TxEnable=1;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2201      	movs	r2, #1
 8001d9a:	705a      	strb	r2, [r3, #1]
}
 8001d9c:	e005      	b.n	8001daa <SoftUartTxProcess+0xde>
				SU->TxNComplated=0;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2200      	movs	r2, #0
 8001da2:	701a      	strb	r2, [r3, #0]
				SU->TxEnable=0;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2200      	movs	r2, #0
 8001da8:	705a      	strb	r2, [r3, #1]
}
 8001daa:	bf00      	nop
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <SoftUartRxDataBitProcess>:

// Soft Uart Receive Data Process
void SoftUartRxDataBitProcess(SoftUart_S *SU,uint8_t B0_1)
{
 8001db2:	b480      	push	{r7}
 8001db4:	b083      	sub	sp, #12
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]
 8001dba:	460b      	mov	r3, r1
 8001dbc:	70fb      	strb	r3, [r7, #3]
	if(SU->RxEnable)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	789b      	ldrb	r3, [r3, #2]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d05c      	beq.n	8001e80 <SoftUartRxDataBitProcess+0xce>
	{
		// Start
		if(SU->RxBitCounter==0)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	799b      	ldrb	r3, [r3, #6]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d114      	bne.n	8001df8 <SoftUartRxDataBitProcess+0x46>
		{
			// Start Bit is 0
			if(B0_1)return;
 8001dce:	78fb      	ldrb	r3, [r7, #3]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d154      	bne.n	8001e7e <SoftUartRxDataBitProcess+0xcc>

			SU->RxBitShift=0;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	715a      	strb	r2, [r3, #5]
			SU->RxBitCounter++;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	799b      	ldrb	r3, [r3, #6]
 8001dde:	3301      	adds	r3, #1
 8001de0:	b2da      	uxtb	r2, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	719a      	strb	r2, [r3, #6]
			SU->Buffer->Rx[SU->RxIndex]=0;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	68db      	ldr	r3, [r3, #12]
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	7a52      	ldrb	r2, [r2, #9]
 8001dee:	4413      	add	r3, r2
 8001df0:	2200      	movs	r2, #0
 8001df2:	f883 2020 	strb.w	r2, [r3, #32]
 8001df6:	e043      	b.n	8001e80 <SoftUartRxDataBitProcess+0xce>
		}
		// Data
		else if(SU->RxBitCounter<SoftUart_DATA_LEN_C1)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	799b      	ldrb	r3, [r3, #6]
 8001dfc:	2b08      	cmp	r3, #8
 8001dfe:	d826      	bhi.n	8001e4e <SoftUartRxDataBitProcess+0x9c>
		{
			SU->Buffer->Rx[SU->RxIndex]|=((B0_1&0x01)<<SU->RxBitShift);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	68db      	ldr	r3, [r3, #12]
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	7a52      	ldrb	r2, [r2, #9]
 8001e08:	4413      	add	r3, r2
 8001e0a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e0e:	b25a      	sxtb	r2, r3
 8001e10:	78fb      	ldrb	r3, [r7, #3]
 8001e12:	f003 0301 	and.w	r3, r3, #1
 8001e16:	6879      	ldr	r1, [r7, #4]
 8001e18:	7949      	ldrb	r1, [r1, #5]
 8001e1a:	408b      	lsls	r3, r1
 8001e1c:	b25b      	sxtb	r3, r3
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	b258      	sxtb	r0, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	68db      	ldr	r3, [r3, #12]
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	7a52      	ldrb	r2, [r2, #9]
 8001e2a:	4611      	mov	r1, r2
 8001e2c:	b2c2      	uxtb	r2, r0
 8001e2e:	440b      	add	r3, r1
 8001e30:	f883 2020 	strb.w	r2, [r3, #32]
			SU->RxBitCounter++;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	799b      	ldrb	r3, [r3, #6]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	b2da      	uxtb	r2, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	719a      	strb	r2, [r3, #6]
			SU->RxBitShift++;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	795b      	ldrb	r3, [r3, #5]
 8001e44:	3301      	adds	r3, #1
 8001e46:	b2da      	uxtb	r2, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	715a      	strb	r2, [r3, #5]
 8001e4c:	e018      	b.n	8001e80 <SoftUartRxDataBitProcess+0xce>
		}
		// Stop and Complete
		else if(SU->RxBitCounter==SoftUart_DATA_LEN_C1)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	799b      	ldrb	r3, [r3, #6]
 8001e52:	2b09      	cmp	r3, #9
 8001e54:	d114      	bne.n	8001e80 <SoftUartRxDataBitProcess+0xce>
		{
			SU->RxBitCounter=0;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	719a      	strb	r2, [r3, #6]
			SU->RxTimingFlag=0;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	779a      	strb	r2, [r3, #30]

			//Stop Bit must be 1
			if(B0_1)
 8001e62:	78fb      	ldrb	r3, [r7, #3]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d00b      	beq.n	8001e80 <SoftUartRxDataBitProcess+0xce>
			{
				// Received successfully
				// Change RX Buffer Index
				if((SU->RxIndex)<(SoftUartRxBufferSize-1))(SU->RxIndex)++;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	7a5b      	ldrb	r3, [r3, #9]
 8001e6c:	2b3e      	cmp	r3, #62	; 0x3e
 8001e6e:	d807      	bhi.n	8001e80 <SoftUartRxDataBitProcess+0xce>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	7a5b      	ldrb	r3, [r3, #9]
 8001e74:	3301      	adds	r3, #1
 8001e76:	b2da      	uxtb	r2, r3
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	725a      	strb	r2, [r3, #9]
 8001e7c:	e000      	b.n	8001e80 <SoftUartRxDataBitProcess+0xce>
			if(B0_1)return;
 8001e7e:	bf00      	nop
			}
			// if not : ERROR -> Overwrite data
		}
	}
}
 8001e80:	370c      	adds	r7, #12
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
	...

08001e8c <SoftUartScanRxPorts>:
	return SoftUart_OK;
}

// Capture RX and Get BitOffset
uint8_t SoftUartScanRxPorts(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
	int i;
	uint8_t Buffer=0x00,Bit;
 8001e92:	2300      	movs	r3, #0
 8001e94:	70fb      	strb	r3, [r7, #3]

	for(i=0;i<Number_Of_SoftUarts;i++)
 8001e96:	2300      	movs	r3, #0
 8001e98:	607b      	str	r3, [r7, #4]
 8001e9a:	e050      	b.n	8001f3e <SoftUartScanRxPorts+0xb2>
	{
		// Read RX GPIO Value
		Bit=SoftUartGpioReadPin(SUart[i].RxPort,SUart[i].RxPin);
 8001e9c:	4a2c      	ldr	r2, [pc, #176]	; (8001f50 <SoftUartScanRxPorts+0xc4>)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	015b      	lsls	r3, r3, #5
 8001ea2:	4413      	add	r3, r2
 8001ea4:	3318      	adds	r3, #24
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	4929      	ldr	r1, [pc, #164]	; (8001f50 <SoftUartScanRxPorts+0xc4>)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	015b      	lsls	r3, r3, #5
 8001eae:	440b      	add	r3, r1
 8001eb0:	331c      	adds	r3, #28
 8001eb2:	881b      	ldrh	r3, [r3, #0]
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	4610      	mov	r0, r2
 8001eb8:	f7ff fed4 	bl	8001c64 <SoftUartGpioReadPin>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	70bb      	strb	r3, [r7, #2]

		// Starting conditions
		if(!SUart[i].RxBitCounter && !SUart[i].RxTimingFlag && !Bit)
 8001ec0:	4a23      	ldr	r2, [pc, #140]	; (8001f50 <SoftUartScanRxPorts+0xc4>)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	015b      	lsls	r3, r3, #5
 8001ec6:	4413      	add	r3, r2
 8001ec8:	3306      	adds	r3, #6
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d127      	bne.n	8001f20 <SoftUartScanRxPorts+0x94>
 8001ed0:	4a1f      	ldr	r2, [pc, #124]	; (8001f50 <SoftUartScanRxPorts+0xc4>)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	015b      	lsls	r3, r3, #5
 8001ed6:	4413      	add	r3, r2
 8001ed8:	331e      	adds	r3, #30
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d11f      	bne.n	8001f20 <SoftUartScanRxPorts+0x94>
 8001ee0:	78bb      	ldrb	r3, [r7, #2]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d11c      	bne.n	8001f20 <SoftUartScanRxPorts+0x94>
		{
			// Save RX Bit Offset
			// Calculate middle position of data puls
			SUart[i].RxBitOffset=((SU_Timer+2)%5);
 8001ee6:	4b1b      	ldr	r3, [pc, #108]	; (8001f54 <SoftUartScanRxPorts+0xc8>)
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	1c9a      	adds	r2, r3, #2
 8001eee:	4b1a      	ldr	r3, [pc, #104]	; (8001f58 <SoftUartScanRxPorts+0xcc>)
 8001ef0:	fb83 1302 	smull	r1, r3, r3, r2
 8001ef4:	1059      	asrs	r1, r3, #1
 8001ef6:	17d3      	asrs	r3, r2, #31
 8001ef8:	1ac9      	subs	r1, r1, r3
 8001efa:	460b      	mov	r3, r1
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	440b      	add	r3, r1
 8001f00:	1ad1      	subs	r1, r2, r3
 8001f02:	b2c9      	uxtb	r1, r1
 8001f04:	4a12      	ldr	r2, [pc, #72]	; (8001f50 <SoftUartScanRxPorts+0xc4>)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	015b      	lsls	r3, r3, #5
 8001f0a:	4413      	add	r3, r2
 8001f0c:	331f      	adds	r3, #31
 8001f0e:	460a      	mov	r2, r1
 8001f10:	701a      	strb	r2, [r3, #0]

			// Timing Offset is Set
			SUart[i].RxTimingFlag=1;
 8001f12:	4a0f      	ldr	r2, [pc, #60]	; (8001f50 <SoftUartScanRxPorts+0xc4>)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	015b      	lsls	r3, r3, #5
 8001f18:	4413      	add	r3, r2
 8001f1a:	331e      	adds	r3, #30
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	701a      	strb	r2, [r3, #0]
		}

		// Add all RX GPIO State to Buffer
		Buffer|=((Bit&0x01)<<i);
 8001f20:	78bb      	ldrb	r3, [r7, #2]
 8001f22:	f003 0201 	and.w	r2, r3, #1
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	b25a      	sxtb	r2, r3
 8001f2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f32:	4313      	orrs	r3, r2
 8001f34:	b25b      	sxtb	r3, r3
 8001f36:	70fb      	strb	r3, [r7, #3]
	for(i=0;i<Number_Of_SoftUarts;i++)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	607b      	str	r3, [r7, #4]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	ddab      	ble.n	8001e9c <SoftUartScanRxPorts+0x10>
	}
	return Buffer;
 8001f44:	78fb      	ldrb	r3, [r7, #3]
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3708      	adds	r7, #8
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	20000368 	.word	0x20000368
 8001f54:	20000388 	.word	0x20000388
 8001f58:	66666667 	.word	0x66666667

08001f5c <SoftUartHandler>:

// SoftUartHandler must call in interrupt every 0.2*(1/BR)
// if BR=9600 then 0.2*(1/9600)=20.8333333 uS
void SoftUartHandler(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
	int     	i;
	uint8_t 	SU_DBuffer;

	// Capture RX and Get BitOffset
	SU_DBuffer = SoftUartScanRxPorts();
 8001f62:	f7ff ff93 	bl	8001e8c <SoftUartScanRxPorts>
 8001f66:	4603      	mov	r3, r0
 8001f68:	70fb      	strb	r3, [r7, #3]

	for(i=0;i < Number_Of_SoftUarts;i++)
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	607b      	str	r3, [r7, #4]
 8001f6e:	e01c      	b.n	8001faa <SoftUartHandler+0x4e>
	{
		// Receive Data if we in middle data pulse position
		if(SUart[i].RxBitOffset == SU_Timer)
 8001f70:	4a23      	ldr	r2, [pc, #140]	; (8002000 <SoftUartHandler+0xa4>)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	015b      	lsls	r3, r3, #5
 8001f76:	4413      	add	r3, r2
 8001f78:	331f      	adds	r3, #31
 8001f7a:	781a      	ldrb	r2, [r3, #0]
 8001f7c:	4b21      	ldr	r3, [pc, #132]	; (8002004 <SoftUartHandler+0xa8>)
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d10e      	bne.n	8001fa4 <SoftUartHandler+0x48>
		{
			SoftUartRxDataBitProcess(&SUart[i],((SU_DBuffer>>i)&0x01));
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	015b      	lsls	r3, r3, #5
 8001f8a:	4a1d      	ldr	r2, [pc, #116]	; (8002000 <SoftUartHandler+0xa4>)
 8001f8c:	1898      	adds	r0, r3, r2
 8001f8e:	78fa      	ldrb	r2, [r7, #3]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	fa42 f303 	asr.w	r3, r2, r3
 8001f96:	b2db      	uxtb	r3, r3
 8001f98:	f003 0301 	and.w	r3, r3, #1
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	f7ff ff07 	bl	8001db2 <SoftUartRxDataBitProcess>
	for(i=0;i < Number_Of_SoftUarts;i++)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	607b      	str	r3, [r7, #4]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	dddf      	ble.n	8001f70 <SoftUartHandler+0x14>
		}
	}

	// Sending always happens in the first time slot
	if(SU_Timer==0)
 8001fb0:	4b14      	ldr	r3, [pc, #80]	; (8002004 <SoftUartHandler+0xa8>)
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d10f      	bne.n	8001fda <SoftUartHandler+0x7e>
	{
		// Transmit Data
		for(i=0;i < Number_Of_SoftUarts;i++)
 8001fba:	2300      	movs	r3, #0
 8001fbc:	607b      	str	r3, [r7, #4]
 8001fbe:	e009      	b.n	8001fd4 <SoftUartHandler+0x78>
		{
			SoftUartTxProcess(&SUart[i]);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	015b      	lsls	r3, r3, #5
 8001fc4:	4a0e      	ldr	r2, [pc, #56]	; (8002000 <SoftUartHandler+0xa4>)
 8001fc6:	4413      	add	r3, r2
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f7ff fe7f 	bl	8001ccc <SoftUartTxProcess>
		for(i=0;i < Number_Of_SoftUarts;i++)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	607b      	str	r3, [r7, #4]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	ddf2      	ble.n	8001fc0 <SoftUartHandler+0x64>
		}
	}

	// Timing process
	SU_Timer++;
 8001fda:	4b0a      	ldr	r3, [pc, #40]	; (8002004 <SoftUartHandler+0xa8>)
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	b2da      	uxtb	r2, r3
 8001fe4:	4b07      	ldr	r3, [pc, #28]	; (8002004 <SoftUartHandler+0xa8>)
 8001fe6:	701a      	strb	r2, [r3, #0]
	if(SU_Timer >= 5)SU_Timer=0;
 8001fe8:	4b06      	ldr	r3, [pc, #24]	; (8002004 <SoftUartHandler+0xa8>)
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b04      	cmp	r3, #4
 8001ff0:	d902      	bls.n	8001ff8 <SoftUartHandler+0x9c>
 8001ff2:	4b04      	ldr	r3, [pc, #16]	; (8002004 <SoftUartHandler+0xa8>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	701a      	strb	r2, [r3, #0]
}
 8001ff8:	bf00      	nop
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	20000368 	.word	0x20000368
 8002004:	20000388 	.word	0x20000388

08002008 <LL_AHB2_GRP1_EnableClock>:
{
 8002008:	b480      	push	{r7}
 800200a:	b085      	sub	sp, #20
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002010:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002014:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002016:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4313      	orrs	r3, r2
 800201e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002020:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002024:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4013      	ands	r3, r2
 800202a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800202c:	68fb      	ldr	r3, [r7, #12]
}
 800202e:	bf00      	nop
 8002030:	3714      	adds	r7, #20
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr

0800203a <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800203a:	b480      	push	{r7}
 800203c:	b085      	sub	sp, #20
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002042:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002046:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002048:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	4313      	orrs	r3, r2
 8002050:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002052:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002056:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	4013      	ands	r3, r2
 800205c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800205e:	68fb      	ldr	r3, [r7, #12]
}
 8002060:	bf00      	nop
 8002062:	3714      	adds	r7, #20
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002070:	4b1b      	ldr	r3, [pc, #108]	; (80020e0 <MX_SPI1_Init+0x74>)
 8002072:	4a1c      	ldr	r2, [pc, #112]	; (80020e4 <MX_SPI1_Init+0x78>)
 8002074:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002076:	4b1a      	ldr	r3, [pc, #104]	; (80020e0 <MX_SPI1_Init+0x74>)
 8002078:	f44f 7282 	mov.w	r2, #260	; 0x104
 800207c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800207e:	4b18      	ldr	r3, [pc, #96]	; (80020e0 <MX_SPI1_Init+0x74>)
 8002080:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002084:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8002086:	4b16      	ldr	r3, [pc, #88]	; (80020e0 <MX_SPI1_Init+0x74>)
 8002088:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 800208c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800208e:	4b14      	ldr	r3, [pc, #80]	; (80020e0 <MX_SPI1_Init+0x74>)
 8002090:	2200      	movs	r2, #0
 8002092:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002094:	4b12      	ldr	r3, [pc, #72]	; (80020e0 <MX_SPI1_Init+0x74>)
 8002096:	2200      	movs	r2, #0
 8002098:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800209a:	4b11      	ldr	r3, [pc, #68]	; (80020e0 <MX_SPI1_Init+0x74>)
 800209c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020a0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80020a2:	4b0f      	ldr	r3, [pc, #60]	; (80020e0 <MX_SPI1_Init+0x74>)
 80020a4:	2238      	movs	r2, #56	; 0x38
 80020a6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020a8:	4b0d      	ldr	r3, [pc, #52]	; (80020e0 <MX_SPI1_Init+0x74>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80020ae:	4b0c      	ldr	r3, [pc, #48]	; (80020e0 <MX_SPI1_Init+0x74>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020b4:	4b0a      	ldr	r3, [pc, #40]	; (80020e0 <MX_SPI1_Init+0x74>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80020ba:	4b09      	ldr	r3, [pc, #36]	; (80020e0 <MX_SPI1_Init+0x74>)
 80020bc:	2207      	movs	r2, #7
 80020be:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80020c0:	4b07      	ldr	r3, [pc, #28]	; (80020e0 <MX_SPI1_Init+0x74>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80020c6:	4b06      	ldr	r3, [pc, #24]	; (80020e0 <MX_SPI1_Init+0x74>)
 80020c8:	2208      	movs	r2, #8
 80020ca:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80020cc:	4804      	ldr	r0, [pc, #16]	; (80020e0 <MX_SPI1_Init+0x74>)
 80020ce:	f003 ff70 	bl	8005fb2 <HAL_SPI_Init>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 80020d8:	f7ff fad2 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80020dc:	bf00      	nop
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	2000038c 	.word	0x2000038c
 80020e4:	40013000 	.word	0x40013000

080020e8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b088      	sub	sp, #32
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020f0:	f107 030c 	add.w	r3, r7, #12
 80020f4:	2200      	movs	r2, #0
 80020f6:	601a      	str	r2, [r3, #0]
 80020f8:	605a      	str	r2, [r3, #4]
 80020fa:	609a      	str	r2, [r3, #8]
 80020fc:	60da      	str	r2, [r3, #12]
 80020fe:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a24      	ldr	r2, [pc, #144]	; (8002198 <HAL_SPI_MspInit+0xb0>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d142      	bne.n	8002190 <HAL_SPI_MspInit+0xa8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800210a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800210e:	f7ff ff94 	bl	800203a <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002112:	2001      	movs	r0, #1
 8002114:	f7ff ff78 	bl	8002008 <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002118:	23a0      	movs	r3, #160	; 0xa0
 800211a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211c:	2302      	movs	r3, #2
 800211e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002120:	2300      	movs	r3, #0
 8002122:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002124:	2300      	movs	r3, #0
 8002126:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002128:	2305      	movs	r3, #5
 800212a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800212c:	f107 030c 	add.w	r3, r7, #12
 8002130:	4619      	mov	r1, r3
 8002132:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002136:	f002 f93d 	bl	80043b4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel1;
 800213a:	4b18      	ldr	r3, [pc, #96]	; (800219c <HAL_SPI_MspInit+0xb4>)
 800213c:	4a18      	ldr	r2, [pc, #96]	; (80021a0 <HAL_SPI_MspInit+0xb8>)
 800213e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8002140:	4b16      	ldr	r3, [pc, #88]	; (800219c <HAL_SPI_MspInit+0xb4>)
 8002142:	2207      	movs	r2, #7
 8002144:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002146:	4b15      	ldr	r3, [pc, #84]	; (800219c <HAL_SPI_MspInit+0xb4>)
 8002148:	2210      	movs	r2, #16
 800214a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800214c:	4b13      	ldr	r3, [pc, #76]	; (800219c <HAL_SPI_MspInit+0xb4>)
 800214e:	2200      	movs	r2, #0
 8002150:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002152:	4b12      	ldr	r3, [pc, #72]	; (800219c <HAL_SPI_MspInit+0xb4>)
 8002154:	2280      	movs	r2, #128	; 0x80
 8002156:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002158:	4b10      	ldr	r3, [pc, #64]	; (800219c <HAL_SPI_MspInit+0xb4>)
 800215a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800215e:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002160:	4b0e      	ldr	r3, [pc, #56]	; (800219c <HAL_SPI_MspInit+0xb4>)
 8002162:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002166:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002168:	4b0c      	ldr	r3, [pc, #48]	; (800219c <HAL_SPI_MspInit+0xb4>)
 800216a:	2200      	movs	r2, #0
 800216c:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800216e:	4b0b      	ldr	r3, [pc, #44]	; (800219c <HAL_SPI_MspInit+0xb4>)
 8002170:	2200      	movs	r2, #0
 8002172:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002174:	4809      	ldr	r0, [pc, #36]	; (800219c <HAL_SPI_MspInit+0xb4>)
 8002176:	f001 fe19 	bl	8003dac <HAL_DMA_Init>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <HAL_SPI_MspInit+0x9c>
    {
      Error_Handler();
 8002180:	f7ff fa7e 	bl	8001680 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	4a05      	ldr	r2, [pc, #20]	; (800219c <HAL_SPI_MspInit+0xb4>)
 8002188:	655a      	str	r2, [r3, #84]	; 0x54
 800218a:	4a04      	ldr	r2, [pc, #16]	; (800219c <HAL_SPI_MspInit+0xb4>)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002190:	bf00      	nop
 8002192:	3720      	adds	r7, #32
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	40013000 	.word	0x40013000
 800219c:	200003f0 	.word	0x200003f0
 80021a0:	40020008 	.word	0x40020008

080021a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021a8:	bf00      	nop
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr

080021b2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021b2:	b480      	push	{r7}
 80021b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021b6:	e7fe      	b.n	80021b6 <NMI_Handler+0x4>

080021b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021bc:	e7fe      	b.n	80021bc <HardFault_Handler+0x4>

080021be <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021be:	b480      	push	{r7}
 80021c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021c2:	e7fe      	b.n	80021c2 <MemManage_Handler+0x4>

080021c4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021c8:	e7fe      	b.n	80021c8 <BusFault_Handler+0x4>

080021ca <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021ca:	b480      	push	{r7}
 80021cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021ce:	e7fe      	b.n	80021ce <UsageFault_Handler+0x4>

080021d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021d4:	bf00      	nop
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr

080021de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021de:	b480      	push	{r7}
 80021e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021e2:	bf00      	nop
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021f0:	bf00      	nop
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021fe:	f000 fa95 	bl	800272c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002202:	bf00      	nop
 8002204:	bd80      	pop	{r7, pc}
	...

08002208 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800220c:	4802      	ldr	r0, [pc, #8]	; (8002218 <DMA1_Channel1_IRQHandler+0x10>)
 800220e:	f001 ff92 	bl	8004136 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002212:	bf00      	nop
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	200003f0 	.word	0x200003f0

0800221c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002220:	4802      	ldr	r0, [pc, #8]	; (800222c <TIM2_IRQHandler+0x10>)
 8002222:	f004 fab8 	bl	8006796 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002226:	bf00      	nop
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	20000454 	.word	0x20000454

08002230 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002234:	4802      	ldr	r0, [pc, #8]	; (8002240 <USART1_IRQHandler+0x10>)
 8002236:	f004 ffbf 	bl	80071b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	200004a0 	.word	0x200004a0

08002244 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8002248:	4802      	ldr	r0, [pc, #8]	; (8002254 <IPCC_C1_RX_IRQHandler+0x10>)
 800224a:	f002 fae5 	bl	8004818 <HAL_IPCC_RX_IRQHandler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 800224e:	bf00      	nop
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	20000268 	.word	0x20000268

08002258 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 800225c:	4802      	ldr	r0, [pc, #8]	; (8002268 <IPCC_C1_TX_IRQHandler+0x10>)
 800225e:	f002 fa8d 	bl	800477c <HAL_IPCC_TX_IRQHandler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8002262:	bf00      	nop
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000268 	.word	0x20000268

0800226c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b086      	sub	sp, #24
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002274:	4a14      	ldr	r2, [pc, #80]	; (80022c8 <_sbrk+0x5c>)
 8002276:	4b15      	ldr	r3, [pc, #84]	; (80022cc <_sbrk+0x60>)
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002280:	4b13      	ldr	r3, [pc, #76]	; (80022d0 <_sbrk+0x64>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d102      	bne.n	800228e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002288:	4b11      	ldr	r3, [pc, #68]	; (80022d0 <_sbrk+0x64>)
 800228a:	4a12      	ldr	r2, [pc, #72]	; (80022d4 <_sbrk+0x68>)
 800228c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800228e:	4b10      	ldr	r3, [pc, #64]	; (80022d0 <_sbrk+0x64>)
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4413      	add	r3, r2
 8002296:	693a      	ldr	r2, [r7, #16]
 8002298:	429a      	cmp	r2, r3
 800229a:	d207      	bcs.n	80022ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800229c:	f006 ffa4 	bl	80091e8 <__errno>
 80022a0:	4603      	mov	r3, r0
 80022a2:	220c      	movs	r2, #12
 80022a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022a6:	f04f 33ff 	mov.w	r3, #4294967295
 80022aa:	e009      	b.n	80022c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022ac:	4b08      	ldr	r3, [pc, #32]	; (80022d0 <_sbrk+0x64>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022b2:	4b07      	ldr	r3, [pc, #28]	; (80022d0 <_sbrk+0x64>)
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4413      	add	r3, r2
 80022ba:	4a05      	ldr	r2, [pc, #20]	; (80022d0 <_sbrk+0x64>)
 80022bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022be:	68fb      	ldr	r3, [r7, #12]
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3718      	adds	r7, #24
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	20010000 	.word	0x20010000
 80022cc:	00000400 	.word	0x00000400
 80022d0:	20000450 	.word	0x20000450
 80022d4:	200005f8 	.word	0x200005f8

080022d8 <LL_APB1_GRP1_EnableClock>:
{
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80022e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022e4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80022e6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80022f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022f4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4013      	ands	r3, r2
 80022fa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80022fc:	68fb      	ldr	r3, [r7, #12]
}
 80022fe:	bf00      	nop
 8002300:	3714      	adds	r7, #20
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
	...

0800230c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b088      	sub	sp, #32
 8002310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002312:	f107 0310 	add.w	r3, r7, #16
 8002316:	2200      	movs	r2, #0
 8002318:	601a      	str	r2, [r3, #0]
 800231a:	605a      	str	r2, [r3, #4]
 800231c:	609a      	str	r2, [r3, #8]
 800231e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002320:	1d3b      	adds	r3, r7, #4
 8002322:	2200      	movs	r2, #0
 8002324:	601a      	str	r2, [r3, #0]
 8002326:	605a      	str	r2, [r3, #4]
 8002328:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800232a:	4b1d      	ldr	r3, [pc, #116]	; (80023a0 <MX_TIM2_Init+0x94>)
 800232c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002330:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16;
 8002332:	4b1b      	ldr	r3, [pc, #108]	; (80023a0 <MX_TIM2_Init+0x94>)
 8002334:	2210      	movs	r2, #16
 8002336:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002338:	4b19      	ldr	r3, [pc, #100]	; (80023a0 <MX_TIM2_Init+0x94>)
 800233a:	2200      	movs	r2, #0
 800233c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 38;
 800233e:	4b18      	ldr	r3, [pc, #96]	; (80023a0 <MX_TIM2_Init+0x94>)
 8002340:	2226      	movs	r2, #38	; 0x26
 8002342:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002344:	4b16      	ldr	r3, [pc, #88]	; (80023a0 <MX_TIM2_Init+0x94>)
 8002346:	2200      	movs	r2, #0
 8002348:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800234a:	4b15      	ldr	r3, [pc, #84]	; (80023a0 <MX_TIM2_Init+0x94>)
 800234c:	2280      	movs	r2, #128	; 0x80
 800234e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002350:	4813      	ldr	r0, [pc, #76]	; (80023a0 <MX_TIM2_Init+0x94>)
 8002352:	f004 f9c9 	bl	80066e8 <HAL_TIM_Base_Init>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d001      	beq.n	8002360 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800235c:	f7ff f990 	bl	8001680 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002360:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002364:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002366:	f107 0310 	add.w	r3, r7, #16
 800236a:	4619      	mov	r1, r3
 800236c:	480c      	ldr	r0, [pc, #48]	; (80023a0 <MX_TIM2_Init+0x94>)
 800236e:	f004 fb31 	bl	80069d4 <HAL_TIM_ConfigClockSource>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002378:	f7ff f982 	bl	8001680 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800237c:	2300      	movs	r3, #0
 800237e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002380:	2300      	movs	r3, #0
 8002382:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002384:	1d3b      	adds	r3, r7, #4
 8002386:	4619      	mov	r1, r3
 8002388:	4805      	ldr	r0, [pc, #20]	; (80023a0 <MX_TIM2_Init+0x94>)
 800238a:	f004 fd15 	bl	8006db8 <HAL_TIMEx_MasterConfigSynchronization>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d001      	beq.n	8002398 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002394:	f7ff f974 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002398:	bf00      	nop
 800239a:	3720      	adds	r7, #32
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	20000454 	.word	0x20000454

080023a4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023b4:	d10a      	bne.n	80023cc <HAL_TIM_Base_MspInit+0x28>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023b6:	2001      	movs	r0, #1
 80023b8:	f7ff ff8e 	bl	80022d8 <LL_APB1_GRP1_EnableClock>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80023bc:	2200      	movs	r2, #0
 80023be:	2100      	movs	r1, #0
 80023c0:	201c      	movs	r0, #28
 80023c2:	f001 fcbe 	bl	8003d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023c6:	201c      	movs	r0, #28
 80023c8:	f001 fcd5 	bl	8003d76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80023cc:	bf00      	nop
 80023ce:	3708      	adds	r7, #8
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <LL_AHB2_GRP1_EnableClock>:
{
 80023d4:	b480      	push	{r7}
 80023d6:	b085      	sub	sp, #20
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80023dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80023e2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80023ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4013      	ands	r3, r2
 80023f6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023f8:	68fb      	ldr	r3, [r7, #12]
}
 80023fa:	bf00      	nop
 80023fc:	3714      	adds	r7, #20
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr

08002406 <LL_APB2_GRP1_EnableClock>:
{
 8002406:	b480      	push	{r7}
 8002408:	b085      	sub	sp, #20
 800240a:	af00      	add	r7, sp, #0
 800240c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 800240e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002412:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002414:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	4313      	orrs	r3, r2
 800241c:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800241e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002422:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	4013      	ands	r3, r2
 8002428:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800242a:	68fb      	ldr	r3, [r7, #12]
}
 800242c:	bf00      	nop
 800242e:	3714      	adds	r7, #20
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800243c:	4b22      	ldr	r3, [pc, #136]	; (80024c8 <MX_USART1_UART_Init+0x90>)
 800243e:	4a23      	ldr	r2, [pc, #140]	; (80024cc <MX_USART1_UART_Init+0x94>)
 8002440:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002442:	4b21      	ldr	r3, [pc, #132]	; (80024c8 <MX_USART1_UART_Init+0x90>)
 8002444:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002448:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800244a:	4b1f      	ldr	r3, [pc, #124]	; (80024c8 <MX_USART1_UART_Init+0x90>)
 800244c:	2200      	movs	r2, #0
 800244e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002450:	4b1d      	ldr	r3, [pc, #116]	; (80024c8 <MX_USART1_UART_Init+0x90>)
 8002452:	2200      	movs	r2, #0
 8002454:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002456:	4b1c      	ldr	r3, [pc, #112]	; (80024c8 <MX_USART1_UART_Init+0x90>)
 8002458:	2200      	movs	r2, #0
 800245a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800245c:	4b1a      	ldr	r3, [pc, #104]	; (80024c8 <MX_USART1_UART_Init+0x90>)
 800245e:	220c      	movs	r2, #12
 8002460:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002462:	4b19      	ldr	r3, [pc, #100]	; (80024c8 <MX_USART1_UART_Init+0x90>)
 8002464:	2200      	movs	r2, #0
 8002466:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002468:	4b17      	ldr	r3, [pc, #92]	; (80024c8 <MX_USART1_UART_Init+0x90>)
 800246a:	2200      	movs	r2, #0
 800246c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800246e:	4b16      	ldr	r3, [pc, #88]	; (80024c8 <MX_USART1_UART_Init+0x90>)
 8002470:	2200      	movs	r2, #0
 8002472:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002474:	4b14      	ldr	r3, [pc, #80]	; (80024c8 <MX_USART1_UART_Init+0x90>)
 8002476:	2200      	movs	r2, #0
 8002478:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800247a:	4b13      	ldr	r3, [pc, #76]	; (80024c8 <MX_USART1_UART_Init+0x90>)
 800247c:	2200      	movs	r2, #0
 800247e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002480:	4811      	ldr	r0, [pc, #68]	; (80024c8 <MX_USART1_UART_Init+0x90>)
 8002482:	f004 fd27 	bl	8006ed4 <HAL_UART_Init>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800248c:	f7ff f8f8 	bl	8001680 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002490:	2100      	movs	r1, #0
 8002492:	480d      	ldr	r0, [pc, #52]	; (80024c8 <MX_USART1_UART_Init+0x90>)
 8002494:	f006 fd85 	bl	8008fa2 <HAL_UARTEx_SetTxFifoThreshold>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800249e:	f7ff f8ef 	bl	8001680 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024a2:	2100      	movs	r1, #0
 80024a4:	4808      	ldr	r0, [pc, #32]	; (80024c8 <MX_USART1_UART_Init+0x90>)
 80024a6:	f006 fdba 	bl	800901e <HAL_UARTEx_SetRxFifoThreshold>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80024b0:	f7ff f8e6 	bl	8001680 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80024b4:	4804      	ldr	r0, [pc, #16]	; (80024c8 <MX_USART1_UART_Init+0x90>)
 80024b6:	f006 fd3b 	bl	8008f30 <HAL_UARTEx_DisableFifoMode>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80024c0:	f7ff f8de 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80024c4:	bf00      	nop
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	200004a0 	.word	0x200004a0
 80024cc:	40013800 	.word	0x40013800

080024d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b090      	sub	sp, #64	; 0x40
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80024dc:	2200      	movs	r2, #0
 80024de:	601a      	str	r2, [r3, #0]
 80024e0:	605a      	str	r2, [r3, #4]
 80024e2:	609a      	str	r2, [r3, #8]
 80024e4:	60da      	str	r2, [r3, #12]
 80024e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80024e8:	f107 0308 	add.w	r3, r7, #8
 80024ec:	2224      	movs	r2, #36	; 0x24
 80024ee:	2100      	movs	r1, #0
 80024f0:	4618      	mov	r0, r3
 80024f2:	f006 feb9 	bl	8009268 <memset>
  if(uartHandle->Instance==USART1)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a1a      	ldr	r2, [pc, #104]	; (8002564 <HAL_UART_MspInit+0x94>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d12c      	bne.n	800255a <HAL_UART_MspInit+0x8a>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002500:	2301      	movs	r3, #1
 8002502:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002504:	2300      	movs	r3, #0
 8002506:	60fb      	str	r3, [r7, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002508:	f107 0308 	add.w	r3, r7, #8
 800250c:	4618      	mov	r0, r3
 800250e:	f003 fc75 	bl	8005dfc <HAL_RCCEx_PeriphCLKConfig>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d001      	beq.n	800251c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002518:	f7ff f8b2 	bl	8001680 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800251c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002520:	f7ff ff71 	bl	8002406 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002524:	2002      	movs	r0, #2
 8002526:	f7ff ff55 	bl	80023d4 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800252a:	23c0      	movs	r3, #192	; 0xc0
 800252c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800252e:	2302      	movs	r3, #2
 8002530:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002532:	2300      	movs	r3, #0
 8002534:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002536:	2300      	movs	r3, #0
 8002538:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800253a:	2307      	movs	r3, #7
 800253c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800253e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002542:	4619      	mov	r1, r3
 8002544:	4808      	ldr	r0, [pc, #32]	; (8002568 <HAL_UART_MspInit+0x98>)
 8002546:	f001 ff35 	bl	80043b4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800254a:	2200      	movs	r2, #0
 800254c:	2100      	movs	r1, #0
 800254e:	2024      	movs	r0, #36	; 0x24
 8002550:	f001 fbf7 	bl	8003d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002554:	2024      	movs	r0, #36	; 0x24
 8002556:	f001 fc0e 	bl	8003d76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800255a:	bf00      	nop
 800255c:	3740      	adds	r7, #64	; 0x40
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40013800 	.word	0x40013800
 8002568:	48000400 	.word	0x48000400

0800256c <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 800256c:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800256e:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002570:	3304      	adds	r3, #4

08002572 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002572:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002574:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8002576:	d3f9      	bcc.n	800256c <CopyDataInit>
  bx lr
 8002578:	4770      	bx	lr

0800257a <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800257a:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 800257c:	3004      	adds	r0, #4

0800257e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 800257e:	4288      	cmp	r0, r1
  bcc FillZerobss
 8002580:	d3fb      	bcc.n	800257a <FillZerobss>
  bx lr
 8002582:	4770      	bx	lr

08002584 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
   ldr   r0, =_estack
 8002584:	480c      	ldr	r0, [pc, #48]	; (80025b8 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8002586:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002588:	f000 f828 	bl	80025dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 800258c:	480b      	ldr	r0, [pc, #44]	; (80025bc <LoopForever+0x8>)
 800258e:	490c      	ldr	r1, [pc, #48]	; (80025c0 <LoopForever+0xc>)
 8002590:	4a0c      	ldr	r2, [pc, #48]	; (80025c4 <LoopForever+0x10>)
 8002592:	2300      	movs	r3, #0
 8002594:	f7ff ffed 	bl	8002572 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8002598:	480b      	ldr	r0, [pc, #44]	; (80025c8 <LoopForever+0x14>)
 800259a:	490c      	ldr	r1, [pc, #48]	; (80025cc <LoopForever+0x18>)
 800259c:	2300      	movs	r3, #0
 800259e:	f7ff ffee 	bl	800257e <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80025a2:	480b      	ldr	r0, [pc, #44]	; (80025d0 <LoopForever+0x1c>)
 80025a4:	490b      	ldr	r1, [pc, #44]	; (80025d4 <LoopForever+0x20>)
 80025a6:	2300      	movs	r3, #0
 80025a8:	f7ff ffe9 	bl	800257e <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80025ac:	f006 fe22 	bl	80091f4 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 80025b0:	f7fe ff80 	bl	80014b4 <main>

080025b4 <LoopForever>:

LoopForever:
  b LoopForever
 80025b4:	e7fe      	b.n	80025b4 <LoopForever>
 80025b6:	0000      	.short	0x0000
   ldr   r0, =_estack
 80025b8:	20010000 	.word	0x20010000
  INIT_DATA _sdata, _edata, _sidata
 80025bc:	20000004 	.word	0x20000004
 80025c0:	200001e8 	.word	0x200001e8
 80025c4:	0800d2d8 	.word	0x0800d2d8
  INIT_BSS _sbss, _ebss
 80025c8:	200001e8 	.word	0x200001e8
 80025cc:	200005f4 	.word	0x200005f4
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80025d0:	20030000 	.word	0x20030000
 80025d4:	20030000 	.word	0x20030000

080025d8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80025d8:	e7fe      	b.n	80025d8 <ADC1_IRQHandler>
	...

080025dc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 80025e0:	4b22      	ldr	r3, [pc, #136]	; (800266c <SystemInit+0x90>)
 80025e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025e6:	4a21      	ldr	r2, [pc, #132]	; (800266c <SystemInit+0x90>)
 80025e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80025f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80025fa:	f043 0301 	orr.w	r3, r3, #1
 80025fe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8002600:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002604:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8002608:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 800260a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002614:	4b16      	ldr	r3, [pc, #88]	; (8002670 <SystemInit+0x94>)
 8002616:	4013      	ands	r3, r2
 8002618:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 800261a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800261e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002622:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002626:	f023 0305 	bic.w	r3, r3, #5
 800262a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800262e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002632:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002636:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800263a:	f023 0301 	bic.w	r3, r3, #1
 800263e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8002642:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002646:	4a0b      	ldr	r2, [pc, #44]	; (8002674 <SystemInit+0x98>)
 8002648:	60da      	str	r2, [r3, #12]
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800264a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002654:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002658:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800265a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800265e:	2200      	movs	r2, #0
 8002660:	619a      	str	r2, [r3, #24]
}
 8002662:	bf00      	nop
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr
 800266c:	e000ed00 	.word	0xe000ed00
 8002670:	faf6fefb 	.word	0xfaf6fefb
 8002674:	22041000 	.word	0x22041000

08002678 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800267e:	2300      	movs	r3, #0
 8002680:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002682:	4b0c      	ldr	r3, [pc, #48]	; (80026b4 <HAL_Init+0x3c>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a0b      	ldr	r2, [pc, #44]	; (80026b4 <HAL_Init+0x3c>)
 8002688:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800268c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800268e:	2003      	movs	r0, #3
 8002690:	f001 fb4c 	bl	8003d2c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002694:	2000      	movs	r0, #0
 8002696:	f000 f80f 	bl	80026b8 <HAL_InitTick>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d002      	beq.n	80026a6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	71fb      	strb	r3, [r7, #7]
 80026a4:	e001      	b.n	80026aa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80026a6:	f7ff fd7d 	bl	80021a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026aa:	79fb      	ldrb	r3, [r7, #7]
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3708      	adds	r7, #8
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	58004000 	.word	0x58004000

080026b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80026c0:	2300      	movs	r3, #0
 80026c2:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80026c4:	4b17      	ldr	r3, [pc, #92]	; (8002724 <HAL_InitTick+0x6c>)
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d024      	beq.n	8002716 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80026cc:	f003 f9d4 	bl	8005a78 <HAL_RCC_GetHCLKFreq>
 80026d0:	4602      	mov	r2, r0
 80026d2:	4b14      	ldr	r3, [pc, #80]	; (8002724 <HAL_InitTick+0x6c>)
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	4619      	mov	r1, r3
 80026d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026dc:	fbb3 f3f1 	udiv	r3, r3, r1
 80026e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80026e4:	4618      	mov	r0, r3
 80026e6:	f001 fb54 	bl	8003d92 <HAL_SYSTICK_Config>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d10f      	bne.n	8002710 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2b0f      	cmp	r3, #15
 80026f4:	d809      	bhi.n	800270a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026f6:	2200      	movs	r2, #0
 80026f8:	6879      	ldr	r1, [r7, #4]
 80026fa:	f04f 30ff 	mov.w	r0, #4294967295
 80026fe:	f001 fb20 	bl	8003d42 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002702:	4a09      	ldr	r2, [pc, #36]	; (8002728 <HAL_InitTick+0x70>)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6013      	str	r3, [r2, #0]
 8002708:	e007      	b.n	800271a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	73fb      	strb	r3, [r7, #15]
 800270e:	e004      	b.n	800271a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	73fb      	strb	r3, [r7, #15]
 8002714:	e001      	b.n	800271a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800271a:	7bfb      	ldrb	r3, [r7, #15]
}
 800271c:	4618      	mov	r0, r3
 800271e:	3710      	adds	r7, #16
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	2000000c 	.word	0x2000000c
 8002728:	20000008 	.word	0x20000008

0800272c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800272c:	b480      	push	{r7}
 800272e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002730:	4b06      	ldr	r3, [pc, #24]	; (800274c <HAL_IncTick+0x20>)
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	461a      	mov	r2, r3
 8002736:	4b06      	ldr	r3, [pc, #24]	; (8002750 <HAL_IncTick+0x24>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4413      	add	r3, r2
 800273c:	4a04      	ldr	r2, [pc, #16]	; (8002750 <HAL_IncTick+0x24>)
 800273e:	6013      	str	r3, [r2, #0]
}
 8002740:	bf00      	nop
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	2000000c 	.word	0x2000000c
 8002750:	20000534 	.word	0x20000534

08002754 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
  return uwTick;
 8002758:	4b03      	ldr	r3, [pc, #12]	; (8002768 <HAL_GetTick+0x14>)
 800275a:	681b      	ldr	r3, [r3, #0]
}
 800275c:	4618      	mov	r0, r3
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	20000534 	.word	0x20000534

0800276c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8002770:	4b03      	ldr	r3, [pc, #12]	; (8002780 <HAL_GetTickPrio+0x14>)
 8002772:	681b      	ldr	r3, [r3, #0]
}
 8002774:	4618      	mov	r0, r3
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	20000008 	.word	0x20000008

08002784 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800278c:	f7ff ffe2 	bl	8002754 <HAL_GetTick>
 8002790:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800279c:	d005      	beq.n	80027aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800279e:	4b0a      	ldr	r3, [pc, #40]	; (80027c8 <HAL_Delay+0x44>)
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	461a      	mov	r2, r3
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	4413      	add	r3, r2
 80027a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027aa:	bf00      	nop
 80027ac:	f7ff ffd2 	bl	8002754 <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	68fa      	ldr	r2, [r7, #12]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d8f7      	bhi.n	80027ac <HAL_Delay+0x28>
  {
  }
}
 80027bc:	bf00      	nop
 80027be:	bf00      	nop
 80027c0:	3710      	adds	r7, #16
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	2000000c 	.word	0x2000000c

080027cc <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
 80027d4:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	431a      	orrs	r2, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80027e6:	bf00      	nop
 80027e8:	370c      	adds	r7, #12
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr

080027f2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80027f2:	b480      	push	{r7}
 80027f4:	b083      	sub	sp, #12
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
 80027fa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	431a      	orrs	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	609a      	str	r2, [r3, #8]
}
 800280c:	bf00      	nop
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr

08002818 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002828:	4618      	mov	r0, r3
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002834:	b480      	push	{r7}
 8002836:	b087      	sub	sp, #28
 8002838:	af00      	add	r7, sp, #0
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	60b9      	str	r1, [r7, #8]
 800283e:	607a      	str	r2, [r7, #4]
 8002840:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	3360      	adds	r3, #96	; 0x60
 8002846:	461a      	mov	r2, r3
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	4413      	add	r3, r2
 800284e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	4b08      	ldr	r3, [pc, #32]	; (8002878 <LL_ADC_SetOffset+0x44>)
 8002856:	4013      	ands	r3, r2
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800285e:	683a      	ldr	r2, [r7, #0]
 8002860:	430a      	orrs	r2, r1
 8002862:	4313      	orrs	r3, r2
 8002864:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800286c:	bf00      	nop
 800286e:	371c      	adds	r7, #28
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr
 8002878:	03fff000 	.word	0x03fff000

0800287c <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	3360      	adds	r3, #96	; 0x60
 800288a:	461a      	mov	r2, r3
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	009b      	lsls	r3, r3, #2
 8002890:	4413      	add	r3, r2
 8002892:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800289c:	4618      	mov	r0, r3
 800289e:	3714      	adds	r7, #20
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr

080028a8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b087      	sub	sp, #28
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	60b9      	str	r1, [r7, #8]
 80028b2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	3360      	adds	r3, #96	; 0x60
 80028b8:	461a      	mov	r2, r3
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	4413      	add	r3, r2
 80028c0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	431a      	orrs	r2, r3
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80028d2:	bf00      	nop
 80028d4:	371c      	adds	r7, #28
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr

080028de <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80028de:	b480      	push	{r7}
 80028e0:	b083      	sub	sp, #12
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d101      	bne.n	80028f6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80028f2:	2301      	movs	r3, #1
 80028f4:	e000      	b.n	80028f8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80028f6:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	370c      	adds	r7, #12
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr

08002904 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002904:	b480      	push	{r7}
 8002906:	b087      	sub	sp, #28
 8002908:	af00      	add	r7, sp, #0
 800290a:	60f8      	str	r0, [r7, #12]
 800290c:	60b9      	str	r1, [r7, #8]
 800290e:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	3330      	adds	r3, #48	; 0x30
 8002914:	461a      	mov	r2, r3
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	0a1b      	lsrs	r3, r3, #8
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	f003 030c 	and.w	r3, r3, #12
 8002920:	4413      	add	r3, r2
 8002922:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	f003 031f 	and.w	r3, r3, #31
 800292e:	211f      	movs	r1, #31
 8002930:	fa01 f303 	lsl.w	r3, r1, r3
 8002934:	43db      	mvns	r3, r3
 8002936:	401a      	ands	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	0e9b      	lsrs	r3, r3, #26
 800293c:	f003 011f 	and.w	r1, r3, #31
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	f003 031f 	and.w	r3, r3, #31
 8002946:	fa01 f303 	lsl.w	r3, r1, r3
 800294a:	431a      	orrs	r2, r3
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8002950:	bf00      	nop
 8002952:	371c      	adds	r7, #28
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800295c:	b480      	push	{r7}
 800295e:	b087      	sub	sp, #28
 8002960:	af00      	add	r7, sp, #0
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	60b9      	str	r1, [r7, #8]
 8002966:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	3314      	adds	r3, #20
 800296c:	461a      	mov	r2, r3
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	0e5b      	lsrs	r3, r3, #25
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	f003 0304 	and.w	r3, r3, #4
 8002978:	4413      	add	r3, r2
 800297a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	0d1b      	lsrs	r3, r3, #20
 8002984:	f003 031f 	and.w	r3, r3, #31
 8002988:	2107      	movs	r1, #7
 800298a:	fa01 f303 	lsl.w	r3, r1, r3
 800298e:	43db      	mvns	r3, r3
 8002990:	401a      	ands	r2, r3
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	0d1b      	lsrs	r3, r3, #20
 8002996:	f003 031f 	and.w	r3, r3, #31
 800299a:	6879      	ldr	r1, [r7, #4]
 800299c:	fa01 f303 	lsl.w	r3, r1, r3
 80029a0:	431a      	orrs	r2, r3
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80029a6:	bf00      	nop
 80029a8:	371c      	adds	r7, #28
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
	...

080029b4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b085      	sub	sp, #20
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	60f8      	str	r0, [r7, #12]
 80029bc:	60b9      	str	r1, [r7, #8]
 80029be:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029cc:	43db      	mvns	r3, r3
 80029ce:	401a      	ands	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f003 0318 	and.w	r3, r3, #24
 80029d6:	4908      	ldr	r1, [pc, #32]	; (80029f8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80029d8:	40d9      	lsrs	r1, r3
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	400b      	ands	r3, r1
 80029de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029e2:	431a      	orrs	r2, r3
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80029ea:	bf00      	nop
 80029ec:	3714      	adds	r7, #20
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop
 80029f8:	0007ffff 	.word	0x0007ffff

080029fc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002a0c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a10:	687a      	ldr	r2, [r7, #4]
 8002a12:	6093      	str	r3, [r2, #8]
}
 8002a14:	bf00      	nop
 8002a16:	370c      	adds	r7, #12
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr

08002a20 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002a34:	d101      	bne.n	8002a3a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002a36:	2301      	movs	r3, #1
 8002a38:	e000      	b.n	8002a3c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002a3a:	2300      	movs	r3, #0
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	370c      	adds	r7, #12
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr

08002a48 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002a58:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a5c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr

08002a70 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a80:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002a84:	d101      	bne.n	8002a8a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002a86:	2301      	movs	r3, #1
 8002a88:	e000      	b.n	8002a8c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002a8a:	2300      	movs	r3, #0
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr

08002a98 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002aa8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002aac:	f043 0201 	orr.w	r2, r3, #1
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002ab4:	bf00      	nop
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr

08002ac0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002ad0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ad4:	f043 0202 	orr.w	r2, r3, #2
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002adc:	bf00      	nop
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr

08002ae8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	f003 0301 	and.w	r3, r3, #1
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d101      	bne.n	8002b00 <LL_ADC_IsEnabled+0x18>
 8002afc:	2301      	movs	r3, #1
 8002afe:	e000      	b.n	8002b02 <LL_ADC_IsEnabled+0x1a>
 8002b00:	2300      	movs	r3, #0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr

08002b0e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	b083      	sub	sp, #12
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d101      	bne.n	8002b26 <LL_ADC_IsDisableOngoing+0x18>
 8002b22:	2301      	movs	r3, #1
 8002b24:	e000      	b.n	8002b28 <LL_ADC_IsDisableOngoing+0x1a>
 8002b26:	2300      	movs	r3, #0
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr

08002b34 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b44:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b48:	f043 0204 	orr.w	r2, r3, #4
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002b50:	bf00      	nop
 8002b52:	370c      	adds	r7, #12
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr

08002b5c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b6c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b70:	f043 0210 	orr.w	r2, r3, #16
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002b78:	bf00      	nop
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f003 0304 	and.w	r3, r3, #4
 8002b94:	2b04      	cmp	r3, #4
 8002b96:	d101      	bne.n	8002b9c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e000      	b.n	8002b9e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002b9c:	2300      	movs	r3, #0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	370c      	adds	r7, #12
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr

08002baa <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002baa:	b480      	push	{r7}
 8002bac:	b083      	sub	sp, #12
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002bba:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002bbe:	f043 0220 	orr.w	r2, r3, #32
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002bc6:	bf00      	nop
 8002bc8:	370c      	adds	r7, #12
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr

08002bd2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002bd2:	b480      	push	{r7}
 8002bd4:	b083      	sub	sp, #12
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f003 0308 	and.w	r3, r3, #8
 8002be2:	2b08      	cmp	r3, #8
 8002be4:	d101      	bne.n	8002bea <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002be6:	2301      	movs	r3, #1
 8002be8:	e000      	b.n	8002bec <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002bea:	2300      	movs	r3, #0
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b088      	sub	sp, #32
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c00:	2300      	movs	r3, #0
 8002c02:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 8002c04:	2300      	movs	r3, #0
 8002c06:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d101      	bne.n	8002c16 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e12e      	b.n	8002e74 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	691b      	ldr	r3, [r3, #16]
 8002c1a:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d109      	bne.n	8002c38 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f7fe f875 	bl	8000d14 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f7ff feef 	bl	8002a20 <LL_ADC_IsDeepPowerDownEnabled>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d004      	beq.n	8002c52 <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7ff fed5 	bl	80029fc <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7ff ff0a 	bl	8002a70 <LL_ADC_IsInternalRegulatorEnabled>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d115      	bne.n	8002c8e <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7ff feee 	bl	8002a48 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c6c:	4b83      	ldr	r3, [pc, #524]	; (8002e7c <HAL_ADC_Init+0x284>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	099b      	lsrs	r3, r3, #6
 8002c72:	4a83      	ldr	r2, [pc, #524]	; (8002e80 <HAL_ADC_Init+0x288>)
 8002c74:	fba2 2303 	umull	r2, r3, r2, r3
 8002c78:	099b      	lsrs	r3, r3, #6
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	005b      	lsls	r3, r3, #1
 8002c7e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c80:	e002      	b.n	8002c88 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	3b01      	subs	r3, #1
 8002c86:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d1f9      	bne.n	8002c82 <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7ff feec 	bl	8002a70 <LL_ADC_IsInternalRegulatorEnabled>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d10d      	bne.n	8002cba <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ca2:	f043 0210 	orr.w	r2, r3, #16
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cae:	f043 0201 	orr.w	r2, r3, #1
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f7ff ff60 	bl	8002b84 <LL_ADC_REG_IsConversionOngoing>
 8002cc4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cca:	f003 0310 	and.w	r3, r3, #16
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	f040 80c7 	bne.w	8002e62 <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	f040 80c3 	bne.w	8002e62 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ce0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002ce4:	f043 0202 	orr.w	r2, r3, #2
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7ff fef9 	bl	8002ae8 <LL_ADC_IsEnabled>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d10b      	bne.n	8002d14 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002cfc:	4861      	ldr	r0, [pc, #388]	; (8002e84 <HAL_ADC_Init+0x28c>)
 8002cfe:	f7ff fef3 	bl	8002ae8 <LL_ADC_IsEnabled>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d105      	bne.n	8002d14 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	485e      	ldr	r0, [pc, #376]	; (8002e88 <HAL_ADC_Init+0x290>)
 8002d10:	f7ff fd5c 	bl	80027cc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	7e5b      	ldrb	r3, [r3, #25]
 8002d18:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d1e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002d24:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002d2a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d32:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 8002d34:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d36:	69ba      	ldr	r2, [r7, #24]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d106      	bne.n	8002d54 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d4a:	3b01      	subs	r3, #1
 8002d4c:	045b      	lsls	r3, r3, #17
 8002d4e:	69ba      	ldr	r2, [r7, #24]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d009      	beq.n	8002d70 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d60:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d68:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d6a:	69ba      	ldr	r2, [r7, #24]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	68da      	ldr	r2, [r3, #12]
 8002d76:	4b45      	ldr	r3, [pc, #276]	; (8002e8c <HAL_ADC_Init+0x294>)
 8002d78:	4013      	ands	r3, r2
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	6812      	ldr	r2, [r2, #0]
 8002d7e:	69b9      	ldr	r1, [r7, #24]
 8002d80:	430b      	orrs	r3, r1
 8002d82:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f7ff fefb 	bl	8002b84 <LL_ADC_REG_IsConversionOngoing>
 8002d8e:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4618      	mov	r0, r3
 8002d96:	f7ff ff1c 	bl	8002bd2 <LL_ADC_INJ_IsConversionOngoing>
 8002d9a:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d13d      	bne.n	8002e1e <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d13a      	bne.n	8002e1e <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002dac:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002db4:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002db6:	4313      	orrs	r3, r2
 8002db8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002dc4:	f023 0302 	bic.w	r3, r3, #2
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	6812      	ldr	r2, [r2, #0]
 8002dcc:	69b9      	ldr	r1, [r7, #24]
 8002dce:	430b      	orrs	r3, r1
 8002dd0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d118      	bne.n	8002e0e <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	691b      	ldr	r3, [r3, #16]
 8002de2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002de6:	f023 0304 	bic.w	r3, r3, #4
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002df2:	4311      	orrs	r1, r2
 8002df4:	687a      	ldr	r2, [r7, #4]
 8002df6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002df8:	4311      	orrs	r1, r2
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	431a      	orrs	r2, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f042 0201 	orr.w	r2, r2, #1
 8002e0a:	611a      	str	r2, [r3, #16]
 8002e0c:	e007      	b.n	8002e1e <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	691a      	ldr	r2, [r3, #16]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f022 0201 	bic.w	r2, r2, #1
 8002e1c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	691b      	ldr	r3, [r3, #16]
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d10c      	bne.n	8002e40 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2c:	f023 010f 	bic.w	r1, r3, #15
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	69db      	ldr	r3, [r3, #28]
 8002e34:	1e5a      	subs	r2, r3, #1
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	631a      	str	r2, [r3, #48]	; 0x30
 8002e3e:	e007      	b.n	8002e50 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f022 020f 	bic.w	r2, r2, #15
 8002e4e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e54:	f023 0303 	bic.w	r3, r3, #3
 8002e58:	f043 0201 	orr.w	r2, r3, #1
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	655a      	str	r2, [r3, #84]	; 0x54
 8002e60:	e007      	b.n	8002e72 <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e66:	f043 0210 	orr.w	r2, r3, #16
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002e72:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	3720      	adds	r7, #32
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	20000004 	.word	0x20000004
 8002e80:	053e2d63 	.word	0x053e2d63
 8002e84:	50040000 	.word	0x50040000
 8002e88:	50040300 	.word	0x50040300
 8002e8c:	fff0c007 	.word	0xfff0c007

08002e90 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f7ff fe71 	bl	8002b84 <LL_ADC_REG_IsConversionOngoing>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d140      	bne.n	8002f2a <HAL_ADC_Start+0x9a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d101      	bne.n	8002eb6 <HAL_ADC_Start+0x26>
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	e03c      	b.n	8002f30 <HAL_ADC_Start+0xa0>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2201      	movs	r2, #1
 8002eba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f000 fd8a 	bl	80039d8 <ADC_Enable>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002ec8:	7bfb      	ldrb	r3, [r7, #15]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d128      	bne.n	8002f20 <HAL_ADC_Start+0x90>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002ed6:	f023 0301 	bic.w	r3, r3, #1
 8002eda:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	655a      	str	r2, [r3, #84]	; 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
#else
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ee6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002eea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002eee:	d106      	bne.n	8002efe <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ef4:	f023 0206 	bic.w	r2, r3, #6
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	659a      	str	r2, [r3, #88]	; 0x58
 8002efc:	e002      	b.n	8002f04 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2200      	movs	r2, #0
 8002f02:	659a      	str	r2, [r3, #88]	; 0x58
      }
#endif /* ADC_SUPPORT_2_5_MSPS */

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	221c      	movs	r2, #28
 8002f0a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7ff fe0b 	bl	8002b34 <LL_ADC_REG_StartConversion>
 8002f1e:	e006      	b.n	8002f2e <HAL_ADC_Start+0x9e>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2200      	movs	r2, #0
 8002f24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002f28:	e001      	b.n	8002f2e <HAL_ADC_Start+0x9e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8002f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3710      	adds	r7, #16
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d101      	bne.n	8002f4e <HAL_ADC_Stop+0x16>
 8002f4a:	2302      	movs	r3, #2
 8002f4c:	e023      	b.n	8002f96 <HAL_ADC_Stop+0x5e>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2201      	movs	r2, #1
 8002f52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
#else
  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002f56:	2103      	movs	r1, #3
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f000 fc81 	bl	8003860 <ADC_ConversionStop>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	73fb      	strb	r3, [r7, #15]
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002f62:	7bfb      	ldrb	r3, [r7, #15]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d111      	bne.n	8002f8c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	f000 fdaf 	bl	8003acc <ADC_Disable>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002f72:	7bfb      	ldrb	r3, [r7, #15]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d109      	bne.n	8002f8c <HAL_ADC_Stop+0x54>
#if defined(ADC_SUPPORT_2_5_MSPS)
      ADC_STATE_CLR_SET(hadc->State,
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
#else
      ADC_STATE_CLR_SET(hadc->State,
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f7c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f80:	f023 0301 	bic.w	r3, r3, #1
 8002f84:	f043 0201 	orr.w	r2, r3, #1
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	655a      	str	r2, [r3, #84]	; 0x54
#endif /* ADC_SUPPORT_2_5_MSPS */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3710      	adds	r7, #16
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}

08002f9e <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002f9e:	b580      	push	{r7, lr}
 8002fa0:	b084      	sub	sp, #16
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	6078      	str	r0, [r7, #4]
 8002fa6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	695b      	ldr	r3, [r3, #20]
 8002fac:	2b08      	cmp	r3, #8
 8002fae:	d102      	bne.n	8002fb6 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002fb0:	2308      	movs	r3, #8
 8002fb2:	60fb      	str	r3, [r7, #12]
 8002fb4:	e010      	b.n	8002fd8 <HAL_ADC_PollForConversion+0x3a>
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	f003 0301 	and.w	r3, r3, #1
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d007      	beq.n	8002fd4 <HAL_ADC_PollForConversion+0x36>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fc8:	f043 0220 	orr.w	r2, r3, #32
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	655a      	str	r2, [r3, #84]	; 0x54

      return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e06d      	b.n	80030b0 <HAL_ADC_PollForConversion+0x112>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8002fd4:	2304      	movs	r3, #4
 8002fd6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002fd8:	f7ff fbbc 	bl	8002754 <HAL_GetTick>
 8002fdc:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002fde:	e021      	b.n	8003024 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fe6:	d01d      	beq.n	8003024 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002fe8:	f7ff fbb4 	bl	8002754 <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	683a      	ldr	r2, [r7, #0]
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d302      	bcc.n	8002ffe <HAL_ADC_PollForConversion+0x60>
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d112      	bne.n	8003024 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	4013      	ands	r3, r2
 8003008:	2b00      	cmp	r3, #0
 800300a:	d10b      	bne.n	8003024 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003010:	f043 0204 	orr.w	r2, r3, #4
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8003020:	2303      	movs	r3, #3
 8003022:	e045      	b.n	80030b0 <HAL_ADC_PollForConversion+0x112>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	4013      	ands	r3, r2
 800302e:	2b00      	cmp	r3, #0
 8003030:	d0d6      	beq.n	8002fe0 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003036:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4618      	mov	r0, r3
 8003044:	f7ff fc4b 	bl	80028de <LL_ADC_REG_IsTriggerSourceSWStart>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d01c      	beq.n	8003088 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	7e5b      	ldrb	r3, [r3, #25]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d118      	bne.n	8003088 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0308 	and.w	r3, r3, #8
 8003060:	2b08      	cmp	r3, #8
 8003062:	d111      	bne.n	8003088 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003068:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003074:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d105      	bne.n	8003088 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003080:	f043 0201 	orr.w	r2, r3, #1
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2b08      	cmp	r3, #8
 800308c:	d104      	bne.n	8003098 <HAL_ADC_PollForConversion+0xfa>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	2208      	movs	r2, #8
 8003094:	601a      	str	r2, [r3, #0]
 8003096:	e00a      	b.n	80030ae <HAL_ADC_PollForConversion+0x110>
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_WAIT) == 0UL)
#else
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d103      	bne.n	80030ae <HAL_ADC_PollForConversion+0x110>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	220c      	movs	r2, #12
 80030ac:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80030ae:	2300      	movs	r3, #0
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3710      	adds	r7, #16
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	370c      	adds	r7, #12
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr
	...

080030d4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b0b6      	sub	sp, #216	; 0xd8
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
 80030dc:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030de:	2300      	movs	r3, #0
 80030e0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80030e4:	2300      	movs	r3, #0
 80030e6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d101      	bne.n	80030f6 <HAL_ADC_ConfigChannel+0x22>
 80030f2:	2302      	movs	r3, #2
 80030f4:	e39f      	b.n	8003836 <HAL_ADC_ConfigChannel+0x762>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2201      	movs	r2, #1
 80030fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4618      	mov	r0, r3
 8003104:	f7ff fd3e 	bl	8002b84 <LL_ADC_REG_IsConversionOngoing>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	f040 8384 	bne.w	8003818 <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6818      	ldr	r0, [r3, #0]
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	6859      	ldr	r1, [r3, #4]
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	461a      	mov	r2, r3
 800311e:	f7ff fbf1 	bl	8002904 <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4618      	mov	r0, r3
 8003128:	f7ff fd2c 	bl	8002b84 <LL_ADC_REG_IsConversionOngoing>
 800312c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4618      	mov	r0, r3
 8003136:	f7ff fd4c 	bl	8002bd2 <LL_ADC_INJ_IsConversionOngoing>
 800313a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800313e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003142:	2b00      	cmp	r3, #0
 8003144:	f040 81a6 	bne.w	8003494 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003148:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800314c:	2b00      	cmp	r3, #0
 800314e:	f040 81a1 	bne.w	8003494 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6818      	ldr	r0, [r3, #0]
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	6819      	ldr	r1, [r3, #0]
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	461a      	mov	r2, r3
 8003160:	f7ff fbfc 	bl	800295c <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	695a      	ldr	r2, [r3, #20]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	08db      	lsrs	r3, r3, #3
 8003170:	f003 0303 	and.w	r3, r3, #3
 8003174:	005b      	lsls	r3, r3, #1
 8003176:	fa02 f303 	lsl.w	r3, r2, r3
 800317a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	691b      	ldr	r3, [r3, #16]
 8003182:	2b04      	cmp	r3, #4
 8003184:	d00a      	beq.n	800319c <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6818      	ldr	r0, [r3, #0]
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	6919      	ldr	r1, [r3, #16]
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003196:	f7ff fb4d 	bl	8002834 <LL_ADC_SetOffset>
 800319a:	e17b      	b.n	8003494 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2100      	movs	r1, #0
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7ff fb6a 	bl	800287c <LL_ADC_GetOffsetChannel>
 80031a8:	4603      	mov	r3, r0
 80031aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d10a      	bne.n	80031c8 <HAL_ADC_ConfigChannel+0xf4>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	2100      	movs	r1, #0
 80031b8:	4618      	mov	r0, r3
 80031ba:	f7ff fb5f 	bl	800287c <LL_ADC_GetOffsetChannel>
 80031be:	4603      	mov	r3, r0
 80031c0:	0e9b      	lsrs	r3, r3, #26
 80031c2:	f003 021f 	and.w	r2, r3, #31
 80031c6:	e01e      	b.n	8003206 <HAL_ADC_ConfigChannel+0x132>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2100      	movs	r1, #0
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7ff fb54 	bl	800287c <LL_ADC_GetOffsetChannel>
 80031d4:	4603      	mov	r3, r0
 80031d6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031da:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80031de:	fa93 f3a3 	rbit	r3, r3
 80031e2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80031e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80031ea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80031ee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d101      	bne.n	80031fa <HAL_ADC_ConfigChannel+0x126>
  {
    return 32U;
 80031f6:	2320      	movs	r3, #32
 80031f8:	e004      	b.n	8003204 <HAL_ADC_ConfigChannel+0x130>
  }
  return __builtin_clz(value);
 80031fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80031fe:	fab3 f383 	clz	r3, r3
 8003202:	b2db      	uxtb	r3, r3
 8003204:	461a      	mov	r2, r3
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800320e:	2b00      	cmp	r3, #0
 8003210:	d105      	bne.n	800321e <HAL_ADC_ConfigChannel+0x14a>
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	0e9b      	lsrs	r3, r3, #26
 8003218:	f003 031f 	and.w	r3, r3, #31
 800321c:	e018      	b.n	8003250 <HAL_ADC_ConfigChannel+0x17c>
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003226:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800322a:	fa93 f3a3 	rbit	r3, r3
 800322e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003232:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003236:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800323a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800323e:	2b00      	cmp	r3, #0
 8003240:	d101      	bne.n	8003246 <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 8003242:	2320      	movs	r3, #32
 8003244:	e004      	b.n	8003250 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 8003246:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800324a:	fab3 f383 	clz	r3, r3
 800324e:	b2db      	uxtb	r3, r3
 8003250:	429a      	cmp	r2, r3
 8003252:	d106      	bne.n	8003262 <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	2200      	movs	r2, #0
 800325a:	2100      	movs	r1, #0
 800325c:	4618      	mov	r0, r3
 800325e:	f7ff fb23 	bl	80028a8 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	2101      	movs	r1, #1
 8003268:	4618      	mov	r0, r3
 800326a:	f7ff fb07 	bl	800287c <LL_ADC_GetOffsetChannel>
 800326e:	4603      	mov	r3, r0
 8003270:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003274:	2b00      	cmp	r3, #0
 8003276:	d10a      	bne.n	800328e <HAL_ADC_ConfigChannel+0x1ba>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	2101      	movs	r1, #1
 800327e:	4618      	mov	r0, r3
 8003280:	f7ff fafc 	bl	800287c <LL_ADC_GetOffsetChannel>
 8003284:	4603      	mov	r3, r0
 8003286:	0e9b      	lsrs	r3, r3, #26
 8003288:	f003 021f 	and.w	r2, r3, #31
 800328c:	e01e      	b.n	80032cc <HAL_ADC_ConfigChannel+0x1f8>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2101      	movs	r1, #1
 8003294:	4618      	mov	r0, r3
 8003296:	f7ff faf1 	bl	800287c <LL_ADC_GetOffsetChannel>
 800329a:	4603      	mov	r3, r0
 800329c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80032a4:	fa93 f3a3 	rbit	r3, r3
 80032a8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80032ac:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80032b0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80032b4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d101      	bne.n	80032c0 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 80032bc:	2320      	movs	r3, #32
 80032be:	e004      	b.n	80032ca <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 80032c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80032c4:	fab3 f383 	clz	r3, r3
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	461a      	mov	r2, r3
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d105      	bne.n	80032e4 <HAL_ADC_ConfigChannel+0x210>
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	0e9b      	lsrs	r3, r3, #26
 80032de:	f003 031f 	and.w	r3, r3, #31
 80032e2:	e018      	b.n	8003316 <HAL_ADC_ConfigChannel+0x242>
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80032f0:	fa93 f3a3 	rbit	r3, r3
 80032f4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80032f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80032fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003300:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003304:	2b00      	cmp	r3, #0
 8003306:	d101      	bne.n	800330c <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 8003308:	2320      	movs	r3, #32
 800330a:	e004      	b.n	8003316 <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 800330c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003310:	fab3 f383 	clz	r3, r3
 8003314:	b2db      	uxtb	r3, r3
 8003316:	429a      	cmp	r2, r3
 8003318:	d106      	bne.n	8003328 <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	2200      	movs	r2, #0
 8003320:	2101      	movs	r1, #1
 8003322:	4618      	mov	r0, r3
 8003324:	f7ff fac0 	bl	80028a8 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2102      	movs	r1, #2
 800332e:	4618      	mov	r0, r3
 8003330:	f7ff faa4 	bl	800287c <LL_ADC_GetOffsetChannel>
 8003334:	4603      	mov	r3, r0
 8003336:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800333a:	2b00      	cmp	r3, #0
 800333c:	d10a      	bne.n	8003354 <HAL_ADC_ConfigChannel+0x280>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	2102      	movs	r1, #2
 8003344:	4618      	mov	r0, r3
 8003346:	f7ff fa99 	bl	800287c <LL_ADC_GetOffsetChannel>
 800334a:	4603      	mov	r3, r0
 800334c:	0e9b      	lsrs	r3, r3, #26
 800334e:	f003 021f 	and.w	r2, r3, #31
 8003352:	e01e      	b.n	8003392 <HAL_ADC_ConfigChannel+0x2be>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	2102      	movs	r1, #2
 800335a:	4618      	mov	r0, r3
 800335c:	f7ff fa8e 	bl	800287c <LL_ADC_GetOffsetChannel>
 8003360:	4603      	mov	r3, r0
 8003362:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003366:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800336a:	fa93 f3a3 	rbit	r3, r3
 800336e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003372:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003376:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800337a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800337e:	2b00      	cmp	r3, #0
 8003380:	d101      	bne.n	8003386 <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 8003382:	2320      	movs	r3, #32
 8003384:	e004      	b.n	8003390 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8003386:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800338a:	fab3 f383 	clz	r3, r3
 800338e:	b2db      	uxtb	r3, r3
 8003390:	461a      	mov	r2, r3
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800339a:	2b00      	cmp	r3, #0
 800339c:	d105      	bne.n	80033aa <HAL_ADC_ConfigChannel+0x2d6>
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	0e9b      	lsrs	r3, r3, #26
 80033a4:	f003 031f 	and.w	r3, r3, #31
 80033a8:	e016      	b.n	80033d8 <HAL_ADC_ConfigChannel+0x304>
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80033b6:	fa93 f3a3 	rbit	r3, r3
 80033ba:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80033bc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80033be:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80033c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d101      	bne.n	80033ce <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 80033ca:	2320      	movs	r3, #32
 80033cc:	e004      	b.n	80033d8 <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 80033ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80033d2:	fab3 f383 	clz	r3, r3
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	429a      	cmp	r2, r3
 80033da:	d106      	bne.n	80033ea <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2200      	movs	r2, #0
 80033e2:	2102      	movs	r1, #2
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7ff fa5f 	bl	80028a8 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2103      	movs	r1, #3
 80033f0:	4618      	mov	r0, r3
 80033f2:	f7ff fa43 	bl	800287c <LL_ADC_GetOffsetChannel>
 80033f6:	4603      	mov	r3, r0
 80033f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d10a      	bne.n	8003416 <HAL_ADC_ConfigChannel+0x342>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2103      	movs	r1, #3
 8003406:	4618      	mov	r0, r3
 8003408:	f7ff fa38 	bl	800287c <LL_ADC_GetOffsetChannel>
 800340c:	4603      	mov	r3, r0
 800340e:	0e9b      	lsrs	r3, r3, #26
 8003410:	f003 021f 	and.w	r2, r3, #31
 8003414:	e017      	b.n	8003446 <HAL_ADC_ConfigChannel+0x372>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2103      	movs	r1, #3
 800341c:	4618      	mov	r0, r3
 800341e:	f7ff fa2d 	bl	800287c <LL_ADC_GetOffsetChannel>
 8003422:	4603      	mov	r3, r0
 8003424:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003426:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003428:	fa93 f3a3 	rbit	r3, r3
 800342c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800342e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003430:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003432:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003434:	2b00      	cmp	r3, #0
 8003436:	d101      	bne.n	800343c <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 8003438:	2320      	movs	r3, #32
 800343a:	e003      	b.n	8003444 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 800343c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800343e:	fab3 f383 	clz	r3, r3
 8003442:	b2db      	uxtb	r3, r3
 8003444:	461a      	mov	r2, r3
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800344e:	2b00      	cmp	r3, #0
 8003450:	d105      	bne.n	800345e <HAL_ADC_ConfigChannel+0x38a>
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	0e9b      	lsrs	r3, r3, #26
 8003458:	f003 031f 	and.w	r3, r3, #31
 800345c:	e011      	b.n	8003482 <HAL_ADC_ConfigChannel+0x3ae>
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003464:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003466:	fa93 f3a3 	rbit	r3, r3
 800346a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800346c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800346e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003470:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003472:	2b00      	cmp	r3, #0
 8003474:	d101      	bne.n	800347a <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 8003476:	2320      	movs	r3, #32
 8003478:	e003      	b.n	8003482 <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 800347a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800347c:	fab3 f383 	clz	r3, r3
 8003480:	b2db      	uxtb	r3, r3
 8003482:	429a      	cmp	r2, r3
 8003484:	d106      	bne.n	8003494 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	2200      	movs	r2, #0
 800348c:	2103      	movs	r1, #3
 800348e:	4618      	mov	r0, r3
 8003490:	f7ff fa0a 	bl	80028a8 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4618      	mov	r0, r3
 800349a:	f7ff fb25 	bl	8002ae8 <LL_ADC_IsEnabled>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	f040 81c2 	bne.w	800382a <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6818      	ldr	r0, [r3, #0]
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	6819      	ldr	r1, [r3, #0]
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	461a      	mov	r2, r3
 80034b4:	f7ff fa7e 	bl	80029b4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	4a8e      	ldr	r2, [pc, #568]	; (80036f8 <HAL_ADC_ConfigChannel+0x624>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	f040 8130 	bne.w	8003724 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d10b      	bne.n	80034ec <HAL_ADC_ConfigChannel+0x418>
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	0e9b      	lsrs	r3, r3, #26
 80034da:	3301      	adds	r3, #1
 80034dc:	f003 031f 	and.w	r3, r3, #31
 80034e0:	2b09      	cmp	r3, #9
 80034e2:	bf94      	ite	ls
 80034e4:	2301      	movls	r3, #1
 80034e6:	2300      	movhi	r3, #0
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	e019      	b.n	8003520 <HAL_ADC_ConfigChannel+0x44c>
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80034f4:	fa93 f3a3 	rbit	r3, r3
 80034f8:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80034fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80034fc:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80034fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003500:	2b00      	cmp	r3, #0
 8003502:	d101      	bne.n	8003508 <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 8003504:	2320      	movs	r3, #32
 8003506:	e003      	b.n	8003510 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 8003508:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800350a:	fab3 f383 	clz	r3, r3
 800350e:	b2db      	uxtb	r3, r3
 8003510:	3301      	adds	r3, #1
 8003512:	f003 031f 	and.w	r3, r3, #31
 8003516:	2b09      	cmp	r3, #9
 8003518:	bf94      	ite	ls
 800351a:	2301      	movls	r3, #1
 800351c:	2300      	movhi	r3, #0
 800351e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003520:	2b00      	cmp	r3, #0
 8003522:	d079      	beq.n	8003618 <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800352c:	2b00      	cmp	r3, #0
 800352e:	d107      	bne.n	8003540 <HAL_ADC_ConfigChannel+0x46c>
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	0e9b      	lsrs	r3, r3, #26
 8003536:	3301      	adds	r3, #1
 8003538:	069b      	lsls	r3, r3, #26
 800353a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800353e:	e015      	b.n	800356c <HAL_ADC_ConfigChannel+0x498>
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003546:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003548:	fa93 f3a3 	rbit	r3, r3
 800354c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800354e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003550:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003552:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003554:	2b00      	cmp	r3, #0
 8003556:	d101      	bne.n	800355c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8003558:	2320      	movs	r3, #32
 800355a:	e003      	b.n	8003564 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 800355c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800355e:	fab3 f383 	clz	r3, r3
 8003562:	b2db      	uxtb	r3, r3
 8003564:	3301      	adds	r3, #1
 8003566:	069b      	lsls	r3, r3, #26
 8003568:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003574:	2b00      	cmp	r3, #0
 8003576:	d109      	bne.n	800358c <HAL_ADC_ConfigChannel+0x4b8>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	0e9b      	lsrs	r3, r3, #26
 800357e:	3301      	adds	r3, #1
 8003580:	f003 031f 	and.w	r3, r3, #31
 8003584:	2101      	movs	r1, #1
 8003586:	fa01 f303 	lsl.w	r3, r1, r3
 800358a:	e017      	b.n	80035bc <HAL_ADC_ConfigChannel+0x4e8>
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003592:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003594:	fa93 f3a3 	rbit	r3, r3
 8003598:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800359a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800359c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800359e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d101      	bne.n	80035a8 <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 80035a4:	2320      	movs	r3, #32
 80035a6:	e003      	b.n	80035b0 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 80035a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035aa:	fab3 f383 	clz	r3, r3
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	3301      	adds	r3, #1
 80035b2:	f003 031f 	and.w	r3, r3, #31
 80035b6:	2101      	movs	r1, #1
 80035b8:	fa01 f303 	lsl.w	r3, r1, r3
 80035bc:	ea42 0103 	orr.w	r1, r2, r3
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d10a      	bne.n	80035e2 <HAL_ADC_ConfigChannel+0x50e>
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	0e9b      	lsrs	r3, r3, #26
 80035d2:	3301      	adds	r3, #1
 80035d4:	f003 021f 	and.w	r2, r3, #31
 80035d8:	4613      	mov	r3, r2
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	4413      	add	r3, r2
 80035de:	051b      	lsls	r3, r3, #20
 80035e0:	e018      	b.n	8003614 <HAL_ADC_ConfigChannel+0x540>
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035ea:	fa93 f3a3 	rbit	r3, r3
 80035ee:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80035f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80035f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d101      	bne.n	80035fe <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80035fa:	2320      	movs	r3, #32
 80035fc:	e003      	b.n	8003606 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80035fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003600:	fab3 f383 	clz	r3, r3
 8003604:	b2db      	uxtb	r3, r3
 8003606:	3301      	adds	r3, #1
 8003608:	f003 021f 	and.w	r2, r3, #31
 800360c:	4613      	mov	r3, r2
 800360e:	005b      	lsls	r3, r3, #1
 8003610:	4413      	add	r3, r2
 8003612:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003614:	430b      	orrs	r3, r1
 8003616:	e080      	b.n	800371a <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003620:	2b00      	cmp	r3, #0
 8003622:	d107      	bne.n	8003634 <HAL_ADC_ConfigChannel+0x560>
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	0e9b      	lsrs	r3, r3, #26
 800362a:	3301      	adds	r3, #1
 800362c:	069b      	lsls	r3, r3, #26
 800362e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003632:	e015      	b.n	8003660 <HAL_ADC_ConfigChannel+0x58c>
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800363a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800363c:	fa93 f3a3 	rbit	r3, r3
 8003640:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003644:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003648:	2b00      	cmp	r3, #0
 800364a:	d101      	bne.n	8003650 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 800364c:	2320      	movs	r3, #32
 800364e:	e003      	b.n	8003658 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8003650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003652:	fab3 f383 	clz	r3, r3
 8003656:	b2db      	uxtb	r3, r3
 8003658:	3301      	adds	r3, #1
 800365a:	069b      	lsls	r3, r3, #26
 800365c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003668:	2b00      	cmp	r3, #0
 800366a:	d109      	bne.n	8003680 <HAL_ADC_ConfigChannel+0x5ac>
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	0e9b      	lsrs	r3, r3, #26
 8003672:	3301      	adds	r3, #1
 8003674:	f003 031f 	and.w	r3, r3, #31
 8003678:	2101      	movs	r1, #1
 800367a:	fa01 f303 	lsl.w	r3, r1, r3
 800367e:	e017      	b.n	80036b0 <HAL_ADC_ConfigChannel+0x5dc>
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003686:	6a3b      	ldr	r3, [r7, #32]
 8003688:	fa93 f3a3 	rbit	r3, r3
 800368c:	61fb      	str	r3, [r7, #28]
  return result;
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003694:	2b00      	cmp	r3, #0
 8003696:	d101      	bne.n	800369c <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 8003698:	2320      	movs	r3, #32
 800369a:	e003      	b.n	80036a4 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 800369c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800369e:	fab3 f383 	clz	r3, r3
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	3301      	adds	r3, #1
 80036a6:	f003 031f 	and.w	r3, r3, #31
 80036aa:	2101      	movs	r1, #1
 80036ac:	fa01 f303 	lsl.w	r3, r1, r3
 80036b0:	ea42 0103 	orr.w	r1, r2, r3
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d10d      	bne.n	80036dc <HAL_ADC_ConfigChannel+0x608>
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	0e9b      	lsrs	r3, r3, #26
 80036c6:	3301      	adds	r3, #1
 80036c8:	f003 021f 	and.w	r2, r3, #31
 80036cc:	4613      	mov	r3, r2
 80036ce:	005b      	lsls	r3, r3, #1
 80036d0:	4413      	add	r3, r2
 80036d2:	3b1e      	subs	r3, #30
 80036d4:	051b      	lsls	r3, r3, #20
 80036d6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80036da:	e01d      	b.n	8003718 <HAL_ADC_ConfigChannel+0x644>
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	fa93 f3a3 	rbit	r3, r3
 80036e8:	613b      	str	r3, [r7, #16]
  return result;
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80036ee:	69bb      	ldr	r3, [r7, #24]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d103      	bne.n	80036fc <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 80036f4:	2320      	movs	r3, #32
 80036f6:	e005      	b.n	8003704 <HAL_ADC_ConfigChannel+0x630>
 80036f8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80036fc:	69bb      	ldr	r3, [r7, #24]
 80036fe:	fab3 f383 	clz	r3, r3
 8003702:	b2db      	uxtb	r3, r3
 8003704:	3301      	adds	r3, #1
 8003706:	f003 021f 	and.w	r2, r3, #31
 800370a:	4613      	mov	r3, r2
 800370c:	005b      	lsls	r3, r3, #1
 800370e:	4413      	add	r3, r2
 8003710:	3b1e      	subs	r3, #30
 8003712:	051b      	lsls	r3, r3, #20
 8003714:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003718:	430b      	orrs	r3, r1
 800371a:	683a      	ldr	r2, [r7, #0]
 800371c:	6892      	ldr	r2, [r2, #8]
 800371e:	4619      	mov	r1, r3
 8003720:	f7ff f91c 	bl	800295c <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	4b45      	ldr	r3, [pc, #276]	; (8003840 <HAL_ADC_ConfigChannel+0x76c>)
 800372a:	4013      	ands	r3, r2
 800372c:	2b00      	cmp	r3, #0
 800372e:	d07c      	beq.n	800382a <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003730:	4844      	ldr	r0, [pc, #272]	; (8003844 <HAL_ADC_ConfigChannel+0x770>)
 8003732:	f7ff f871 	bl	8002818 <LL_ADC_GetCommonPathInternalCh>
 8003736:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800373a:	4843      	ldr	r0, [pc, #268]	; (8003848 <HAL_ADC_ConfigChannel+0x774>)
 800373c:	f7ff f9d4 	bl	8002ae8 <LL_ADC_IsEnabled>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d15e      	bne.n	8003804 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a40      	ldr	r2, [pc, #256]	; (800384c <HAL_ADC_ConfigChannel+0x778>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d127      	bne.n	80037a0 <HAL_ADC_ConfigChannel+0x6cc>
 8003750:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003754:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d121      	bne.n	80037a0 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a39      	ldr	r2, [pc, #228]	; (8003848 <HAL_ADC_ConfigChannel+0x774>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d161      	bne.n	800382a <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003766:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800376a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800376e:	4619      	mov	r1, r3
 8003770:	4834      	ldr	r0, [pc, #208]	; (8003844 <HAL_ADC_ConfigChannel+0x770>)
 8003772:	f7ff f83e 	bl	80027f2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003776:	4b36      	ldr	r3, [pc, #216]	; (8003850 <HAL_ADC_ConfigChannel+0x77c>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	099b      	lsrs	r3, r3, #6
 800377c:	4a35      	ldr	r2, [pc, #212]	; (8003854 <HAL_ADC_ConfigChannel+0x780>)
 800377e:	fba2 2303 	umull	r2, r3, r2, r3
 8003782:	099b      	lsrs	r3, r3, #6
 8003784:	1c5a      	adds	r2, r3, #1
 8003786:	4613      	mov	r3, r2
 8003788:	005b      	lsls	r3, r3, #1
 800378a:	4413      	add	r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8003790:	e002      	b.n	8003798 <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	3b01      	subs	r3, #1
 8003796:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d1f9      	bne.n	8003792 <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800379e:	e044      	b.n	800382a <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a2c      	ldr	r2, [pc, #176]	; (8003858 <HAL_ADC_ConfigChannel+0x784>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d113      	bne.n	80037d2 <HAL_ADC_ConfigChannel+0x6fe>
 80037aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d10d      	bne.n	80037d2 <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a23      	ldr	r2, [pc, #140]	; (8003848 <HAL_ADC_ConfigChannel+0x774>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d134      	bne.n	800382a <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80037c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037c4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037c8:	4619      	mov	r1, r3
 80037ca:	481e      	ldr	r0, [pc, #120]	; (8003844 <HAL_ADC_ConfigChannel+0x770>)
 80037cc:	f7ff f811 	bl	80027f2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80037d0:	e02b      	b.n	800382a <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a21      	ldr	r2, [pc, #132]	; (800385c <HAL_ADC_ConfigChannel+0x788>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d126      	bne.n	800382a <HAL_ADC_ConfigChannel+0x756>
 80037dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d120      	bne.n	800382a <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a16      	ldr	r2, [pc, #88]	; (8003848 <HAL_ADC_ConfigChannel+0x774>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d11b      	bne.n	800382a <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80037f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037f6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80037fa:	4619      	mov	r1, r3
 80037fc:	4811      	ldr	r0, [pc, #68]	; (8003844 <HAL_ADC_ConfigChannel+0x770>)
 80037fe:	f7fe fff8 	bl	80027f2 <LL_ADC_SetCommonPathInternalCh>
 8003802:	e012      	b.n	800382a <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003808:	f043 0220 	orr.w	r2, r3, #32
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003816:	e008      	b.n	800382a <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800381c:	f043 0220 	orr.w	r2, r3, #32
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8003832:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003836:	4618      	mov	r0, r3
 8003838:	37d8      	adds	r7, #216	; 0xd8
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	80080000 	.word	0x80080000
 8003844:	50040300 	.word	0x50040300
 8003848:	50040000 	.word	0x50040000
 800384c:	c7520000 	.word	0xc7520000
 8003850:	20000004 	.word	0x20000004
 8003854:	053e2d63 	.word	0x053e2d63
 8003858:	cb840000 	.word	0xcb840000
 800385c:	80000001 	.word	0x80000001

08003860 <ADC_ConversionStop>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b088      	sub	sp, #32
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	6039      	str	r1, [r7, #0]
    }
    
  }
#else
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800386a:	2300      	movs	r3, #0
 800386c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4618      	mov	r0, r3
 8003878:	f7ff f984 	bl	8002b84 <LL_ADC_REG_IsConversionOngoing>
 800387c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4618      	mov	r0, r3
 8003884:	f7ff f9a5 	bl	8002bd2 <LL_ADC_INJ_IsConversionOngoing>
 8003888:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d103      	bne.n	8003898 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2b00      	cmp	r3, #0
 8003894:	f000 8098 	beq.w	80039c8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d02a      	beq.n	80038fc <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	7e5b      	ldrb	r3, [r3, #25]
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d126      	bne.n	80038fc <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	7e1b      	ldrb	r3, [r3, #24]
 80038b2:	2b01      	cmp	r3, #1
 80038b4:	d122      	bne.n	80038fc <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80038b6:	2301      	movs	r3, #1
 80038b8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80038ba:	e014      	b.n	80038e6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	4a45      	ldr	r2, [pc, #276]	; (80039d4 <ADC_ConversionStop+0x174>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d90d      	bls.n	80038e0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038c8:	f043 0210 	orr.w	r2, r3, #16
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038d4:	f043 0201 	orr.w	r2, r3, #1
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e074      	b.n	80039ca <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80038e0:	69fb      	ldr	r3, [r7, #28]
 80038e2:	3301      	adds	r3, #1
 80038e4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038f0:	2b40      	cmp	r3, #64	; 0x40
 80038f2:	d1e3      	bne.n	80038bc <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	2240      	movs	r2, #64	; 0x40
 80038fa:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80038fc:	69bb      	ldr	r3, [r7, #24]
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d014      	beq.n	800392c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4618      	mov	r0, r3
 8003908:	f7ff f93c 	bl	8002b84 <LL_ADC_REG_IsConversionOngoing>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00c      	beq.n	800392c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4618      	mov	r0, r3
 8003918:	f7ff f8f9 	bl	8002b0e <LL_ADC_IsDisableOngoing>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d104      	bne.n	800392c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4618      	mov	r0, r3
 8003928:	f7ff f918 	bl	8002b5c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800392c:	69bb      	ldr	r3, [r7, #24]
 800392e:	2b01      	cmp	r3, #1
 8003930:	d014      	beq.n	800395c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4618      	mov	r0, r3
 8003938:	f7ff f94b 	bl	8002bd2 <LL_ADC_INJ_IsConversionOngoing>
 800393c:	4603      	mov	r3, r0
 800393e:	2b00      	cmp	r3, #0
 8003940:	d00c      	beq.n	800395c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4618      	mov	r0, r3
 8003948:	f7ff f8e1 	bl	8002b0e <LL_ADC_IsDisableOngoing>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d104      	bne.n	800395c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4618      	mov	r0, r3
 8003958:	f7ff f927 	bl	8002baa <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800395c:	69bb      	ldr	r3, [r7, #24]
 800395e:	2b02      	cmp	r3, #2
 8003960:	d005      	beq.n	800396e <ADC_ConversionStop+0x10e>
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	2b03      	cmp	r3, #3
 8003966:	d105      	bne.n	8003974 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003968:	230c      	movs	r3, #12
 800396a:	617b      	str	r3, [r7, #20]
        break;
 800396c:	e005      	b.n	800397a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800396e:	2308      	movs	r3, #8
 8003970:	617b      	str	r3, [r7, #20]
        break;
 8003972:	e002      	b.n	800397a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003974:	2304      	movs	r3, #4
 8003976:	617b      	str	r3, [r7, #20]
        break;
 8003978:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800397a:	f7fe feeb 	bl	8002754 <HAL_GetTick>
 800397e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003980:	e01b      	b.n	80039ba <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003982:	f7fe fee7 	bl	8002754 <HAL_GetTick>
 8003986:	4602      	mov	r2, r0
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	2b05      	cmp	r3, #5
 800398e:	d914      	bls.n	80039ba <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	689a      	ldr	r2, [r3, #8]
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	4013      	ands	r3, r2
 800399a:	2b00      	cmp	r3, #0
 800399c:	d00d      	beq.n	80039ba <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039a2:	f043 0210 	orr.w	r2, r3, #16
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039ae:	f043 0201 	orr.w	r2, r3, #1
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e007      	b.n	80039ca <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	689a      	ldr	r2, [r3, #8]
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	4013      	ands	r3, r2
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d1dc      	bne.n	8003982 <ADC_ConversionStop+0x122>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3720      	adds	r7, #32
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	a33fffff 	.word	0xa33fffff

080039d8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80039e0:	2300      	movs	r3, #0
 80039e2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7ff f87d 	bl	8002ae8 <LL_ADC_IsEnabled>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d15e      	bne.n	8003ab2 <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	689a      	ldr	r2, [r3, #8]
 80039fa:	4b30      	ldr	r3, [pc, #192]	; (8003abc <ADC_Enable+0xe4>)
 80039fc:	4013      	ands	r3, r2
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d00d      	beq.n	8003a1e <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a06:	f043 0210 	orr.w	r2, r3, #16
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a12:	f043 0201 	orr.w	r2, r3, #1
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e04a      	b.n	8003ab4 <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4618      	mov	r0, r3
 8003a24:	f7ff f838 	bl	8002a98 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003a28:	4825      	ldr	r0, [pc, #148]	; (8003ac0 <ADC_Enable+0xe8>)
 8003a2a:	f7fe fef5 	bl	8002818 <LL_ADC_GetCommonPathInternalCh>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d00f      	beq.n	8003a58 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a38:	4b22      	ldr	r3, [pc, #136]	; (8003ac4 <ADC_Enable+0xec>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	099b      	lsrs	r3, r3, #6
 8003a3e:	4a22      	ldr	r2, [pc, #136]	; (8003ac8 <ADC_Enable+0xf0>)
 8003a40:	fba2 2303 	umull	r2, r3, r2, r3
 8003a44:	099b      	lsrs	r3, r3, #6
 8003a46:	3301      	adds	r3, #1
 8003a48:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003a4a:	e002      	b.n	8003a52 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	3b01      	subs	r3, #1
 8003a50:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d1f9      	bne.n	8003a4c <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003a58:	f7fe fe7c 	bl	8002754 <HAL_GetTick>
 8003a5c:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a5e:	e021      	b.n	8003aa4 <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4618      	mov	r0, r3
 8003a66:	f7ff f83f 	bl	8002ae8 <LL_ADC_IsEnabled>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d104      	bne.n	8003a7a <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4618      	mov	r0, r3
 8003a76:	f7ff f80f 	bl	8002a98 <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003a7a:	f7fe fe6b 	bl	8002754 <HAL_GetTick>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	2b02      	cmp	r3, #2
 8003a86:	d90d      	bls.n	8003aa4 <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a8c:	f043 0210 	orr.w	r2, r3, #16
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	655a      	str	r2, [r3, #84]	; 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a98:	f043 0201 	orr.w	r2, r3, #1
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	659a      	str	r2, [r3, #88]	; 0x58
          
          return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e007      	b.n	8003ab4 <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0301 	and.w	r3, r3, #1
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d1d6      	bne.n	8003a60 <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003ab2:	2300      	movs	r3, #0
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3710      	adds	r7, #16
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	8000003f 	.word	0x8000003f
 8003ac0:	50040300 	.word	0x50040300
 8003ac4:	20000004 	.word	0x20000004
 8003ac8:	053e2d63 	.word	0x053e2d63

08003acc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f7ff f818 	bl	8002b0e <LL_ADC_IsDisableOngoing>
 8003ade:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f7fe ffff 	bl	8002ae8 <LL_ADC_IsEnabled>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d047      	beq.n	8003b80 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d144      	bne.n	8003b80 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	f003 030d 	and.w	r3, r3, #13
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d10c      	bne.n	8003b1e <ADC_Disable+0x52>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f7fe ffd9 	bl	8002ac0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2203      	movs	r2, #3
 8003b14:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b16:	f7fe fe1d 	bl	8002754 <HAL_GetTick>
 8003b1a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b1c:	e029      	b.n	8003b72 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b22:	f043 0210 	orr.w	r2, r3, #16
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b2e:	f043 0201 	orr.w	r2, r3, #1
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e023      	b.n	8003b82 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003b3a:	f7fe fe0b 	bl	8002754 <HAL_GetTick>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d914      	bls.n	8003b72 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	f003 0301 	and.w	r3, r3, #1
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d00d      	beq.n	8003b72 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b5a:	f043 0210 	orr.w	r2, r3, #16
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b66:	f043 0201 	orr.w	r2, r3, #1
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e007      	b.n	8003b82 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	f003 0301 	and.w	r3, r3, #1
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d1dc      	bne.n	8003b3a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003b80:	2300      	movs	r3, #0
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3710      	adds	r7, #16
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}
	...

08003b8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b085      	sub	sp, #20
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f003 0307 	and.w	r3, r3, #7
 8003b9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b9c:	4b0c      	ldr	r3, [pc, #48]	; (8003bd0 <__NVIC_SetPriorityGrouping+0x44>)
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ba2:	68ba      	ldr	r2, [r7, #8]
 8003ba4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ba8:	4013      	ands	r3, r2
 8003baa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003bb4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003bb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003bbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003bbe:	4a04      	ldr	r2, [pc, #16]	; (8003bd0 <__NVIC_SetPriorityGrouping+0x44>)
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	60d3      	str	r3, [r2, #12]
}
 8003bc4:	bf00      	nop
 8003bc6:	3714      	adds	r7, #20
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bce:	4770      	bx	lr
 8003bd0:	e000ed00 	.word	0xe000ed00

08003bd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003bd8:	4b04      	ldr	r3, [pc, #16]	; (8003bec <__NVIC_GetPriorityGrouping+0x18>)
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	0a1b      	lsrs	r3, r3, #8
 8003bde:	f003 0307 	and.w	r3, r3, #7
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr
 8003bec:	e000ed00 	.word	0xe000ed00

08003bf0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	db0b      	blt.n	8003c1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c02:	79fb      	ldrb	r3, [r7, #7]
 8003c04:	f003 021f 	and.w	r2, r3, #31
 8003c08:	4907      	ldr	r1, [pc, #28]	; (8003c28 <__NVIC_EnableIRQ+0x38>)
 8003c0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c0e:	095b      	lsrs	r3, r3, #5
 8003c10:	2001      	movs	r0, #1
 8003c12:	fa00 f202 	lsl.w	r2, r0, r2
 8003c16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003c1a:	bf00      	nop
 8003c1c:	370c      	adds	r7, #12
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr
 8003c26:	bf00      	nop
 8003c28:	e000e100 	.word	0xe000e100

08003c2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	4603      	mov	r3, r0
 8003c34:	6039      	str	r1, [r7, #0]
 8003c36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	db0a      	blt.n	8003c56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	b2da      	uxtb	r2, r3
 8003c44:	490c      	ldr	r1, [pc, #48]	; (8003c78 <__NVIC_SetPriority+0x4c>)
 8003c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c4a:	0112      	lsls	r2, r2, #4
 8003c4c:	b2d2      	uxtb	r2, r2
 8003c4e:	440b      	add	r3, r1
 8003c50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c54:	e00a      	b.n	8003c6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	b2da      	uxtb	r2, r3
 8003c5a:	4908      	ldr	r1, [pc, #32]	; (8003c7c <__NVIC_SetPriority+0x50>)
 8003c5c:	79fb      	ldrb	r3, [r7, #7]
 8003c5e:	f003 030f 	and.w	r3, r3, #15
 8003c62:	3b04      	subs	r3, #4
 8003c64:	0112      	lsls	r2, r2, #4
 8003c66:	b2d2      	uxtb	r2, r2
 8003c68:	440b      	add	r3, r1
 8003c6a:	761a      	strb	r2, [r3, #24]
}
 8003c6c:	bf00      	nop
 8003c6e:	370c      	adds	r7, #12
 8003c70:	46bd      	mov	sp, r7
 8003c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c76:	4770      	bx	lr
 8003c78:	e000e100 	.word	0xe000e100
 8003c7c:	e000ed00 	.word	0xe000ed00

08003c80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b089      	sub	sp, #36	; 0x24
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	60f8      	str	r0, [r7, #12]
 8003c88:	60b9      	str	r1, [r7, #8]
 8003c8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	f003 0307 	and.w	r3, r3, #7
 8003c92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	f1c3 0307 	rsb	r3, r3, #7
 8003c9a:	2b04      	cmp	r3, #4
 8003c9c:	bf28      	it	cs
 8003c9e:	2304      	movcs	r3, #4
 8003ca0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	3304      	adds	r3, #4
 8003ca6:	2b06      	cmp	r3, #6
 8003ca8:	d902      	bls.n	8003cb0 <NVIC_EncodePriority+0x30>
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	3b03      	subs	r3, #3
 8003cae:	e000      	b.n	8003cb2 <NVIC_EncodePriority+0x32>
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8003cb8:	69bb      	ldr	r3, [r7, #24]
 8003cba:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbe:	43da      	mvns	r2, r3
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	401a      	ands	r2, r3
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cc8:	f04f 31ff 	mov.w	r1, #4294967295
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	fa01 f303 	lsl.w	r3, r1, r3
 8003cd2:	43d9      	mvns	r1, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cd8:	4313      	orrs	r3, r2
         );
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3724      	adds	r7, #36	; 0x24
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr
	...

08003ce8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	3b01      	subs	r3, #1
 8003cf4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003cf8:	d301      	bcc.n	8003cfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e00f      	b.n	8003d1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003cfe:	4a0a      	ldr	r2, [pc, #40]	; (8003d28 <SysTick_Config+0x40>)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	3b01      	subs	r3, #1
 8003d04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d06:	210f      	movs	r1, #15
 8003d08:	f04f 30ff 	mov.w	r0, #4294967295
 8003d0c:	f7ff ff8e 	bl	8003c2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d10:	4b05      	ldr	r3, [pc, #20]	; (8003d28 <SysTick_Config+0x40>)
 8003d12:	2200      	movs	r2, #0
 8003d14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d16:	4b04      	ldr	r3, [pc, #16]	; (8003d28 <SysTick_Config+0x40>)
 8003d18:	2207      	movs	r2, #7
 8003d1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d1c:	2300      	movs	r3, #0
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3708      	adds	r7, #8
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	bf00      	nop
 8003d28:	e000e010 	.word	0xe000e010

08003d2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b082      	sub	sp, #8
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f7ff ff29 	bl	8003b8c <__NVIC_SetPriorityGrouping>
}
 8003d3a:	bf00      	nop
 8003d3c:	3708      	adds	r7, #8
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}

08003d42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d42:	b580      	push	{r7, lr}
 8003d44:	b086      	sub	sp, #24
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	4603      	mov	r3, r0
 8003d4a:	60b9      	str	r1, [r7, #8]
 8003d4c:	607a      	str	r2, [r7, #4]
 8003d4e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003d50:	f7ff ff40 	bl	8003bd4 <__NVIC_GetPriorityGrouping>
 8003d54:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d56:	687a      	ldr	r2, [r7, #4]
 8003d58:	68b9      	ldr	r1, [r7, #8]
 8003d5a:	6978      	ldr	r0, [r7, #20]
 8003d5c:	f7ff ff90 	bl	8003c80 <NVIC_EncodePriority>
 8003d60:	4602      	mov	r2, r0
 8003d62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d66:	4611      	mov	r1, r2
 8003d68:	4618      	mov	r0, r3
 8003d6a:	f7ff ff5f 	bl	8003c2c <__NVIC_SetPriority>
}
 8003d6e:	bf00      	nop
 8003d70:	3718      	adds	r7, #24
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}

08003d76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d76:	b580      	push	{r7, lr}
 8003d78:	b082      	sub	sp, #8
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d84:	4618      	mov	r0, r3
 8003d86:	f7ff ff33 	bl	8003bf0 <__NVIC_EnableIRQ>
}
 8003d8a:	bf00      	nop
 8003d8c:	3708      	adds	r7, #8
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}

08003d92 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d92:	b580      	push	{r7, lr}
 8003d94:	b082      	sub	sp, #8
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f7ff ffa4 	bl	8003ce8 <SysTick_Config>
 8003da0:	4603      	mov	r3, r0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3708      	adds	r7, #8
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
	...

08003dac <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b084      	sub	sp, #16
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d101      	bne.n	8003dbe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e078      	b.n	8003eb0 <HAL_DMA_Init+0x104>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	4b3c      	ldr	r3, [pc, #240]	; (8003eb8 <HAL_DMA_Init+0x10c>)
 8003dc6:	4413      	add	r3, r2
 8003dc8:	4a3c      	ldr	r2, [pc, #240]	; (8003ebc <HAL_DMA_Init+0x110>)
 8003dca:	fba2 2303 	umull	r2, r3, r2, r3
 8003dce:	091b      	lsrs	r3, r3, #4
 8003dd0:	009a      	lsls	r2, r3, #2
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a39      	ldr	r2, [pc, #228]	; (8003ec0 <HAL_DMA_Init+0x114>)
 8003dda:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2202      	movs	r2, #2
 8003de0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003df2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003df6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003e00:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	691b      	ldr	r3, [r3, #16]
 8003e06:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	699b      	ldr	r3, [r3, #24]
 8003e12:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a1b      	ldr	r3, [r3, #32]
 8003e1e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003e20:	68fa      	ldr	r2, [r7, #12]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	68fa      	ldr	r2, [r7, #12]
 8003e2c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003e2e:	6878      	ldr	r0, [r7, #4]
 8003e30:	f000 fa6e 	bl	8004310 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e3c:	d102      	bne.n	8003e44 <HAL_DMA_Init+0x98>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685a      	ldr	r2, [r3, #4]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e4c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8003e50:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003e5a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d010      	beq.n	8003e86 <HAL_DMA_Init+0xda>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	2b04      	cmp	r3, #4
 8003e6a:	d80c      	bhi.n	8003e86 <HAL_DMA_Init+0xda>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f000 fa7b 	bl	8004368 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e76:	2200      	movs	r2, #0
 8003e78:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003e82:	605a      	str	r2, [r3, #4]
 8003e84:	e008      	b.n	8003e98 <HAL_DMA_Init+0xec>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003eae:	2300      	movs	r3, #0
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3710      	adds	r7, #16
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	bffdfff8 	.word	0xbffdfff8
 8003ebc:	cccccccd 	.word	0xcccccccd
 8003ec0:	40020000 	.word	0x40020000

08003ec4 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b086      	sub	sp, #24
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	60f8      	str	r0, [r7, #12]
 8003ecc:	60b9      	str	r1, [r7, #8]
 8003ece:	607a      	str	r2, [r7, #4]
 8003ed0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d101      	bne.n	8003ee4 <HAL_DMA_Start_IT+0x20>
 8003ee0:	2302      	movs	r3, #2
 8003ee2:	e066      	b.n	8003fb2 <HAL_DMA_Start_IT+0xee>
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d155      	bne.n	8003fa4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2202      	movs	r2, #2
 8003efc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2200      	movs	r2, #0
 8003f04:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f022 0201 	bic.w	r2, r2, #1
 8003f14:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	687a      	ldr	r2, [r7, #4]
 8003f1a:	68b9      	ldr	r1, [r7, #8]
 8003f1c:	68f8      	ldr	r0, [r7, #12]
 8003f1e:	f000 f9b9 	bl	8004294 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d008      	beq.n	8003f3c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f042 020e 	orr.w	r2, r2, #14
 8003f38:	601a      	str	r2, [r3, #0]
 8003f3a:	e00f      	b.n	8003f5c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f022 0204 	bic.w	r2, r2, #4
 8003f4a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f042 020a 	orr.w	r2, r2, #10
 8003f5a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d007      	beq.n	8003f7a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f78:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d007      	beq.n	8003f92 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f8c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f90:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f042 0201 	orr.w	r2, r2, #1
 8003fa0:	601a      	str	r2, [r3, #0]
 8003fa2:	e005      	b.n	8003fb0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003fac:	2302      	movs	r3, #2
 8003fae:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003fb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3718      	adds	r7, #24
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003fba:	b480      	push	{r7}
 8003fbc:	b083      	sub	sp, #12
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d101      	bne.n	8003fcc <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e04f      	b.n	800406c <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d008      	beq.n	8003fea <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2204      	movs	r2, #4
 8003fdc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e040      	b.n	800406c <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f022 020e 	bic.w	r2, r2, #14
 8003ff8:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004004:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004008:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f022 0201 	bic.w	r2, r2, #1
 8004018:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800401e:	f003 021c 	and.w	r2, r3, #28
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004026:	2101      	movs	r1, #1
 8004028:	fa01 f202 	lsl.w	r2, r1, r2
 800402c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004036:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800403c:	2b00      	cmp	r3, #0
 800403e:	d00c      	beq.n	800405a <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800404a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800404e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004054:	687a      	ldr	r2, [r7, #4]
 8004056:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004058:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2201      	movs	r2, #1
 800405e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2200      	movs	r2, #0
 8004066:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 800406a:	2300      	movs	r3, #0
}
 800406c:	4618      	mov	r0, r3
 800406e:	370c      	adds	r7, #12
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr

08004078 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004080:	2300      	movs	r3, #0
 8004082:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800408a:	b2db      	uxtb	r3, r3
 800408c:	2b02      	cmp	r3, #2
 800408e:	d005      	beq.n	800409c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2204      	movs	r2, #4
 8004094:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	73fb      	strb	r3, [r7, #15]
 800409a:	e047      	b.n	800412c <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f022 020e 	bic.w	r2, r2, #14
 80040aa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f022 0201 	bic.w	r2, r2, #1
 80040ba:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040c6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80040ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040d0:	f003 021c 	and.w	r2, r3, #28
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d8:	2101      	movs	r1, #1
 80040da:	fa01 f202 	lsl.w	r2, r1, r2
 80040de:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80040e8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d00c      	beq.n	800410c <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004100:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800410a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004120:	2b00      	cmp	r3, #0
 8004122:	d003      	beq.n	800412c <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	4798      	blx	r3
    }
  }
  return status;
 800412c:	7bfb      	ldrb	r3, [r7, #15]
}
 800412e:	4618      	mov	r0, r3
 8004130:	3710      	adds	r7, #16
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}

08004136 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004136:	b580      	push	{r7, lr}
 8004138:	b084      	sub	sp, #16
 800413a:	af00      	add	r7, sp, #0
 800413c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004152:	f003 031c 	and.w	r3, r3, #28
 8004156:	2204      	movs	r2, #4
 8004158:	409a      	lsls	r2, r3
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	4013      	ands	r3, r2
 800415e:	2b00      	cmp	r3, #0
 8004160:	d026      	beq.n	80041b0 <HAL_DMA_IRQHandler+0x7a>
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	f003 0304 	and.w	r3, r3, #4
 8004168:	2b00      	cmp	r3, #0
 800416a:	d021      	beq.n	80041b0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0320 	and.w	r3, r3, #32
 8004176:	2b00      	cmp	r3, #0
 8004178:	d107      	bne.n	800418a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f022 0204 	bic.w	r2, r2, #4
 8004188:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800418e:	f003 021c 	and.w	r2, r3, #28
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004196:	2104      	movs	r1, #4
 8004198:	fa01 f202 	lsl.w	r2, r1, r2
 800419c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d071      	beq.n	800428a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80041ae:	e06c      	b.n	800428a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041b4:	f003 031c 	and.w	r3, r3, #28
 80041b8:	2202      	movs	r2, #2
 80041ba:	409a      	lsls	r2, r3
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	4013      	ands	r3, r2
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d02e      	beq.n	8004222 <HAL_DMA_IRQHandler+0xec>
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	f003 0302 	and.w	r3, r3, #2
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d029      	beq.n	8004222 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 0320 	and.w	r3, r3, #32
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d10b      	bne.n	80041f4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f022 020a 	bic.w	r2, r2, #10
 80041ea:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041f8:	f003 021c 	and.w	r2, r3, #28
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004200:	2102      	movs	r1, #2
 8004202:	fa01 f202 	lsl.w	r2, r1, r2
 8004206:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004214:	2b00      	cmp	r3, #0
 8004216:	d038      	beq.n	800428a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004220:	e033      	b.n	800428a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004226:	f003 031c 	and.w	r3, r3, #28
 800422a:	2208      	movs	r2, #8
 800422c:	409a      	lsls	r2, r3
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	4013      	ands	r3, r2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d02a      	beq.n	800428c <HAL_DMA_IRQHandler+0x156>
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	f003 0308 	and.w	r3, r3, #8
 800423c:	2b00      	cmp	r3, #0
 800423e:	d025      	beq.n	800428c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f022 020e 	bic.w	r2, r2, #14
 800424e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004254:	f003 021c 	and.w	r2, r3, #28
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425c:	2101      	movs	r1, #1
 800425e:	fa01 f202 	lsl.w	r2, r1, r2
 8004262:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2201      	movs	r2, #1
 8004268:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2201      	movs	r2, #1
 800426e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800427e:	2b00      	cmp	r3, #0
 8004280:	d004      	beq.n	800428c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800428a:	bf00      	nop
 800428c:	bf00      	nop
}
 800428e:	3710      	adds	r7, #16
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}

08004294 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004294:	b480      	push	{r7}
 8004296:	b085      	sub	sp, #20
 8004298:	af00      	add	r7, sp, #0
 800429a:	60f8      	str	r0, [r7, #12]
 800429c:	60b9      	str	r1, [r7, #8]
 800429e:	607a      	str	r2, [r7, #4]
 80042a0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042a6:	68fa      	ldr	r2, [r7, #12]
 80042a8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80042aa:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d004      	beq.n	80042be <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042b8:	68fa      	ldr	r2, [r7, #12]
 80042ba:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80042bc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042c2:	f003 021c 	and.w	r2, r3, #28
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ca:	2101      	movs	r1, #1
 80042cc:	fa01 f202 	lsl.w	r2, r1, r2
 80042d0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	683a      	ldr	r2, [r7, #0]
 80042d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	2b10      	cmp	r3, #16
 80042e0:	d108      	bne.n	80042f4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	68ba      	ldr	r2, [r7, #8]
 80042f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80042f2:	e007      	b.n	8004304 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	68ba      	ldr	r2, [r7, #8]
 80042fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	687a      	ldr	r2, [r7, #4]
 8004302:	60da      	str	r2, [r3, #12]
}
 8004304:	bf00      	nop
 8004306:	3714      	adds	r7, #20
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr

08004310 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004310:	b480      	push	{r7}
 8004312:	b085      	sub	sp, #20
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800431c:	089b      	lsrs	r3, r3, #2
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004324:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	6493      	str	r3, [r2, #72]	; 0x48
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	b2db      	uxtb	r3, r3
 8004332:	3b08      	subs	r3, #8
 8004334:	4a0a      	ldr	r2, [pc, #40]	; (8004360 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8004336:	fba2 2303 	umull	r2, r3, r2, r3
 800433a:	091b      	lsrs	r3, r3, #4
 800433c:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4a08      	ldr	r2, [pc, #32]	; (8004364 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8004342:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f003 031f 	and.w	r3, r3, #31
 800434a:	2201      	movs	r2, #1
 800434c:	409a      	lsls	r2, r3
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004352:	bf00      	nop
 8004354:	3714      	adds	r7, #20
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr
 800435e:	bf00      	nop
 8004360:	cccccccd 	.word	0xcccccccd
 8004364:	40020880 	.word	0x40020880

08004368 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004368:	b480      	push	{r7}
 800436a:	b085      	sub	sp, #20
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004378:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800437a:	68fa      	ldr	r2, [r7, #12]
 800437c:	4b0b      	ldr	r3, [pc, #44]	; (80043ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800437e:	4413      	add	r3, r2
 8004380:	009b      	lsls	r3, r3, #2
 8004382:	461a      	mov	r2, r3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	4a09      	ldr	r2, [pc, #36]	; (80043b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 800438c:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	3b01      	subs	r3, #1
 8004392:	f003 0303 	and.w	r3, r3, #3
 8004396:	2201      	movs	r2, #1
 8004398:	409a      	lsls	r2, r3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800439e:	bf00      	nop
 80043a0:	3714      	adds	r7, #20
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr
 80043aa:	bf00      	nop
 80043ac:	1000823f 	.word	0x1000823f
 80043b0:	40020940 	.word	0x40020940

080043b4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b087      	sub	sp, #28
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80043be:	2300      	movs	r3, #0
 80043c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80043c2:	e146      	b.n	8004652 <HAL_GPIO_Init+0x29e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	2101      	movs	r1, #1
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	fa01 f303 	lsl.w	r3, r1, r3
 80043d0:	4013      	ands	r3, r2
 80043d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	f000 8138 	beq.w	800464c <HAL_GPIO_Init+0x298>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	f003 0303 	and.w	r3, r3, #3
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d005      	beq.n	80043f4 <HAL_GPIO_Init+0x40>
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	f003 0303 	and.w	r3, r3, #3
 80043f0:	2b02      	cmp	r3, #2
 80043f2:	d130      	bne.n	8004456 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	005b      	lsls	r3, r3, #1
 80043fe:	2203      	movs	r2, #3
 8004400:	fa02 f303 	lsl.w	r3, r2, r3
 8004404:	43db      	mvns	r3, r3
 8004406:	693a      	ldr	r2, [r7, #16]
 8004408:	4013      	ands	r3, r2
 800440a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	68da      	ldr	r2, [r3, #12]
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	005b      	lsls	r3, r3, #1
 8004414:	fa02 f303 	lsl.w	r3, r2, r3
 8004418:	693a      	ldr	r2, [r7, #16]
 800441a:	4313      	orrs	r3, r2
 800441c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	693a      	ldr	r2, [r7, #16]
 8004422:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800442a:	2201      	movs	r2, #1
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	fa02 f303 	lsl.w	r3, r2, r3
 8004432:	43db      	mvns	r3, r3
 8004434:	693a      	ldr	r2, [r7, #16]
 8004436:	4013      	ands	r3, r2
 8004438:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	091b      	lsrs	r3, r3, #4
 8004440:	f003 0201 	and.w	r2, r3, #1
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	fa02 f303 	lsl.w	r3, r2, r3
 800444a:	693a      	ldr	r2, [r7, #16]
 800444c:	4313      	orrs	r3, r2
 800444e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	693a      	ldr	r2, [r7, #16]
 8004454:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	f003 0303 	and.w	r3, r3, #3
 800445e:	2b03      	cmp	r3, #3
 8004460:	d017      	beq.n	8004492 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	68db      	ldr	r3, [r3, #12]
 8004466:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	005b      	lsls	r3, r3, #1
 800446c:	2203      	movs	r2, #3
 800446e:	fa02 f303 	lsl.w	r3, r2, r3
 8004472:	43db      	mvns	r3, r3
 8004474:	693a      	ldr	r2, [r7, #16]
 8004476:	4013      	ands	r3, r2
 8004478:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	689a      	ldr	r2, [r3, #8]
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	005b      	lsls	r3, r3, #1
 8004482:	fa02 f303 	lsl.w	r3, r2, r3
 8004486:	693a      	ldr	r2, [r7, #16]
 8004488:	4313      	orrs	r3, r2
 800448a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	693a      	ldr	r2, [r7, #16]
 8004490:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	f003 0303 	and.w	r3, r3, #3
 800449a:	2b02      	cmp	r3, #2
 800449c:	d123      	bne.n	80044e6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	08da      	lsrs	r2, r3, #3
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	3208      	adds	r2, #8
 80044a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	f003 0307 	and.w	r3, r3, #7
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	220f      	movs	r2, #15
 80044b6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ba:	43db      	mvns	r3, r3
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	4013      	ands	r3, r2
 80044c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	691a      	ldr	r2, [r3, #16]
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	f003 0307 	and.w	r3, r3, #7
 80044cc:	009b      	lsls	r3, r3, #2
 80044ce:	fa02 f303 	lsl.w	r3, r2, r3
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	4313      	orrs	r3, r2
 80044d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	08da      	lsrs	r2, r3, #3
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	3208      	adds	r2, #8
 80044e0:	6939      	ldr	r1, [r7, #16]
 80044e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	005b      	lsls	r3, r3, #1
 80044f0:	2203      	movs	r2, #3
 80044f2:	fa02 f303 	lsl.w	r3, r2, r3
 80044f6:	43db      	mvns	r3, r3
 80044f8:	693a      	ldr	r2, [r7, #16]
 80044fa:	4013      	ands	r3, r2
 80044fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f003 0203 	and.w	r2, r3, #3
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	005b      	lsls	r3, r3, #1
 800450a:	fa02 f303 	lsl.w	r3, r2, r3
 800450e:	693a      	ldr	r2, [r7, #16]
 8004510:	4313      	orrs	r3, r2
 8004512:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	693a      	ldr	r2, [r7, #16]
 8004518:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004522:	2b00      	cmp	r3, #0
 8004524:	f000 8092 	beq.w	800464c <HAL_GPIO_Init+0x298>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004528:	4a51      	ldr	r2, [pc, #324]	; (8004670 <HAL_GPIO_Init+0x2bc>)
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	089b      	lsrs	r3, r3, #2
 800452e:	3302      	adds	r3, #2
 8004530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004534:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	f003 0303 	and.w	r3, r3, #3
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	220f      	movs	r2, #15
 8004540:	fa02 f303 	lsl.w	r3, r2, r3
 8004544:	43db      	mvns	r3, r3
 8004546:	693a      	ldr	r2, [r7, #16]
 8004548:	4013      	ands	r3, r2
 800454a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004552:	d013      	beq.n	800457c <HAL_GPIO_Init+0x1c8>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	4a47      	ldr	r2, [pc, #284]	; (8004674 <HAL_GPIO_Init+0x2c0>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d00d      	beq.n	8004578 <HAL_GPIO_Init+0x1c4>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	4a46      	ldr	r2, [pc, #280]	; (8004678 <HAL_GPIO_Init+0x2c4>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d007      	beq.n	8004574 <HAL_GPIO_Init+0x1c0>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	4a45      	ldr	r2, [pc, #276]	; (800467c <HAL_GPIO_Init+0x2c8>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d101      	bne.n	8004570 <HAL_GPIO_Init+0x1bc>
 800456c:	2304      	movs	r3, #4
 800456e:	e006      	b.n	800457e <HAL_GPIO_Init+0x1ca>
 8004570:	2307      	movs	r3, #7
 8004572:	e004      	b.n	800457e <HAL_GPIO_Init+0x1ca>
 8004574:	2302      	movs	r3, #2
 8004576:	e002      	b.n	800457e <HAL_GPIO_Init+0x1ca>
 8004578:	2301      	movs	r3, #1
 800457a:	e000      	b.n	800457e <HAL_GPIO_Init+0x1ca>
 800457c:	2300      	movs	r3, #0
 800457e:	697a      	ldr	r2, [r7, #20]
 8004580:	f002 0203 	and.w	r2, r2, #3
 8004584:	0092      	lsls	r2, r2, #2
 8004586:	4093      	lsls	r3, r2
 8004588:	693a      	ldr	r2, [r7, #16]
 800458a:	4313      	orrs	r3, r2
 800458c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800458e:	4938      	ldr	r1, [pc, #224]	; (8004670 <HAL_GPIO_Init+0x2bc>)
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	089b      	lsrs	r3, r3, #2
 8004594:	3302      	adds	r3, #2
 8004596:	693a      	ldr	r2, [r7, #16]
 8004598:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800459c:	4b38      	ldr	r3, [pc, #224]	; (8004680 <HAL_GPIO_Init+0x2cc>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	43db      	mvns	r3, r3
 80045a6:	693a      	ldr	r2, [r7, #16]
 80045a8:	4013      	ands	r3, r2
 80045aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d003      	beq.n	80045c0 <HAL_GPIO_Init+0x20c>
        {
          temp |= iocurrent;
 80045b8:	693a      	ldr	r2, [r7, #16]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	4313      	orrs	r3, r2
 80045be:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80045c0:	4a2f      	ldr	r2, [pc, #188]	; (8004680 <HAL_GPIO_Init+0x2cc>)
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80045c6:	4b2e      	ldr	r3, [pc, #184]	; (8004680 <HAL_GPIO_Init+0x2cc>)
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	43db      	mvns	r3, r3
 80045d0:	693a      	ldr	r2, [r7, #16]
 80045d2:	4013      	ands	r3, r2
 80045d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d003      	beq.n	80045ea <HAL_GPIO_Init+0x236>
        {
          temp |= iocurrent;
 80045e2:	693a      	ldr	r2, [r7, #16]
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	4313      	orrs	r3, r2
 80045e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80045ea:	4a25      	ldr	r2, [pc, #148]	; (8004680 <HAL_GPIO_Init+0x2cc>)
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80045f0:	4b23      	ldr	r3, [pc, #140]	; (8004680 <HAL_GPIO_Init+0x2cc>)
 80045f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80045f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	43db      	mvns	r3, r3
 80045fc:	693a      	ldr	r2, [r7, #16]
 80045fe:	4013      	ands	r3, r2
 8004600:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800460a:	2b00      	cmp	r3, #0
 800460c:	d003      	beq.n	8004616 <HAL_GPIO_Init+0x262>
        {
          temp |= iocurrent;
 800460e:	693a      	ldr	r2, [r7, #16]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	4313      	orrs	r3, r2
 8004614:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004616:	4a1a      	ldr	r2, [pc, #104]	; (8004680 <HAL_GPIO_Init+0x2cc>)
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 800461e:	4b18      	ldr	r3, [pc, #96]	; (8004680 <HAL_GPIO_Init+0x2cc>)
 8004620:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004624:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	43db      	mvns	r3, r3
 800462a:	693a      	ldr	r2, [r7, #16]
 800462c:	4013      	ands	r3, r2
 800462e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004638:	2b00      	cmp	r3, #0
 800463a:	d003      	beq.n	8004644 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800463c:	693a      	ldr	r2, [r7, #16]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	4313      	orrs	r3, r2
 8004642:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004644:	4a0e      	ldr	r2, [pc, #56]	; (8004680 <HAL_GPIO_Init+0x2cc>)
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	3301      	adds	r3, #1
 8004650:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	fa22 f303 	lsr.w	r3, r2, r3
 800465c:	2b00      	cmp	r3, #0
 800465e:	f47f aeb1 	bne.w	80043c4 <HAL_GPIO_Init+0x10>
  }
}
 8004662:	bf00      	nop
 8004664:	bf00      	nop
 8004666:	371c      	adds	r7, #28
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr
 8004670:	40010000 	.word	0x40010000
 8004674:	48000400 	.word	0x48000400
 8004678:	48000800 	.word	0x48000800
 800467c:	48001000 	.word	0x48001000
 8004680:	58000800 	.word	0x58000800

08004684 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004684:	b480      	push	{r7}
 8004686:	b085      	sub	sp, #20
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	460b      	mov	r3, r1
 800468e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	691a      	ldr	r2, [r3, #16]
 8004694:	887b      	ldrh	r3, [r7, #2]
 8004696:	4013      	ands	r3, r2
 8004698:	2b00      	cmp	r3, #0
 800469a:	d002      	beq.n	80046a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800469c:	2301      	movs	r3, #1
 800469e:	73fb      	strb	r3, [r7, #15]
 80046a0:	e001      	b.n	80046a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80046a2:	2300      	movs	r3, #0
 80046a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80046a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	3714      	adds	r7, #20
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr

080046b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	460b      	mov	r3, r1
 80046be:	807b      	strh	r3, [r7, #2]
 80046c0:	4613      	mov	r3, r2
 80046c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80046c4:	787b      	ldrb	r3, [r7, #1]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d003      	beq.n	80046d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80046ca:	887a      	ldrh	r2, [r7, #2]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80046d0:	e002      	b.n	80046d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80046d2:	887a      	ldrh	r2, [r7, #2]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80046d8:	bf00      	nop
 80046da:	370c      	adds	r7, #12
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr

080046e4 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b085      	sub	sp, #20
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	460b      	mov	r3, r1
 80046ee:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	695b      	ldr	r3, [r3, #20]
 80046f4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80046f6:	887a      	ldrh	r2, [r7, #2]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	4013      	ands	r3, r2
 80046fc:	041a      	lsls	r2, r3, #16
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	43d9      	mvns	r1, r3
 8004702:	887b      	ldrh	r3, [r7, #2]
 8004704:	400b      	ands	r3, r1
 8004706:	431a      	orrs	r2, r3
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	619a      	str	r2, [r3, #24]
}
 800470c:	bf00      	nop
 800470e:	3714      	adds	r7, #20
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b084      	sub	sp, #16
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8004720:	2300      	movs	r3, #0
 8004722:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d01e      	beq.n	8004768 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 800472a:	4b13      	ldr	r3, [pc, #76]	; (8004778 <HAL_IPCC_Init+0x60>)
 800472c:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004734:	b2db      	uxtb	r3, r3
 8004736:	2b00      	cmp	r3, #0
 8004738:	d102      	bne.n	8004740 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f7fc fdd4 	bl	80012e8 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8004740:	68b8      	ldr	r0, [r7, #8]
 8004742:	f000 f8f5 	bl	8004930 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f043 1201 	orr.w	r2, r3, #65537	; 0x10001
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f000 f8c6 	bl	80048e4 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	635a      	str	r2, [r3, #52]	; 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2201      	movs	r2, #1
 8004762:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8004766:	e001      	b.n	800476c <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 800476c:	7bfb      	ldrb	r3, [r7, #15]
}
 800476e:	4618      	mov	r0, r3
 8004770:	3710      	adds	r7, #16
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	58000c00 	.word	0x58000c00

0800477c <HAL_IPCC_TX_IRQHandler>:
  * @brief  This function handles IPCC Tx Free interrupt request.
  * @param  hipcc IPCC handle
  * @retval None
  */
void HAL_IPCC_TX_IRQHandler(IPCC_HandleTypeDef *const hipcc)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b086      	sub	sp, #24
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  uint32_t irqmask;
  uint32_t bit_pos;
  uint32_t ch_count = 0U;
 8004784:	2300      	movs	r3, #0
 8004786:	613b      	str	r3, [r7, #16]
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8004788:	4b22      	ldr	r3, [pc, #136]	; (8004814 <HAL_IPCC_TX_IRQHandler+0x98>)
 800478a:	60fb      	str	r3, [r7, #12]

  /* check the Tx free channels which are not masked */
  irqmask = ~(currentInstance->MR) & IPCC_ALL_TX_BUF;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	43db      	mvns	r3, r3
 8004792:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8004796:	617b      	str	r3, [r7, #20]
  irqmask = irqmask & ~(currentInstance->SR << IPCC_MR_CH1FM_Pos);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	68db      	ldr	r3, [r3, #12]
 800479c:	041b      	lsls	r3, r3, #16
 800479e:	43db      	mvns	r3, r3
 80047a0:	697a      	ldr	r2, [r7, #20]
 80047a2:	4013      	ands	r3, r2
 80047a4:	617b      	str	r3, [r7, #20]

  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
 80047a6:	e02c      	b.n	8004802 <HAL_IPCC_TX_IRQHandler+0x86>
  {
    bit_pos = 1UL << (IPCC_MR_CH1FM_Pos + (ch_count & CHANNEL_INDEX_MASK));
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	f003 030f 	and.w	r3, r3, #15
 80047ae:	3310      	adds	r3, #16
 80047b0:	2201      	movs	r2, #1
 80047b2:	fa02 f303 	lsl.w	r3, r2, r3
 80047b6:	60bb      	str	r3, [r7, #8]

    if ((irqmask & bit_pos) != 0U)
 80047b8:	697a      	ldr	r2, [r7, #20]
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	4013      	ands	r3, r2
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d01c      	beq.n	80047fc <HAL_IPCC_TX_IRQHandler+0x80>
    {
      /* mask the channel Free interrupt  */
      currentInstance->MR |= bit_pos;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	685a      	ldr	r2, [r3, #4]
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	431a      	orrs	r2, r3
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	605a      	str	r2, [r3, #4]
      if (hipcc->ChannelCallbackTx[ch_count] != NULL)
 80047ce:	687a      	ldr	r2, [r7, #4]
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	3306      	adds	r3, #6
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	4413      	add	r3, r2
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d009      	beq.n	80047f2 <HAL_IPCC_TX_IRQHandler+0x76>
      {
        hipcc->ChannelCallbackTx[ch_count](hipcc, ch_count, IPCC_CHANNEL_DIR_TX);
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	3306      	adds	r3, #6
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	4413      	add	r3, r2
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	6939      	ldr	r1, [r7, #16]
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	4798      	blx	r3
      }
      irqmask =  irqmask & ~(bit_pos);
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	43db      	mvns	r3, r3
 80047f6:	697a      	ldr	r2, [r7, #20]
 80047f8:	4013      	ands	r3, r2
 80047fa:	617b      	str	r3, [r7, #20]
    }
    ch_count++;
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	3301      	adds	r3, #1
 8004800:	613b      	str	r3, [r7, #16]
  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d1cf      	bne.n	80047a8 <HAL_IPCC_TX_IRQHandler+0x2c>
  }
}
 8004808:	bf00      	nop
 800480a:	bf00      	nop
 800480c:	3718      	adds	r7, #24
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}
 8004812:	bf00      	nop
 8004814:	58000c00 	.word	0x58000c00

08004818 <HAL_IPCC_RX_IRQHandler>:
  * @brief  This function handles IPCC Rx Occupied interrupt request.
  * @param  hipcc : IPCC handle
  * @retval None
  */
void HAL_IPCC_RX_IRQHandler(IPCC_HandleTypeDef *const hipcc)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b088      	sub	sp, #32
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  uint32_t irqmask;
  uint32_t bit_pos;
  uint32_t ch_count = 0U;
 8004820:	2300      	movs	r3, #0
 8004822:	61bb      	str	r3, [r7, #24]
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8004824:	4b20      	ldr	r3, [pc, #128]	; (80048a8 <HAL_IPCC_RX_IRQHandler+0x90>)
 8004826:	617b      	str	r3, [r7, #20]
  IPCC_CommonTypeDef *otherInstance = IPCC_C2;
 8004828:	4b20      	ldr	r3, [pc, #128]	; (80048ac <HAL_IPCC_RX_IRQHandler+0x94>)
 800482a:	613b      	str	r3, [r7, #16]

  /* check the Rx occupied channels which are not masked */
  irqmask = ~(currentInstance->MR) & IPCC_ALL_RX_BUF;
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	43db      	mvns	r3, r3
 8004832:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004836:	61fb      	str	r3, [r7, #28]
  irqmask = irqmask & otherInstance->SR;
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	69fa      	ldr	r2, [r7, #28]
 800483e:	4013      	ands	r3, r2
 8004840:	61fb      	str	r3, [r7, #28]

  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
 8004842:	e029      	b.n	8004898 <HAL_IPCC_RX_IRQHandler+0x80>
  {
    bit_pos = 1UL << (ch_count & CHANNEL_INDEX_MASK);
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	f003 030f 	and.w	r3, r3, #15
 800484a:	2201      	movs	r2, #1
 800484c:	fa02 f303 	lsl.w	r3, r2, r3
 8004850:	60fb      	str	r3, [r7, #12]

    if ((irqmask & bit_pos) != 0U)
 8004852:	69fa      	ldr	r2, [r7, #28]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	4013      	ands	r3, r2
 8004858:	2b00      	cmp	r3, #0
 800485a:	d01a      	beq.n	8004892 <HAL_IPCC_RX_IRQHandler+0x7a>
    {
      /* mask the channel occupied interrupt */
      currentInstance->MR |= bit_pos;
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	685a      	ldr	r2, [r3, #4]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	431a      	orrs	r2, r3
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	605a      	str	r2, [r3, #4]
      if (hipcc->ChannelCallbackRx[ch_count] != NULL)
 8004868:	687a      	ldr	r2, [r7, #4]
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	4413      	add	r3, r2
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d008      	beq.n	8004888 <HAL_IPCC_RX_IRQHandler+0x70>
      {
        hipcc->ChannelCallbackRx[ch_count](hipcc, ch_count, IPCC_CHANNEL_DIR_RX);
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	4413      	add	r3, r2
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	2201      	movs	r2, #1
 8004882:	69b9      	ldr	r1, [r7, #24]
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	4798      	blx	r3
      }
      irqmask = irqmask & ~(bit_pos);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	43db      	mvns	r3, r3
 800488c:	69fa      	ldr	r2, [r7, #28]
 800488e:	4013      	ands	r3, r2
 8004890:	61fb      	str	r3, [r7, #28]
    }
    ch_count++;
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	3301      	adds	r3, #1
 8004896:	61bb      	str	r3, [r7, #24]
  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
 8004898:	69fb      	ldr	r3, [r7, #28]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d1d2      	bne.n	8004844 <HAL_IPCC_RX_IRQHandler+0x2c>
  }
}
 800489e:	bf00      	nop
 80048a0:	bf00      	nop
 80048a2:	3720      	adds	r7, #32
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	58000c00 	.word	0x58000c00
 80048ac:	58000c10 	.word	0x58000c10

080048b0 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b085      	sub	sp, #20
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	4613      	mov	r3, r2
 80048bc:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 80048be:	bf00      	nop
 80048c0:	3714      	adds	r7, #20
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr

080048ca <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 80048ca:	b480      	push	{r7}
 80048cc:	b085      	sub	sp, #20
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	60f8      	str	r0, [r7, #12]
 80048d2:	60b9      	str	r1, [r7, #8]
 80048d4:	4613      	mov	r3, r2
 80048d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 80048d8:	bf00      	nop
 80048da:	3714      	adds	r7, #20
 80048dc:	46bd      	mov	sp, r7
 80048de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e2:	4770      	bx	lr

080048e4 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b085      	sub	sp, #20
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80048ec:	2300      	movs	r3, #0
 80048ee:	60fb      	str	r3, [r7, #12]
 80048f0:	e00f      	b.n	8004912 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	4413      	add	r3, r2
 80048fa:	4a0b      	ldr	r2, [pc, #44]	; (8004928 <IPCC_SetDefaultCallbacks+0x44>)
 80048fc:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	3306      	adds	r3, #6
 8004904:	009b      	lsls	r3, r3, #2
 8004906:	4413      	add	r3, r2
 8004908:	4a08      	ldr	r2, [pc, #32]	; (800492c <IPCC_SetDefaultCallbacks+0x48>)
 800490a:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	3301      	adds	r3, #1
 8004910:	60fb      	str	r3, [r7, #12]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2b05      	cmp	r3, #5
 8004916:	d9ec      	bls.n	80048f2 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8004918:	bf00      	nop
 800491a:	bf00      	nop
 800491c:	3714      	adds	r7, #20
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop
 8004928:	080048b1 	.word	0x080048b1
 800492c:	080048cb 	.word	0x080048cb

08004930 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8004930:	b480      	push	{r7}
 8004932:	b083      	sub	sp, #12
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2200      	movs	r2, #0
 800493c:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	f04f 123f 	mov.w	r2, #4128831	; 0x3f003f
 8004944:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	223f      	movs	r2, #63	; 0x3f
 800494a:	609a      	str	r2, [r3, #8]
}
 800494c:	bf00      	nop
 800494e:	370c      	adds	r7, #12
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr

08004958 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004958:	b480      	push	{r7}
 800495a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800495c:	4b05      	ldr	r3, [pc, #20]	; (8004974 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a04      	ldr	r2, [pc, #16]	; (8004974 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004962:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004966:	6013      	str	r3, [r2, #0]
}
 8004968:	bf00      	nop
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr
 8004972:	bf00      	nop
 8004974:	58000400 	.word	0x58000400

08004978 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8004978:	b480      	push	{r7}
 800497a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800497c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004986:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800498a:	d101      	bne.n	8004990 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800498c:	2301      	movs	r3, #1
 800498e:	e000      	b.n	8004992 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8004990:	2300      	movs	r3, #0
}
 8004992:	4618      	mov	r0, r3
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr

0800499c <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 800499c:	b480      	push	{r7}
 800499e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80049a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80049aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049ae:	6013      	str	r3, [r2, #0]
}
 80049b0:	bf00      	nop
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr

080049ba <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 80049ba:	b480      	push	{r7}
 80049bc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80049be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80049c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049cc:	6013      	str	r3, [r2, #0]
}
 80049ce:	bf00      	nop
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr

080049d8 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 80049d8:	b480      	push	{r7}
 80049da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80049dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049e6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80049ea:	d101      	bne.n	80049f0 <LL_RCC_HSE_IsReady+0x18>
 80049ec:	2301      	movs	r3, #1
 80049ee:	e000      	b.n	80049f2 <LL_RCC_HSE_IsReady+0x1a>
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80049fc:	b480      	push	{r7}
 80049fe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004a00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004a0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a0e:	6013      	str	r3, [r2, #0]
}
 8004a10:	bf00      	nop
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr

08004a1a <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8004a1a:	b480      	push	{r7}
 8004a1c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8004a1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004a28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a2c:	6013      	str	r3, [r2, #0]
}
 8004a2e:	bf00      	nop
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr

08004a38 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004a3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a4a:	d101      	bne.n	8004a50 <LL_RCC_HSI_IsReady+0x18>
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e000      	b.n	8004a52 <LL_RCC_HSI_IsReady+0x1a>
 8004a50:	2300      	movs	r3, #0
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr

08004a5c <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004a64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	061b      	lsls	r3, r3, #24
 8004a72:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004a76:	4313      	orrs	r3, r2
 8004a78:	604b      	str	r3, [r1, #4]
}
 8004a7a:	bf00      	nop
 8004a7c:	370c      	adds	r7, #12
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr

08004a86 <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 8004a86:	b480      	push	{r7}
 8004a88:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8004a8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a92:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004a96:	f043 0301 	orr.w	r3, r3, #1
 8004a9a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8004a9e:	bf00      	nop
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr

08004aa8 <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8004aac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ab0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004ab4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ab8:	f023 0301 	bic.w	r3, r3, #1
 8004abc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8004ac0:	bf00      	nop
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr

08004aca <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 8004aca:	b480      	push	{r7}
 8004acc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8004ace:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ad2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004ad6:	f003 0302 	and.w	r3, r3, #2
 8004ada:	2b02      	cmp	r3, #2
 8004adc:	d101      	bne.n	8004ae2 <LL_RCC_HSI48_IsReady+0x18>
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e000      	b.n	8004ae4 <LL_RCC_HSI48_IsReady+0x1a>
 8004ae2:	2300      	movs	r3, #0
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr

08004aee <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 8004aee:	b480      	push	{r7}
 8004af0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004af2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004afa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004afe:	f043 0301 	orr.w	r3, r3, #1
 8004b02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004b06:	bf00      	nop
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0e:	4770      	bx	lr

08004b10 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 8004b10:	b480      	push	{r7}
 8004b12:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004b14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b1c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004b20:	f023 0301 	bic.w	r3, r3, #1
 8004b24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004b28:	bf00      	nop
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr

08004b32 <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 8004b32:	b480      	push	{r7}
 8004b34:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004b36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b3e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004b42:	f043 0304 	orr.w	r3, r3, #4
 8004b46:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004b4a:	bf00      	nop
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 8004b54:	b480      	push	{r7}
 8004b56:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004b58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b60:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004b64:	f023 0304 	bic.w	r3, r3, #4
 8004b68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004b6c:	bf00      	nop
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b74:	4770      	bx	lr

08004b76 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8004b76:	b480      	push	{r7}
 8004b78:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004b7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b82:	f003 0302 	and.w	r3, r3, #2
 8004b86:	2b02      	cmp	r3, #2
 8004b88:	d101      	bne.n	8004b8e <LL_RCC_LSE_IsReady+0x18>
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e000      	b.n	8004b90 <LL_RCC_LSE_IsReady+0x1a>
 8004b8e:	2300      	movs	r3, #0
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr

08004b9a <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8004b9a:	b480      	push	{r7}
 8004b9c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8004b9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ba2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ba6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004baa:	f043 0301 	orr.w	r3, r3, #1
 8004bae:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004bb2:	bf00      	nop
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr

08004bbc <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8004bc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004bc8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004bcc:	f023 0301 	bic.w	r3, r3, #1
 8004bd0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004bd4:	bf00      	nop
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr

08004bde <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8004bde:	b480      	push	{r7}
 8004be0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8004be2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004be6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004bea:	f003 0302 	and.w	r3, r3, #2
 8004bee:	2b02      	cmp	r3, #2
 8004bf0:	d101      	bne.n	8004bf6 <LL_RCC_LSI1_IsReady+0x18>
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e000      	b.n	8004bf8 <LL_RCC_LSI1_IsReady+0x1a>
 8004bf6:	2300      	movs	r3, #0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr

08004c02 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8004c02:	b480      	push	{r7}
 8004c04:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004c06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c0e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004c12:	f043 0304 	orr.w	r3, r3, #4
 8004c16:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004c1a:	bf00      	nop
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr

08004c24 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8004c24:	b480      	push	{r7}
 8004c26:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004c28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c30:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004c34:	f023 0304 	bic.w	r3, r3, #4
 8004c38:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004c3c:	bf00      	nop
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr

08004c46 <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8004c46:	b480      	push	{r7}
 8004c48:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8004c4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c52:	f003 0308 	and.w	r3, r3, #8
 8004c56:	2b08      	cmp	r3, #8
 8004c58:	d101      	bne.n	8004c5e <LL_RCC_LSI2_IsReady+0x18>
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e000      	b.n	8004c60 <LL_RCC_LSI2_IsReady+0x1a>
 8004c5e:	2300      	movs	r3, #0
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr

08004c6a <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8004c6a:	b480      	push	{r7}
 8004c6c:	b083      	sub	sp, #12
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8004c72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c7a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	021b      	lsls	r3, r3, #8
 8004c82:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c86:	4313      	orrs	r3, r2
 8004c88:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8004c8c:	bf00      	nop
 8004c8e:	370c      	adds	r7, #12
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr

08004c98 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8004c9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ca6:	f043 0301 	orr.w	r3, r3, #1
 8004caa:	6013      	str	r3, [r2, #0]
}
 8004cac:	bf00      	nop
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb4:	4770      	bx	lr

08004cb6 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8004cb6:	b480      	push	{r7}
 8004cb8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8004cba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004cc4:	f023 0301 	bic.w	r3, r3, #1
 8004cc8:	6013      	str	r3, [r2, #0]
}
 8004cca:	bf00      	nop
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8004cd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 0302 	and.w	r3, r3, #2
 8004ce2:	2b02      	cmp	r3, #2
 8004ce4:	d101      	bne.n	8004cea <LL_RCC_MSI_IsReady+0x16>
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	e000      	b.n	8004cec <LL_RCC_MSI_IsReady+0x18>
 8004cea:	2300      	movs	r3, #0
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr

08004cf6 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8004cf6:	b480      	push	{r7}
 8004cf8:	b083      	sub	sp, #12
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8004cfe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d08:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	600b      	str	r3, [r1, #0]
}
 8004d12:	bf00      	nop
 8004d14:	370c      	adds	r7, #12
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr

08004d1e <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8004d1e:	b480      	push	{r7}
 8004d20:	b083      	sub	sp, #12
 8004d22:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8004d24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d2e:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2bb0      	cmp	r3, #176	; 0xb0
 8004d34:	d901      	bls.n	8004d3a <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8004d36:	23b0      	movs	r3, #176	; 0xb0
 8004d38:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8004d3a:	687b      	ldr	r3, [r7, #4]
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b083      	sub	sp, #12
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8004d50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	021b      	lsls	r3, r3, #8
 8004d5e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004d62:	4313      	orrs	r3, r2
 8004d64:	604b      	str	r3, [r1, #4]
}
 8004d66:	bf00      	nop
 8004d68:	370c      	adds	r7, #12
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d70:	4770      	bx	lr

08004d72 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8004d72:	b480      	push	{r7}
 8004d74:	b083      	sub	sp, #12
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8004d7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	f023 0203 	bic.w	r2, r3, #3
 8004d84:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	608b      	str	r3, [r1, #8]
}
 8004d8e:	bf00      	nop
 8004d90:	370c      	adds	r7, #12
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr

08004d9a <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8004d9a:	b480      	push	{r7}
 8004d9c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004d9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	f003 030c 	and.w	r3, r3, #12
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr

08004db2 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8004db2:	b480      	push	{r7}
 8004db4:	b083      	sub	sp, #12
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8004dba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004dc4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	608b      	str	r3, [r1, #8]
}
 8004dce:	bf00      	nop
 8004dd0:	370c      	adds	r7, #12
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd8:	4770      	bx	lr

08004dda <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8004dda:	b480      	push	{r7}
 8004ddc:	b083      	sub	sp, #12
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8004de2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004de6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004dea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004dee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4313      	orrs	r3, r2
 8004df6:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8004dfa:	bf00      	nop
 8004dfc:	370c      	adds	r7, #12
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr

08004e06 <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8004e06:	b480      	push	{r7}
 8004e08:	b083      	sub	sp, #12
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8004e0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e12:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004e16:	f023 020f 	bic.w	r2, r3, #15
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	091b      	lsrs	r3, r3, #4
 8004e1e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004e22:	4313      	orrs	r3, r2
 8004e24:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8004e28:	bf00      	nop
 8004e2a:	370c      	adds	r7, #12
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr

08004e34 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b083      	sub	sp, #12
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8004e3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004e46:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	608b      	str	r3, [r1, #8]
}
 8004e50:	bf00      	nop
 8004e52:	370c      	adds	r7, #12
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr

08004e5c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b083      	sub	sp, #12
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8004e64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004e6e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	608b      	str	r3, [r1, #8]
}
 8004e78:	bf00      	nop
 8004e7a:	370c      	adds	r7, #12
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8004e84:	b480      	push	{r7}
 8004e86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004e88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8004ea0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ea4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004ea8:	011b      	lsls	r3, r3, #4
 8004eaa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr

08004eb8 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004ebc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr

08004ed0 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8004ed4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ede:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ee2:	6013      	str	r3, [r2, #0]
}
 8004ee4:	bf00      	nop
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eec:	4770      	bx	lr

08004eee <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8004eee:	b480      	push	{r7}
 8004ef0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8004ef2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004efc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f00:	6013      	str	r3, [r2, #0]
}
 8004f02:	bf00      	nop
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8004f10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f1a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004f1e:	d101      	bne.n	8004f24 <LL_RCC_PLL_IsReady+0x18>
 8004f20:	2301      	movs	r3, #1
 8004f22:	e000      	b.n	8004f26 <LL_RCC_PLL_IsReady+0x1a>
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr

08004f30 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8004f30:	b480      	push	{r7}
 8004f32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004f34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f38:	68db      	ldr	r3, [r3, #12]
 8004f3a:	0a1b      	lsrs	r3, r3, #8
 8004f3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr

08004f4a <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8004f4a:	b480      	push	{r7}
 8004f4c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8004f4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f52:	68db      	ldr	r3, [r3, #12]
 8004f54:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f60:	4770      	bx	lr

08004f62 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8004f62:	b480      	push	{r7}
 8004f64:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004f66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	46bd      	mov	sp, r7
 8004f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f78:	4770      	bx	lr

08004f7a <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004f7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	f003 0303 	and.w	r3, r3, #3
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f90:	4770      	bx	lr

08004f92 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8004f92:	b480      	push	{r7}
 8004f94:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8004f96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fa4:	d101      	bne.n	8004faa <LL_RCC_IsActiveFlag_HPRE+0x18>
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e000      	b.n	8004fac <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8004faa:	2300      	movs	r3, #0
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb4:	4770      	bx	lr

08004fb6 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8004fb6:	b480      	push	{r7}
 8004fb8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8004fba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fbe:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fc6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004fca:	d101      	bne.n	8004fd0 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8004fcc:	2301      	movs	r3, #1
 8004fce:	e000      	b.n	8004fd2 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8004fd0:	2300      	movs	r3, #0
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr

08004fdc <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8004fe0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fe4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004fe8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ff0:	d101      	bne.n	8004ff6 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e000      	b.n	8004ff8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8004ff6:	2300      	movs	r3, #0
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr

08005002 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8005002:	b480      	push	{r7}
 8005004:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8005006:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005010:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005014:	d101      	bne.n	800501a <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8005016:	2301      	movs	r3, #1
 8005018:	e000      	b.n	800501c <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800501a:	2300      	movs	r3, #0
}
 800501c:	4618      	mov	r0, r3
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr

08005026 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8005026:	b480      	push	{r7}
 8005028:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800502a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005034:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005038:	d101      	bne.n	800503e <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800503a:	2301      	movs	r3, #1
 800503c:	e000      	b.n	8005040 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800503e:	2300      	movs	r3, #0
}
 8005040:	4618      	mov	r0, r3
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr
	...

0800504c <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800504c:	b590      	push	{r4, r7, lr}
 800504e:	b08d      	sub	sp, #52	; 0x34
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d101      	bne.n	800505e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e35c      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 0320 	and.w	r3, r3, #32
 8005066:	2b00      	cmp	r3, #0
 8005068:	f000 808d 	beq.w	8005186 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800506c:	f7ff fe95 	bl	8004d9a <LL_RCC_GetSysClkSource>
 8005070:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005072:	f7ff ff82 	bl	8004f7a <LL_RCC_PLL_GetMainSource>
 8005076:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800507a:	2b00      	cmp	r3, #0
 800507c:	d005      	beq.n	800508a <HAL_RCC_OscConfig+0x3e>
 800507e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005080:	2b0c      	cmp	r3, #12
 8005082:	d147      	bne.n	8005114 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8005084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005086:	2b01      	cmp	r3, #1
 8005088:	d144      	bne.n	8005114 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	69db      	ldr	r3, [r3, #28]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d101      	bne.n	8005096 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e340      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800509a:	f7ff fe40 	bl	8004d1e <LL_RCC_MSI_GetRange>
 800509e:	4603      	mov	r3, r0
 80050a0:	429c      	cmp	r4, r3
 80050a2:	d914      	bls.n	80050ce <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a8:	4618      	mov	r0, r3
 80050aa:	f000 fd0f 	bl	8005acc <RCC_SetFlashLatencyFromMSIRange>
 80050ae:	4603      	mov	r3, r0
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d001      	beq.n	80050b8 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e32f      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050bc:	4618      	mov	r0, r3
 80050be:	f7ff fe1a 	bl	8004cf6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6a1b      	ldr	r3, [r3, #32]
 80050c6:	4618      	mov	r0, r3
 80050c8:	f7ff fe3e 	bl	8004d48 <LL_RCC_MSI_SetCalibTrimming>
 80050cc:	e013      	b.n	80050f6 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d2:	4618      	mov	r0, r3
 80050d4:	f7ff fe0f 	bl	8004cf6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6a1b      	ldr	r3, [r3, #32]
 80050dc:	4618      	mov	r0, r3
 80050de:	f7ff fe33 	bl	8004d48 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e6:	4618      	mov	r0, r3
 80050e8:	f000 fcf0 	bl	8005acc <RCC_SetFlashLatencyFromMSIRange>
 80050ec:	4603      	mov	r3, r0
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d001      	beq.n	80050f6 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e310      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80050f6:	f000 fcbf 	bl	8005a78 <HAL_RCC_GetHCLKFreq>
 80050fa:	4603      	mov	r3, r0
 80050fc:	4aa4      	ldr	r2, [pc, #656]	; (8005390 <HAL_RCC_OscConfig+0x344>)
 80050fe:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005100:	4ba4      	ldr	r3, [pc, #656]	; (8005394 <HAL_RCC_OscConfig+0x348>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4618      	mov	r0, r3
 8005106:	f7fd fad7 	bl	80026b8 <HAL_InitTick>
 800510a:	4603      	mov	r3, r0
 800510c:	2b00      	cmp	r3, #0
 800510e:	d039      	beq.n	8005184 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e301      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	69db      	ldr	r3, [r3, #28]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d01e      	beq.n	800515a <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800511c:	f7ff fdbc 	bl	8004c98 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005120:	f7fd fb18 	bl	8002754 <HAL_GetTick>
 8005124:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8005126:	e008      	b.n	800513a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005128:	f7fd fb14 	bl	8002754 <HAL_GetTick>
 800512c:	4602      	mov	r2, r0
 800512e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	2b02      	cmp	r3, #2
 8005134:	d901      	bls.n	800513a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005136:	2303      	movs	r3, #3
 8005138:	e2ee      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_MSI_IsReady() == 0U)
 800513a:	f7ff fdcb 	bl	8004cd4 <LL_RCC_MSI_IsReady>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d0f1      	beq.n	8005128 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005148:	4618      	mov	r0, r3
 800514a:	f7ff fdd4 	bl	8004cf6 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6a1b      	ldr	r3, [r3, #32]
 8005152:	4618      	mov	r0, r3
 8005154:	f7ff fdf8 	bl	8004d48 <LL_RCC_MSI_SetCalibTrimming>
 8005158:	e015      	b.n	8005186 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800515a:	f7ff fdac 	bl	8004cb6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800515e:	f7fd faf9 	bl	8002754 <HAL_GetTick>
 8005162:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8005164:	e008      	b.n	8005178 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005166:	f7fd faf5 	bl	8002754 <HAL_GetTick>
 800516a:	4602      	mov	r2, r0
 800516c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800516e:	1ad3      	subs	r3, r2, r3
 8005170:	2b02      	cmp	r3, #2
 8005172:	d901      	bls.n	8005178 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005174:	2303      	movs	r3, #3
 8005176:	e2cf      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_MSI_IsReady() != 0U)
 8005178:	f7ff fdac 	bl	8004cd4 <LL_RCC_MSI_IsReady>
 800517c:	4603      	mov	r3, r0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d1f1      	bne.n	8005166 <HAL_RCC_OscConfig+0x11a>
 8005182:	e000      	b.n	8005186 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005184:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f003 0301 	and.w	r3, r3, #1
 800518e:	2b00      	cmp	r3, #0
 8005190:	d047      	beq.n	8005222 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005192:	f7ff fe02 	bl	8004d9a <LL_RCC_GetSysClkSource>
 8005196:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005198:	f7ff feef 	bl	8004f7a <LL_RCC_PLL_GetMainSource>
 800519c:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800519e:	6a3b      	ldr	r3, [r7, #32]
 80051a0:	2b08      	cmp	r3, #8
 80051a2:	d005      	beq.n	80051b0 <HAL_RCC_OscConfig+0x164>
 80051a4:	6a3b      	ldr	r3, [r7, #32]
 80051a6:	2b0c      	cmp	r3, #12
 80051a8:	d108      	bne.n	80051bc <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80051aa:	69fb      	ldr	r3, [r7, #28]
 80051ac:	2b03      	cmp	r3, #3
 80051ae:	d105      	bne.n	80051bc <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d134      	bne.n	8005222 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e2ad      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051c4:	d102      	bne.n	80051cc <HAL_RCC_OscConfig+0x180>
 80051c6:	f7ff fbe9 	bl	800499c <LL_RCC_HSE_Enable>
 80051ca:	e001      	b.n	80051d0 <HAL_RCC_OscConfig+0x184>
 80051cc:	f7ff fbf5 	bl	80049ba <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d012      	beq.n	80051fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d8:	f7fd fabc 	bl	8002754 <HAL_GetTick>
 80051dc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80051de:	e008      	b.n	80051f2 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051e0:	f7fd fab8 	bl	8002754 <HAL_GetTick>
 80051e4:	4602      	mov	r2, r0
 80051e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	2b64      	cmp	r3, #100	; 0x64
 80051ec:	d901      	bls.n	80051f2 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80051ee:	2303      	movs	r3, #3
 80051f0:	e292      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_HSE_IsReady() == 0U)
 80051f2:	f7ff fbf1 	bl	80049d8 <LL_RCC_HSE_IsReady>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d0f1      	beq.n	80051e0 <HAL_RCC_OscConfig+0x194>
 80051fc:	e011      	b.n	8005222 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051fe:	f7fd faa9 	bl	8002754 <HAL_GetTick>
 8005202:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8005204:	e008      	b.n	8005218 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005206:	f7fd faa5 	bl	8002754 <HAL_GetTick>
 800520a:	4602      	mov	r2, r0
 800520c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800520e:	1ad3      	subs	r3, r2, r3
 8005210:	2b64      	cmp	r3, #100	; 0x64
 8005212:	d901      	bls.n	8005218 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8005214:	2303      	movs	r3, #3
 8005216:	e27f      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_HSE_IsReady() != 0U)
 8005218:	f7ff fbde 	bl	80049d8 <LL_RCC_HSE_IsReady>
 800521c:	4603      	mov	r3, r0
 800521e:	2b00      	cmp	r3, #0
 8005220:	d1f1      	bne.n	8005206 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 0302 	and.w	r3, r3, #2
 800522a:	2b00      	cmp	r3, #0
 800522c:	d04c      	beq.n	80052c8 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800522e:	f7ff fdb4 	bl	8004d9a <LL_RCC_GetSysClkSource>
 8005232:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005234:	f7ff fea1 	bl	8004f7a <LL_RCC_PLL_GetMainSource>
 8005238:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800523a:	69bb      	ldr	r3, [r7, #24]
 800523c:	2b04      	cmp	r3, #4
 800523e:	d005      	beq.n	800524c <HAL_RCC_OscConfig+0x200>
 8005240:	69bb      	ldr	r3, [r7, #24]
 8005242:	2b0c      	cmp	r3, #12
 8005244:	d10e      	bne.n	8005264 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	2b02      	cmp	r3, #2
 800524a:	d10b      	bne.n	8005264 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d101      	bne.n	8005258 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e25f      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	691b      	ldr	r3, [r3, #16]
 800525c:	4618      	mov	r0, r3
 800525e:	f7ff fbfd 	bl	8004a5c <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8005262:	e031      	b.n	80052c8 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d019      	beq.n	80052a0 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800526c:	f7ff fbc6 	bl	80049fc <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005270:	f7fd fa70 	bl	8002754 <HAL_GetTick>
 8005274:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8005276:	e008      	b.n	800528a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005278:	f7fd fa6c 	bl	8002754 <HAL_GetTick>
 800527c:	4602      	mov	r2, r0
 800527e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	2b02      	cmp	r3, #2
 8005284:	d901      	bls.n	800528a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8005286:	2303      	movs	r3, #3
 8005288:	e246      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_HSI_IsReady() == 0U)
 800528a:	f7ff fbd5 	bl	8004a38 <LL_RCC_HSI_IsReady>
 800528e:	4603      	mov	r3, r0
 8005290:	2b00      	cmp	r3, #0
 8005292:	d0f1      	beq.n	8005278 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	691b      	ldr	r3, [r3, #16]
 8005298:	4618      	mov	r0, r3
 800529a:	f7ff fbdf 	bl	8004a5c <LL_RCC_HSI_SetCalibTrimming>
 800529e:	e013      	b.n	80052c8 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052a0:	f7ff fbbb 	bl	8004a1a <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052a4:	f7fd fa56 	bl	8002754 <HAL_GetTick>
 80052a8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80052aa:	e008      	b.n	80052be <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052ac:	f7fd fa52 	bl	8002754 <HAL_GetTick>
 80052b0:	4602      	mov	r2, r0
 80052b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b4:	1ad3      	subs	r3, r2, r3
 80052b6:	2b02      	cmp	r3, #2
 80052b8:	d901      	bls.n	80052be <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80052ba:	2303      	movs	r3, #3
 80052bc:	e22c      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_HSI_IsReady() != 0U)
 80052be:	f7ff fbbb 	bl	8004a38 <LL_RCC_HSI_IsReady>
 80052c2:	4603      	mov	r3, r0
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d1f1      	bne.n	80052ac <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 0308 	and.w	r3, r3, #8
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d106      	bne.n	80052e2 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80052dc:	2b00      	cmp	r3, #0
 80052de:	f000 80a3 	beq.w	8005428 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	695b      	ldr	r3, [r3, #20]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d076      	beq.n	80053d8 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0310 	and.w	r3, r3, #16
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d046      	beq.n	8005384 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80052f6:	f7ff fc72 	bl	8004bde <LL_RCC_LSI1_IsReady>
 80052fa:	4603      	mov	r3, r0
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d113      	bne.n	8005328 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8005300:	f7ff fc4b 	bl	8004b9a <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005304:	f7fd fa26 	bl	8002754 <HAL_GetTick>
 8005308:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800530a:	e008      	b.n	800531e <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800530c:	f7fd fa22 	bl	8002754 <HAL_GetTick>
 8005310:	4602      	mov	r2, r0
 8005312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005314:	1ad3      	subs	r3, r2, r3
 8005316:	2b02      	cmp	r3, #2
 8005318:	d901      	bls.n	800531e <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800531a:	2303      	movs	r3, #3
 800531c:	e1fc      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800531e:	f7ff fc5e 	bl	8004bde <LL_RCC_LSI1_IsReady>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d0f1      	beq.n	800530c <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8005328:	f7ff fc6b 	bl	8004c02 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800532c:	f7fd fa12 	bl	8002754 <HAL_GetTick>
 8005330:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8005332:	e008      	b.n	8005346 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8005334:	f7fd fa0e 	bl	8002754 <HAL_GetTick>
 8005338:	4602      	mov	r2, r0
 800533a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800533c:	1ad3      	subs	r3, r2, r3
 800533e:	2b03      	cmp	r3, #3
 8005340:	d901      	bls.n	8005346 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8005342:	2303      	movs	r3, #3
 8005344:	e1e8      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8005346:	f7ff fc7e 	bl	8004c46 <LL_RCC_LSI2_IsReady>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d0f1      	beq.n	8005334 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	699b      	ldr	r3, [r3, #24]
 8005354:	4618      	mov	r0, r3
 8005356:	f7ff fc88 	bl	8004c6a <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800535a:	f7ff fc2f 	bl	8004bbc <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800535e:	f7fd f9f9 	bl	8002754 <HAL_GetTick>
 8005362:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8005364:	e008      	b.n	8005378 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005366:	f7fd f9f5 	bl	8002754 <HAL_GetTick>
 800536a:	4602      	mov	r2, r0
 800536c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	2b02      	cmp	r3, #2
 8005372:	d901      	bls.n	8005378 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8005374:	2303      	movs	r3, #3
 8005376:	e1cf      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8005378:	f7ff fc31 	bl	8004bde <LL_RCC_LSI1_IsReady>
 800537c:	4603      	mov	r3, r0
 800537e:	2b00      	cmp	r3, #0
 8005380:	d1f1      	bne.n	8005366 <HAL_RCC_OscConfig+0x31a>
 8005382:	e051      	b.n	8005428 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8005384:	f7ff fc09 	bl	8004b9a <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005388:	f7fd f9e4 	bl	8002754 <HAL_GetTick>
 800538c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800538e:	e00c      	b.n	80053aa <HAL_RCC_OscConfig+0x35e>
 8005390:	20000004 	.word	0x20000004
 8005394:	20000008 	.word	0x20000008
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005398:	f7fd f9dc 	bl	8002754 <HAL_GetTick>
 800539c:	4602      	mov	r2, r0
 800539e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a0:	1ad3      	subs	r3, r2, r3
 80053a2:	2b02      	cmp	r3, #2
 80053a4:	d901      	bls.n	80053aa <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80053a6:	2303      	movs	r3, #3
 80053a8:	e1b6      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80053aa:	f7ff fc18 	bl	8004bde <LL_RCC_LSI1_IsReady>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d0f1      	beq.n	8005398 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80053b4:	f7ff fc36 	bl	8004c24 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80053b8:	e008      	b.n	80053cc <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80053ba:	f7fd f9cb 	bl	8002754 <HAL_GetTick>
 80053be:	4602      	mov	r2, r0
 80053c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c2:	1ad3      	subs	r3, r2, r3
 80053c4:	2b03      	cmp	r3, #3
 80053c6:	d901      	bls.n	80053cc <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80053c8:	2303      	movs	r3, #3
 80053ca:	e1a5      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80053cc:	f7ff fc3b 	bl	8004c46 <LL_RCC_LSI2_IsReady>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d1f1      	bne.n	80053ba <HAL_RCC_OscConfig+0x36e>
 80053d6:	e027      	b.n	8005428 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80053d8:	f7ff fc24 	bl	8004c24 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053dc:	f7fd f9ba 	bl	8002754 <HAL_GetTick>
 80053e0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80053e2:	e008      	b.n	80053f6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80053e4:	f7fd f9b6 	bl	8002754 <HAL_GetTick>
 80053e8:	4602      	mov	r2, r0
 80053ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	2b03      	cmp	r3, #3
 80053f0:	d901      	bls.n	80053f6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e190      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80053f6:	f7ff fc26 	bl	8004c46 <LL_RCC_LSI2_IsReady>
 80053fa:	4603      	mov	r3, r0
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d1f1      	bne.n	80053e4 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8005400:	f7ff fbdc 	bl	8004bbc <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005404:	f7fd f9a6 	bl	8002754 <HAL_GetTick>
 8005408:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800540a:	e008      	b.n	800541e <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800540c:	f7fd f9a2 	bl	8002754 <HAL_GetTick>
 8005410:	4602      	mov	r2, r0
 8005412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005414:	1ad3      	subs	r3, r2, r3
 8005416:	2b02      	cmp	r3, #2
 8005418:	d901      	bls.n	800541e <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800541a:	2303      	movs	r3, #3
 800541c:	e17c      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800541e:	f7ff fbde 	bl	8004bde <LL_RCC_LSI1_IsReady>
 8005422:	4603      	mov	r3, r0
 8005424:	2b00      	cmp	r3, #0
 8005426:	d1f1      	bne.n	800540c <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0304 	and.w	r3, r3, #4
 8005430:	2b00      	cmp	r3, #0
 8005432:	d05b      	beq.n	80054ec <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005434:	4ba7      	ldr	r3, [pc, #668]	; (80056d4 <HAL_RCC_OscConfig+0x688>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800543c:	2b00      	cmp	r3, #0
 800543e:	d114      	bne.n	800546a <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8005440:	f7ff fa8a 	bl	8004958 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005444:	f7fd f986 	bl	8002754 <HAL_GetTick>
 8005448:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800544a:	e008      	b.n	800545e <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800544c:	f7fd f982 	bl	8002754 <HAL_GetTick>
 8005450:	4602      	mov	r2, r0
 8005452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005454:	1ad3      	subs	r3, r2, r3
 8005456:	2b02      	cmp	r3, #2
 8005458:	d901      	bls.n	800545e <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800545a:	2303      	movs	r3, #3
 800545c:	e15c      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800545e:	4b9d      	ldr	r3, [pc, #628]	; (80056d4 <HAL_RCC_OscConfig+0x688>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005466:	2b00      	cmp	r3, #0
 8005468:	d0f0      	beq.n	800544c <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	2b01      	cmp	r3, #1
 8005470:	d102      	bne.n	8005478 <HAL_RCC_OscConfig+0x42c>
 8005472:	f7ff fb3c 	bl	8004aee <LL_RCC_LSE_Enable>
 8005476:	e00c      	b.n	8005492 <HAL_RCC_OscConfig+0x446>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	689b      	ldr	r3, [r3, #8]
 800547c:	2b05      	cmp	r3, #5
 800547e:	d104      	bne.n	800548a <HAL_RCC_OscConfig+0x43e>
 8005480:	f7ff fb57 	bl	8004b32 <LL_RCC_LSE_EnableBypass>
 8005484:	f7ff fb33 	bl	8004aee <LL_RCC_LSE_Enable>
 8005488:	e003      	b.n	8005492 <HAL_RCC_OscConfig+0x446>
 800548a:	f7ff fb41 	bl	8004b10 <LL_RCC_LSE_Disable>
 800548e:	f7ff fb61 	bl	8004b54 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d014      	beq.n	80054c4 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800549a:	f7fd f95b 	bl	8002754 <HAL_GetTick>
 800549e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80054a0:	e00a      	b.n	80054b8 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054a2:	f7fd f957 	bl	8002754 <HAL_GetTick>
 80054a6:	4602      	mov	r2, r0
 80054a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d901      	bls.n	80054b8 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80054b4:	2303      	movs	r3, #3
 80054b6:	e12f      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
      while (LL_RCC_LSE_IsReady() == 0U)
 80054b8:	f7ff fb5d 	bl	8004b76 <LL_RCC_LSE_IsReady>
 80054bc:	4603      	mov	r3, r0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d0ef      	beq.n	80054a2 <HAL_RCC_OscConfig+0x456>
 80054c2:	e013      	b.n	80054ec <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054c4:	f7fd f946 	bl	8002754 <HAL_GetTick>
 80054c8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80054ca:	e00a      	b.n	80054e2 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054cc:	f7fd f942 	bl	8002754 <HAL_GetTick>
 80054d0:	4602      	mov	r2, r0
 80054d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d4:	1ad3      	subs	r3, r2, r3
 80054d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80054da:	4293      	cmp	r3, r2
 80054dc:	d901      	bls.n	80054e2 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80054de:	2303      	movs	r3, #3
 80054e0:	e11a      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
      while (LL_RCC_LSE_IsReady() != 0U)
 80054e2:	f7ff fb48 	bl	8004b76 <LL_RCC_LSE_IsReady>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d1ef      	bne.n	80054cc <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d02c      	beq.n	8005552 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d014      	beq.n	800552a <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005500:	f7ff fac1 	bl	8004a86 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005504:	f7fd f926 	bl	8002754 <HAL_GetTick>
 8005508:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800550a:	e008      	b.n	800551e <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800550c:	f7fd f922 	bl	8002754 <HAL_GetTick>
 8005510:	4602      	mov	r2, r0
 8005512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005514:	1ad3      	subs	r3, r2, r3
 8005516:	2b02      	cmp	r3, #2
 8005518:	d901      	bls.n	800551e <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800551a:	2303      	movs	r3, #3
 800551c:	e0fc      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800551e:	f7ff fad4 	bl	8004aca <LL_RCC_HSI48_IsReady>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d0f1      	beq.n	800550c <HAL_RCC_OscConfig+0x4c0>
 8005528:	e013      	b.n	8005552 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800552a:	f7ff fabd 	bl	8004aa8 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800552e:	f7fd f911 	bl	8002754 <HAL_GetTick>
 8005532:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8005534:	e008      	b.n	8005548 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005536:	f7fd f90d 	bl	8002754 <HAL_GetTick>
 800553a:	4602      	mov	r2, r0
 800553c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800553e:	1ad3      	subs	r3, r2, r3
 8005540:	2b02      	cmp	r3, #2
 8005542:	d901      	bls.n	8005548 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8005544:	2303      	movs	r3, #3
 8005546:	e0e7      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8005548:	f7ff fabf 	bl	8004aca <LL_RCC_HSI48_IsReady>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d1f1      	bne.n	8005536 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005556:	2b00      	cmp	r3, #0
 8005558:	f000 80dd 	beq.w	8005716 <HAL_RCC_OscConfig+0x6ca>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800555c:	f7ff fc1d 	bl	8004d9a <LL_RCC_GetSysClkSource>
 8005560:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8005562:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800556e:	2b02      	cmp	r3, #2
 8005570:	f040 80a6 	bne.w	80056c0 <HAL_RCC_OscConfig+0x674>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f003 0203 	and.w	r2, r3, #3
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800557e:	429a      	cmp	r2, r3
 8005580:	d123      	bne.n	80055ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800558c:	429a      	cmp	r2, r3
 800558e:	d11c      	bne.n	80055ca <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	0a1b      	lsrs	r3, r3, #8
 8005594:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800559c:	429a      	cmp	r2, r3
 800559e:	d114      	bne.n	80055ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d10d      	bne.n	80055ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d106      	bne.n	80055ca <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d054      	beq.n	8005674 <HAL_RCC_OscConfig+0x628>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	2b0c      	cmp	r3, #12
 80055ce:	d04f      	beq.n	8005670 <HAL_RCC_OscConfig+0x624>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80055d0:	f7ff fc8d 	bl	8004eee <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80055d4:	f7fd f8be 	bl	8002754 <HAL_GetTick>
 80055d8:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80055da:	e008      	b.n	80055ee <HAL_RCC_OscConfig+0x5a2>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055dc:	f7fd f8ba 	bl	8002754 <HAL_GetTick>
 80055e0:	4602      	mov	r2, r0
 80055e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e4:	1ad3      	subs	r3, r2, r3
 80055e6:	2b02      	cmp	r3, #2
 80055e8:	d901      	bls.n	80055ee <HAL_RCC_OscConfig+0x5a2>
              {
                return HAL_TIMEOUT;
 80055ea:	2303      	movs	r3, #3
 80055ec:	e094      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80055ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d1ef      	bne.n	80055dc <HAL_RCC_OscConfig+0x590>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80055fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005600:	68da      	ldr	r2, [r3, #12]
 8005602:	4b35      	ldr	r3, [pc, #212]	; (80056d8 <HAL_RCC_OscConfig+0x68c>)
 8005604:	4013      	ands	r3, r2
 8005606:	687a      	ldr	r2, [r7, #4]
 8005608:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800560a:	687a      	ldr	r2, [r7, #4]
 800560c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800560e:	4311      	orrs	r1, r2
 8005610:	687a      	ldr	r2, [r7, #4]
 8005612:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005614:	0212      	lsls	r2, r2, #8
 8005616:	4311      	orrs	r1, r2
 8005618:	687a      	ldr	r2, [r7, #4]
 800561a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800561c:	4311      	orrs	r1, r2
 800561e:	687a      	ldr	r2, [r7, #4]
 8005620:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005622:	4311      	orrs	r1, r2
 8005624:	687a      	ldr	r2, [r7, #4]
 8005626:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005628:	430a      	orrs	r2, r1
 800562a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800562e:	4313      	orrs	r3, r2
 8005630:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005632:	f7ff fc4d 	bl	8004ed0 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005636:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800563a:	68db      	ldr	r3, [r3, #12]
 800563c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005640:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005644:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005646:	f7fd f885 	bl	8002754 <HAL_GetTick>
 800564a:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800564c:	e008      	b.n	8005660 <HAL_RCC_OscConfig+0x614>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800564e:	f7fd f881 	bl	8002754 <HAL_GetTick>
 8005652:	4602      	mov	r2, r0
 8005654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005656:	1ad3      	subs	r3, r2, r3
 8005658:	2b02      	cmp	r3, #2
 800565a:	d901      	bls.n	8005660 <HAL_RCC_OscConfig+0x614>
              {
                return HAL_TIMEOUT;
 800565c:	2303      	movs	r3, #3
 800565e:	e05b      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005660:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800566a:	2b00      	cmp	r3, #0
 800566c:	d0ef      	beq.n	800564e <HAL_RCC_OscConfig+0x602>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800566e:	e052      	b.n	8005716 <HAL_RCC_OscConfig+0x6ca>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	e051      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005674:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800567e:	2b00      	cmp	r3, #0
 8005680:	d149      	bne.n	8005716 <HAL_RCC_OscConfig+0x6ca>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005682:	f7ff fc25 	bl	8004ed0 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005686:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800568a:	68db      	ldr	r3, [r3, #12]
 800568c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005690:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005694:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005696:	f7fd f85d 	bl	8002754 <HAL_GetTick>
 800569a:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800569c:	e008      	b.n	80056b0 <HAL_RCC_OscConfig+0x664>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800569e:	f7fd f859 	bl	8002754 <HAL_GetTick>
 80056a2:	4602      	mov	r2, r0
 80056a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a6:	1ad3      	subs	r3, r2, r3
 80056a8:	2b02      	cmp	r3, #2
 80056aa:	d901      	bls.n	80056b0 <HAL_RCC_OscConfig+0x664>
            {
              return HAL_TIMEOUT;
 80056ac:	2303      	movs	r3, #3
 80056ae:	e033      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80056b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d0ef      	beq.n	800569e <HAL_RCC_OscConfig+0x652>
 80056be:	e02a      	b.n	8005716 <HAL_RCC_OscConfig+0x6ca>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	2b0c      	cmp	r3, #12
 80056c4:	d025      	beq.n	8005712 <HAL_RCC_OscConfig+0x6c6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056c6:	f7ff fc12 	bl	8004eee <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056ca:	f7fd f843 	bl	8002754 <HAL_GetTick>
 80056ce:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056d0:	e00d      	b.n	80056ee <HAL_RCC_OscConfig+0x6a2>
 80056d2:	bf00      	nop
 80056d4:	58000400 	.word	0x58000400
 80056d8:	11c1808c 	.word	0x11c1808c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056dc:	f7fd f83a 	bl	8002754 <HAL_GetTick>
 80056e0:	4602      	mov	r2, r0
 80056e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e4:	1ad3      	subs	r3, r2, r3
 80056e6:	2b02      	cmp	r3, #2
 80056e8:	d901      	bls.n	80056ee <HAL_RCC_OscConfig+0x6a2>
          {
            return HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	e014      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d1ef      	bne.n	80056dc <HAL_RCC_OscConfig+0x690>

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
#else
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLREN));
 80056fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005700:	68db      	ldr	r3, [r3, #12]
 8005702:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005706:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800570a:	f023 0303 	bic.w	r3, r3, #3
 800570e:	60d3      	str	r3, [r2, #12]
 8005710:	e001      	b.n	8005716 <HAL_RCC_OscConfig+0x6ca>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	e000      	b.n	8005718 <HAL_RCC_OscConfig+0x6cc>
      }
    }
  }
  return HAL_OK;
 8005716:	2300      	movs	r3, #0
}
 8005718:	4618      	mov	r0, r3
 800571a:	3734      	adds	r7, #52	; 0x34
 800571c:	46bd      	mov	sp, r7
 800571e:	bd90      	pop	{r4, r7, pc}

08005720 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b084      	sub	sp, #16
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d101      	bne.n	8005734 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e12d      	b.n	8005990 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005734:	4b98      	ldr	r3, [pc, #608]	; (8005998 <HAL_RCC_ClockConfig+0x278>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0307 	and.w	r3, r3, #7
 800573c:	683a      	ldr	r2, [r7, #0]
 800573e:	429a      	cmp	r2, r3
 8005740:	d91b      	bls.n	800577a <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005742:	4b95      	ldr	r3, [pc, #596]	; (8005998 <HAL_RCC_ClockConfig+0x278>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f023 0207 	bic.w	r2, r3, #7
 800574a:	4993      	ldr	r1, [pc, #588]	; (8005998 <HAL_RCC_ClockConfig+0x278>)
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	4313      	orrs	r3, r2
 8005750:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005752:	f7fc ffff 	bl	8002754 <HAL_GetTick>
 8005756:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005758:	e008      	b.n	800576c <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800575a:	f7fc fffb 	bl	8002754 <HAL_GetTick>
 800575e:	4602      	mov	r2, r0
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	1ad3      	subs	r3, r2, r3
 8005764:	2b02      	cmp	r3, #2
 8005766:	d901      	bls.n	800576c <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8005768:	2303      	movs	r3, #3
 800576a:	e111      	b.n	8005990 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800576c:	4b8a      	ldr	r3, [pc, #552]	; (8005998 <HAL_RCC_ClockConfig+0x278>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f003 0307 	and.w	r3, r3, #7
 8005774:	683a      	ldr	r2, [r7, #0]
 8005776:	429a      	cmp	r2, r3
 8005778:	d1ef      	bne.n	800575a <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f003 0302 	and.w	r3, r3, #2
 8005782:	2b00      	cmp	r3, #0
 8005784:	d016      	beq.n	80057b4 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	4618      	mov	r0, r3
 800578c:	f7ff fb11 	bl	8004db2 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005790:	f7fc ffe0 	bl	8002754 <HAL_GetTick>
 8005794:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005796:	e008      	b.n	80057aa <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005798:	f7fc ffdc 	bl	8002754 <HAL_GetTick>
 800579c:	4602      	mov	r2, r0
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	1ad3      	subs	r3, r2, r3
 80057a2:	2b02      	cmp	r3, #2
 80057a4:	d901      	bls.n	80057aa <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80057a6:	2303      	movs	r3, #3
 80057a8:	e0f2      	b.n	8005990 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80057aa:	f7ff fbf2 	bl	8004f92 <LL_RCC_IsActiveFlag_HPRE>
 80057ae:	4603      	mov	r3, r0
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d0f1      	beq.n	8005798 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f003 0320 	and.w	r3, r3, #32
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d016      	beq.n	80057ee <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	695b      	ldr	r3, [r3, #20]
 80057c4:	4618      	mov	r0, r3
 80057c6:	f7ff fb08 	bl	8004dda <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80057ca:	f7fc ffc3 	bl	8002754 <HAL_GetTick>
 80057ce:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80057d0:	e008      	b.n	80057e4 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80057d2:	f7fc ffbf 	bl	8002754 <HAL_GetTick>
 80057d6:	4602      	mov	r2, r0
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	1ad3      	subs	r3, r2, r3
 80057dc:	2b02      	cmp	r3, #2
 80057de:	d901      	bls.n	80057e4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80057e0:	2303      	movs	r3, #3
 80057e2:	e0d5      	b.n	8005990 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80057e4:	f7ff fbe7 	bl	8004fb6 <LL_RCC_IsActiveFlag_C2HPRE>
 80057e8:	4603      	mov	r3, r0
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d0f1      	beq.n	80057d2 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d016      	beq.n	8005828 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	699b      	ldr	r3, [r3, #24]
 80057fe:	4618      	mov	r0, r3
 8005800:	f7ff fb01 	bl	8004e06 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005804:	f7fc ffa6 	bl	8002754 <HAL_GetTick>
 8005808:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800580a:	e008      	b.n	800581e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800580c:	f7fc ffa2 	bl	8002754 <HAL_GetTick>
 8005810:	4602      	mov	r2, r0
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	1ad3      	subs	r3, r2, r3
 8005816:	2b02      	cmp	r3, #2
 8005818:	d901      	bls.n	800581e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e0b8      	b.n	8005990 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800581e:	f7ff fbdd 	bl	8004fdc <LL_RCC_IsActiveFlag_SHDHPRE>
 8005822:	4603      	mov	r3, r0
 8005824:	2b00      	cmp	r3, #0
 8005826:	d0f1      	beq.n	800580c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f003 0304 	and.w	r3, r3, #4
 8005830:	2b00      	cmp	r3, #0
 8005832:	d016      	beq.n	8005862 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	68db      	ldr	r3, [r3, #12]
 8005838:	4618      	mov	r0, r3
 800583a:	f7ff fafb 	bl	8004e34 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800583e:	f7fc ff89 	bl	8002754 <HAL_GetTick>
 8005842:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005844:	e008      	b.n	8005858 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005846:	f7fc ff85 	bl	8002754 <HAL_GetTick>
 800584a:	4602      	mov	r2, r0
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	2b02      	cmp	r3, #2
 8005852:	d901      	bls.n	8005858 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8005854:	2303      	movs	r3, #3
 8005856:	e09b      	b.n	8005990 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005858:	f7ff fbd3 	bl	8005002 <LL_RCC_IsActiveFlag_PPRE1>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d0f1      	beq.n	8005846 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f003 0308 	and.w	r3, r3, #8
 800586a:	2b00      	cmp	r3, #0
 800586c:	d017      	beq.n	800589e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	691b      	ldr	r3, [r3, #16]
 8005872:	00db      	lsls	r3, r3, #3
 8005874:	4618      	mov	r0, r3
 8005876:	f7ff faf1 	bl	8004e5c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800587a:	f7fc ff6b 	bl	8002754 <HAL_GetTick>
 800587e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005880:	e008      	b.n	8005894 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005882:	f7fc ff67 	bl	8002754 <HAL_GetTick>
 8005886:	4602      	mov	r2, r0
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	1ad3      	subs	r3, r2, r3
 800588c:	2b02      	cmp	r3, #2
 800588e:	d901      	bls.n	8005894 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8005890:	2303      	movs	r3, #3
 8005892:	e07d      	b.n	8005990 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005894:	f7ff fbc7 	bl	8005026 <LL_RCC_IsActiveFlag_PPRE2>
 8005898:	4603      	mov	r3, r0
 800589a:	2b00      	cmp	r3, #0
 800589c:	d0f1      	beq.n	8005882 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f003 0301 	and.w	r3, r3, #1
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d043      	beq.n	8005932 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	2b02      	cmp	r3, #2
 80058b0:	d106      	bne.n	80058c0 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80058b2:	f7ff f891 	bl	80049d8 <LL_RCC_HSE_IsReady>
 80058b6:	4603      	mov	r3, r0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d11e      	bne.n	80058fa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	e067      	b.n	8005990 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	2b03      	cmp	r3, #3
 80058c6:	d106      	bne.n	80058d6 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80058c8:	f7ff fb20 	bl	8004f0c <LL_RCC_PLL_IsReady>
 80058cc:	4603      	mov	r3, r0
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d113      	bne.n	80058fa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	e05c      	b.n	8005990 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d106      	bne.n	80058ec <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80058de:	f7ff f9f9 	bl	8004cd4 <LL_RCC_MSI_IsReady>
 80058e2:	4603      	mov	r3, r0
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d108      	bne.n	80058fa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80058e8:	2301      	movs	r3, #1
 80058ea:	e051      	b.n	8005990 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80058ec:	f7ff f8a4 	bl	8004a38 <LL_RCC_HSI_IsReady>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d101      	bne.n	80058fa <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	e04a      	b.n	8005990 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	4618      	mov	r0, r3
 8005900:	f7ff fa37 	bl	8004d72 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005904:	f7fc ff26 	bl	8002754 <HAL_GetTick>
 8005908:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800590a:	e00a      	b.n	8005922 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800590c:	f7fc ff22 	bl	8002754 <HAL_GetTick>
 8005910:	4602      	mov	r2, r0
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	1ad3      	subs	r3, r2, r3
 8005916:	f241 3288 	movw	r2, #5000	; 0x1388
 800591a:	4293      	cmp	r3, r2
 800591c:	d901      	bls.n	8005922 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	e036      	b.n	8005990 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005922:	f7ff fa3a 	bl	8004d9a <LL_RCC_GetSysClkSource>
 8005926:	4602      	mov	r2, r0
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	429a      	cmp	r2, r3
 8005930:	d1ec      	bne.n	800590c <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005932:	4b19      	ldr	r3, [pc, #100]	; (8005998 <HAL_RCC_ClockConfig+0x278>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f003 0307 	and.w	r3, r3, #7
 800593a:	683a      	ldr	r2, [r7, #0]
 800593c:	429a      	cmp	r2, r3
 800593e:	d21b      	bcs.n	8005978 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005940:	4b15      	ldr	r3, [pc, #84]	; (8005998 <HAL_RCC_ClockConfig+0x278>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f023 0207 	bic.w	r2, r3, #7
 8005948:	4913      	ldr	r1, [pc, #76]	; (8005998 <HAL_RCC_ClockConfig+0x278>)
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	4313      	orrs	r3, r2
 800594e:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005950:	f7fc ff00 	bl	8002754 <HAL_GetTick>
 8005954:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005956:	e008      	b.n	800596a <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005958:	f7fc fefc 	bl	8002754 <HAL_GetTick>
 800595c:	4602      	mov	r2, r0
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	2b02      	cmp	r3, #2
 8005964:	d901      	bls.n	800596a <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8005966:	2303      	movs	r3, #3
 8005968:	e012      	b.n	8005990 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800596a:	4b0b      	ldr	r3, [pc, #44]	; (8005998 <HAL_RCC_ClockConfig+0x278>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0307 	and.w	r3, r3, #7
 8005972:	683a      	ldr	r2, [r7, #0]
 8005974:	429a      	cmp	r2, r3
 8005976:	d1ef      	bne.n	8005958 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005978:	f000 f87e 	bl	8005a78 <HAL_RCC_GetHCLKFreq>
 800597c:	4603      	mov	r3, r0
 800597e:	4a07      	ldr	r2, [pc, #28]	; (800599c <HAL_RCC_ClockConfig+0x27c>)
 8005980:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8005982:	f7fc fef3 	bl	800276c <HAL_GetTickPrio>
 8005986:	4603      	mov	r3, r0
 8005988:	4618      	mov	r0, r3
 800598a:	f7fc fe95 	bl	80026b8 <HAL_InitTick>
 800598e:	4603      	mov	r3, r0
}
 8005990:	4618      	mov	r0, r3
 8005992:	3710      	adds	r7, #16
 8005994:	46bd      	mov	sp, r7
 8005996:	bd80      	pop	{r7, pc}
 8005998:	58004000 	.word	0x58004000
 800599c:	20000004 	.word	0x20000004

080059a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059a0:	b590      	push	{r4, r7, lr}
 80059a2:	b085      	sub	sp, #20
 80059a4:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80059a6:	f7ff f9f8 	bl	8004d9a <LL_RCC_GetSysClkSource>
 80059aa:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d10a      	bne.n	80059c8 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80059b2:	f7ff f9b4 	bl	8004d1e <LL_RCC_MSI_GetRange>
 80059b6:	4603      	mov	r3, r0
 80059b8:	091b      	lsrs	r3, r3, #4
 80059ba:	f003 030f 	and.w	r3, r3, #15
 80059be:	4a2b      	ldr	r2, [pc, #172]	; (8005a6c <HAL_RCC_GetSysClockFreq+0xcc>)
 80059c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059c4:	60fb      	str	r3, [r7, #12]
 80059c6:	e04b      	b.n	8005a60 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2b04      	cmp	r3, #4
 80059cc:	d102      	bne.n	80059d4 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80059ce:	4b28      	ldr	r3, [pc, #160]	; (8005a70 <HAL_RCC_GetSysClockFreq+0xd0>)
 80059d0:	60fb      	str	r3, [r7, #12]
 80059d2:	e045      	b.n	8005a60 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2b08      	cmp	r3, #8
 80059d8:	d10a      	bne.n	80059f0 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80059da:	f7fe ffcd 	bl	8004978 <LL_RCC_HSE_IsEnabledDiv2>
 80059de:	4603      	mov	r3, r0
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d102      	bne.n	80059ea <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80059e4:	4b22      	ldr	r3, [pc, #136]	; (8005a70 <HAL_RCC_GetSysClockFreq+0xd0>)
 80059e6:	60fb      	str	r3, [r7, #12]
 80059e8:	e03a      	b.n	8005a60 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80059ea:	4b22      	ldr	r3, [pc, #136]	; (8005a74 <HAL_RCC_GetSysClockFreq+0xd4>)
 80059ec:	60fb      	str	r3, [r7, #12]
 80059ee:	e037      	b.n	8005a60 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80059f0:	f7ff fac3 	bl	8004f7a <LL_RCC_PLL_GetMainSource>
 80059f4:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	2b02      	cmp	r3, #2
 80059fa:	d003      	beq.n	8005a04 <HAL_RCC_GetSysClockFreq+0x64>
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	2b03      	cmp	r3, #3
 8005a00:	d003      	beq.n	8005a0a <HAL_RCC_GetSysClockFreq+0x6a>
 8005a02:	e00d      	b.n	8005a20 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8005a04:	4b1a      	ldr	r3, [pc, #104]	; (8005a70 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005a06:	60bb      	str	r3, [r7, #8]
        break;
 8005a08:	e015      	b.n	8005a36 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005a0a:	f7fe ffb5 	bl	8004978 <LL_RCC_HSE_IsEnabledDiv2>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d102      	bne.n	8005a1a <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8005a14:	4b16      	ldr	r3, [pc, #88]	; (8005a70 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005a16:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8005a18:	e00d      	b.n	8005a36 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8005a1a:	4b16      	ldr	r3, [pc, #88]	; (8005a74 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005a1c:	60bb      	str	r3, [r7, #8]
        break;
 8005a1e:	e00a      	b.n	8005a36 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8005a20:	f7ff f97d 	bl	8004d1e <LL_RCC_MSI_GetRange>
 8005a24:	4603      	mov	r3, r0
 8005a26:	091b      	lsrs	r3, r3, #4
 8005a28:	f003 030f 	and.w	r3, r3, #15
 8005a2c:	4a0f      	ldr	r2, [pc, #60]	; (8005a6c <HAL_RCC_GetSysClockFreq+0xcc>)
 8005a2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a32:	60bb      	str	r3, [r7, #8]
        break;
 8005a34:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8005a36:	f7ff fa7b 	bl	8004f30 <LL_RCC_PLL_GetN>
 8005a3a:	4602      	mov	r2, r0
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	fb03 f402 	mul.w	r4, r3, r2
 8005a42:	f7ff fa8e 	bl	8004f62 <LL_RCC_PLL_GetDivider>
 8005a46:	4603      	mov	r3, r0
 8005a48:	091b      	lsrs	r3, r3, #4
 8005a4a:	3301      	adds	r3, #1
 8005a4c:	fbb4 f4f3 	udiv	r4, r4, r3
 8005a50:	f7ff fa7b 	bl	8004f4a <LL_RCC_PLL_GetR>
 8005a54:	4603      	mov	r3, r0
 8005a56:	0f5b      	lsrs	r3, r3, #29
 8005a58:	3301      	adds	r3, #1
 8005a5a:	fbb4 f3f3 	udiv	r3, r4, r3
 8005a5e:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8005a60:	68fb      	ldr	r3, [r7, #12]
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	3714      	adds	r7, #20
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd90      	pop	{r4, r7, pc}
 8005a6a:	bf00      	nop
 8005a6c:	0800ce70 	.word	0x0800ce70
 8005a70:	00f42400 	.word	0x00f42400
 8005a74:	01e84800 	.word	0x01e84800

08005a78 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a78:	b598      	push	{r3, r4, r7, lr}
 8005a7a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8005a7c:	f7ff ff90 	bl	80059a0 <HAL_RCC_GetSysClockFreq>
 8005a80:	4604      	mov	r4, r0
 8005a82:	f7ff f9ff 	bl	8004e84 <LL_RCC_GetAHBPrescaler>
 8005a86:	4603      	mov	r3, r0
 8005a88:	091b      	lsrs	r3, r3, #4
 8005a8a:	f003 030f 	and.w	r3, r3, #15
 8005a8e:	4a03      	ldr	r2, [pc, #12]	; (8005a9c <HAL_RCC_GetHCLKFreq+0x24>)
 8005a90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a94:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	bd98      	pop	{r3, r4, r7, pc}
 8005a9c:	0800ce10 	.word	0x0800ce10

08005aa0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005aa0:	b598      	push	{r3, r4, r7, lr}
 8005aa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8005aa4:	f7ff ffe8 	bl	8005a78 <HAL_RCC_GetHCLKFreq>
 8005aa8:	4604      	mov	r4, r0
 8005aaa:	f7ff fa05 	bl	8004eb8 <LL_RCC_GetAPB2Prescaler>
 8005aae:	4603      	mov	r3, r0
 8005ab0:	0adb      	lsrs	r3, r3, #11
 8005ab2:	f003 0307 	and.w	r3, r3, #7
 8005ab6:	4a04      	ldr	r2, [pc, #16]	; (8005ac8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005ab8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005abc:	f003 031f 	and.w	r3, r3, #31
 8005ac0:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	bd98      	pop	{r3, r4, r7, pc}
 8005ac8:	0800ce50 	.word	0x0800ce50

08005acc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b084      	sub	sp, #16
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2bb0      	cmp	r3, #176	; 0xb0
 8005ad8:	d903      	bls.n	8005ae2 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8005ada:	4b14      	ldr	r3, [pc, #80]	; (8005b2c <RCC_SetFlashLatencyFromMSIRange+0x60>)
 8005adc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ade:	60fb      	str	r3, [r7, #12]
 8005ae0:	e007      	b.n	8005af2 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	091b      	lsrs	r3, r3, #4
 8005ae6:	f003 030f 	and.w	r3, r3, #15
 8005aea:	4a10      	ldr	r2, [pc, #64]	; (8005b2c <RCC_SetFlashLatencyFromMSIRange+0x60>)
 8005aec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005af0:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8005af2:	f7ff f9d3 	bl	8004e9c <LL_RCC_GetAHB4Prescaler>
 8005af6:	4603      	mov	r3, r0
 8005af8:	091b      	lsrs	r3, r3, #4
 8005afa:	f003 030f 	and.w	r3, r3, #15
 8005afe:	4a0c      	ldr	r2, [pc, #48]	; (8005b30 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8005b00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b04:	68fa      	ldr	r2, [r7, #12]
 8005b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b0a:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	4a09      	ldr	r2, [pc, #36]	; (8005b34 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8005b10:	fba2 2303 	umull	r2, r3, r2, r3
 8005b14:	0c9b      	lsrs	r3, r3, #18
 8005b16:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	f000 f80c 	bl	8005b38 <RCC_SetFlashLatency>
 8005b20:	4603      	mov	r3, r0
#endif /* PWR_CR1_VOS */
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3710      	adds	r7, #16
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	bf00      	nop
 8005b2c:	0800ce70 	.word	0x0800ce70
 8005b30:	0800ce10 	.word	0x0800ce10
 8005b34:	431bde83 	.word	0x431bde83

08005b38 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8005b38:	b590      	push	{r4, r7, lr}
 8005b3a:	b08f      	sub	sp, #60	; 0x3c
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
 8005b40:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8005b42:	4b24      	ldr	r3, [pc, #144]	; (8005bd4 <RCC_SetFlashLatency+0x9c>)
 8005b44:	f107 041c 	add.w	r4, r7, #28
 8005b48:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005b4a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8005b4e:	4b22      	ldr	r3, [pc, #136]	; (8005bd8 <RCC_SetFlashLatency+0xa0>)
 8005b50:	f107 040c 	add.w	r4, r7, #12
 8005b54:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005b56:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
      }
    }
  }
#else
  for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005b5e:	2300      	movs	r3, #0
 8005b60:	633b      	str	r3, [r7, #48]	; 0x30
 8005b62:	e013      	b.n	8005b8c <RCC_SetFlashLatency+0x54>
  {
    if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8005b64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b66:	009b      	lsls	r3, r3, #2
 8005b68:	3338      	adds	r3, #56	; 0x38
 8005b6a:	443b      	add	r3, r7
 8005b6c:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8005b70:	687a      	ldr	r2, [r7, #4]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d807      	bhi.n	8005b86 <RCC_SetFlashLatency+0x4e>
    {
      latency = FLASH_LATENCY_RANGE[index];
 8005b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b78:	009b      	lsls	r3, r3, #2
 8005b7a:	3338      	adds	r3, #56	; 0x38
 8005b7c:	443b      	add	r3, r7
 8005b7e:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8005b82:	637b      	str	r3, [r7, #52]	; 0x34
      break;
 8005b84:	e005      	b.n	8005b92 <RCC_SetFlashLatency+0x5a>
  for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005b86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b88:	3301      	adds	r3, #1
 8005b8a:	633b      	str	r3, [r7, #48]	; 0x30
 8005b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b8e:	2b03      	cmp	r3, #3
 8005b90:	d9e8      	bls.n	8005b64 <RCC_SetFlashLatency+0x2c>
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8005b92:	4b12      	ldr	r3, [pc, #72]	; (8005bdc <RCC_SetFlashLatency+0xa4>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f023 0207 	bic.w	r2, r3, #7
 8005b9a:	4910      	ldr	r1, [pc, #64]	; (8005bdc <RCC_SetFlashLatency+0xa4>)
 8005b9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005ba2:	f7fc fdd7 	bl	8002754 <HAL_GetTick>
 8005ba6:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8005ba8:	e008      	b.n	8005bbc <RCC_SetFlashLatency+0x84>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005baa:	f7fc fdd3 	bl	8002754 <HAL_GetTick>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bb2:	1ad3      	subs	r3, r2, r3
 8005bb4:	2b02      	cmp	r3, #2
 8005bb6:	d901      	bls.n	8005bbc <RCC_SetFlashLatency+0x84>
    {
      return HAL_TIMEOUT;
 8005bb8:	2303      	movs	r3, #3
 8005bba:	e007      	b.n	8005bcc <RCC_SetFlashLatency+0x94>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8005bbc:	4b07      	ldr	r3, [pc, #28]	; (8005bdc <RCC_SetFlashLatency+0xa4>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f003 0307 	and.w	r3, r3, #7
 8005bc4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d1ef      	bne.n	8005baa <RCC_SetFlashLatency+0x72>
    }
  }
  return HAL_OK;
 8005bca:	2300      	movs	r3, #0
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	373c      	adds	r7, #60	; 0x3c
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd90      	pop	{r4, r7, pc}
 8005bd4:	0800cdf0 	.word	0x0800cdf0
 8005bd8:	0800ce00 	.word	0x0800ce00
 8005bdc:	58004000 	.word	0x58004000

08005be0 <LL_RCC_LSE_IsEnabled>:
{
 8005be0:	b480      	push	{r7}
 8005be2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8005be4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bec:	f003 0301 	and.w	r3, r3, #1
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d101      	bne.n	8005bf8 <LL_RCC_LSE_IsEnabled+0x18>
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e000      	b.n	8005bfa <LL_RCC_LSE_IsEnabled+0x1a>
 8005bf8:	2300      	movs	r3, #0
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr

08005c04 <LL_RCC_LSE_IsReady>:
{
 8005c04:	b480      	push	{r7}
 8005c06:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005c08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c10:	f003 0302 	and.w	r3, r3, #2
 8005c14:	2b02      	cmp	r3, #2
 8005c16:	d101      	bne.n	8005c1c <LL_RCC_LSE_IsReady+0x18>
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e000      	b.n	8005c1e <LL_RCC_LSE_IsReady+0x1a>
 8005c1c:	2300      	movs	r3, #0
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr

08005c28 <LL_RCC_SetRFWKPClockSource>:
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b083      	sub	sp, #12
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8005c30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c34:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c38:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005c3c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	4313      	orrs	r3, r2
 8005c44:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8005c48:	bf00      	nop
 8005c4a:	370c      	adds	r7, #12
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c52:	4770      	bx	lr

08005c54 <LL_RCC_SetUSARTClockSource>:
{
 8005c54:	b480      	push	{r7}
 8005c56:	b083      	sub	sp, #12
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8005c5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c64:	f023 0203 	bic.w	r2, r3, #3
 8005c68:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005c74:	bf00      	nop
 8005c76:	370c      	adds	r7, #12
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr

08005c80 <LL_RCC_SetI2CClockSource>:
{
 8005c80:	b480      	push	{r7}
 8005c82:	b083      	sub	sp, #12
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8005c88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c8c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	091b      	lsrs	r3, r3, #4
 8005c94:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8005c98:	43db      	mvns	r3, r3
 8005c9a:	401a      	ands	r2, r3
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	011b      	lsls	r3, r3, #4
 8005ca0:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8005ca4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005cae:	bf00      	nop
 8005cb0:	370c      	adds	r7, #12
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr

08005cba <LL_RCC_SetLPTIMClockSource>:
{
 8005cba:	b480      	push	{r7}
 8005cbc:	b083      	sub	sp, #12
 8005cbe:	af00      	add	r7, sp, #0
 8005cc0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8005cc2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cc6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	0c1b      	lsrs	r3, r3, #16
 8005cce:	041b      	lsls	r3, r3, #16
 8005cd0:	43db      	mvns	r3, r3
 8005cd2:	401a      	ands	r2, r3
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	041b      	lsls	r3, r3, #16
 8005cd8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005ce2:	bf00      	nop
 8005ce4:	370c      	adds	r7, #12
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr

08005cee <LL_RCC_SetRNGClockSource>:
{
 8005cee:	b480      	push	{r7}
 8005cf0:	b083      	sub	sp, #12
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8005cf6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cfe:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005d02:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005d0e:	bf00      	nop
 8005d10:	370c      	adds	r7, #12
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr

08005d1a <LL_RCC_SetCLK48ClockSource>:
{
 8005d1a:	b480      	push	{r7}
 8005d1c:	b083      	sub	sp, #12
 8005d1e:	af00      	add	r7, sp, #0
 8005d20:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8005d22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d2a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005d2e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	4313      	orrs	r3, r2
 8005d36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005d3a:	bf00      	nop
 8005d3c:	370c      	adds	r7, #12
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr

08005d46 <LL_RCC_SetADCClockSource>:
{
 8005d46:	b480      	push	{r7}
 8005d48:	b083      	sub	sp, #12
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8005d4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d56:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005d5a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	4313      	orrs	r3, r2
 8005d62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005d66:	bf00      	nop
 8005d68:	370c      	adds	r7, #12
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d70:	4770      	bx	lr

08005d72 <LL_RCC_SetRTCClockSource>:
{
 8005d72:	b480      	push	{r7}
 8005d74:	b083      	sub	sp, #12
 8005d76:	af00      	add	r7, sp, #0
 8005d78:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8005d7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d82:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005d86:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8005d92:	bf00      	nop
 8005d94:	370c      	adds	r7, #12
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr

08005d9e <LL_RCC_GetRTCClockSource>:
{
 8005d9e:	b480      	push	{r7}
 8005da0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8005da2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005daa:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <LL_RCC_ForceBackupDomainReset>:
{
 8005db8:	b480      	push	{r7}
 8005dba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8005dbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dc4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005dc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005dcc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005dd0:	bf00      	nop
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd8:	4770      	bx	lr

08005dda <LL_RCC_ReleaseBackupDomainReset>:
{
 8005dda:	b480      	push	{r7}
 8005ddc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8005dde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005de6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005dea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005dee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005df2:	bf00      	nop
 8005df4:	46bd      	mov	sp, r7
 8005df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfa:	4770      	bx	lr

08005dfc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b088      	sub	sp, #32
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8005e04:	2300      	movs	r3, #0
 8005e06:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8005e08:	2300      	movs	r3, #0
 8005e0a:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d046      	beq.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8005e18:	f7ff ffc1 	bl	8005d9e <LL_RCC_GetRTCClockSource>
 8005e1c:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	69db      	ldr	r3, [r3, #28]
 8005e22:	69ba      	ldr	r2, [r7, #24]
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d03c      	beq.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0xa6>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8005e28:	f7fe fd96 	bl	8004958 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8005e2c:	69bb      	ldr	r3, [r7, #24]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d105      	bne.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x42>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	69db      	ldr	r3, [r3, #28]
 8005e36:	4618      	mov	r0, r3
 8005e38:	f7ff ff9b 	bl	8005d72 <LL_RCC_SetRTCClockSource>
 8005e3c:	e02e      	b.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0xa0>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8005e3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e46:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8005e48:	f7ff ffb6 	bl	8005db8 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8005e4c:	f7ff ffc5 	bl	8005dda <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	69db      	ldr	r3, [r3, #28]
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8005e5e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8005e68:	f7ff feba 	bl	8005be0 <LL_RCC_LSE_IsEnabled>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	d114      	bne.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0xa0>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005e72:	f7fc fc6f 	bl	8002754 <HAL_GetTick>
 8005e76:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8005e78:	e00b      	b.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0x96>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e7a:	f7fc fc6b 	bl	8002754 <HAL_GetTick>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	1ad3      	subs	r3, r2, r3
 8005e84:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d902      	bls.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0x96>
            {
              ret = HAL_TIMEOUT;
 8005e8c:	2303      	movs	r3, #3
 8005e8e:	77fb      	strb	r3, [r7, #31]
              break;
 8005e90:	e004      	b.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0xa0>
          while (LL_RCC_LSE_IsReady() != 1U)
 8005e92:	f7ff feb7 	bl	8005c04 <LL_RCC_LSE_IsReady>
 8005e96:	4603      	mov	r3, r0
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d1ee      	bne.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8005e9c:	7ffb      	ldrb	r3, [r7, #31]
 8005e9e:	77bb      	strb	r3, [r7, #30]
 8005ea0:	e001      	b.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0xaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ea2:	7ffb      	ldrb	r3, [r7, #31]
 8005ea4:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f003 0301 	and.w	r3, r3, #1
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d004      	beq.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f7ff fecc 	bl	8005c54 <LL_RCC_SetUSARTClockSource>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f003 0310 	and.w	r3, r3, #16
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d004      	beq.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	68db      	ldr	r3, [r3, #12]
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f7ff fef4 	bl	8005cba <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 0320 	and.w	r3, r3, #32
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d004      	beq.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	691b      	ldr	r3, [r3, #16]
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	f7ff fee9 	bl	8005cba <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f003 0304 	and.w	r3, r3, #4
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d004      	beq.n	8005efe <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	4618      	mov	r0, r3
 8005efa:	f7ff fec1 	bl	8005c80 <LL_RCC_SetI2CClockSource>
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d02b      	beq.n	8005f62 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	695b      	ldr	r3, [r3, #20]
 8005f0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f12:	d008      	beq.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x12a>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	695b      	ldr	r3, [r3, #20]
 8005f18:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005f1c:	d003      	beq.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x12a>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	695b      	ldr	r3, [r3, #20]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d105      	bne.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	695b      	ldr	r3, [r3, #20]
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	f7ff fedf 	bl	8005cee <LL_RCC_SetRNGClockSource>
 8005f30:	e00a      	b.n	8005f48 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	695b      	ldr	r3, [r3, #20]
 8005f36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f3a:	60fb      	str	r3, [r7, #12]
 8005f3c:	2000      	movs	r0, #0
 8005f3e:	f7ff fed6 	bl	8005cee <LL_RCC_SetRNGClockSource>
 8005f42:	68f8      	ldr	r0, [r7, #12]
 8005f44:	f7ff fee9 	bl	8005d1a <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	695b      	ldr	r3, [r3, #20]
 8005f4c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8005f50:	d107      	bne.n	8005f62 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8005f52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f5c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f60:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d011      	beq.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	699b      	ldr	r3, [r3, #24]
 8005f72:	4618      	mov	r0, r3
 8005f74:	f7ff fee7 	bl	8005d46 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	699b      	ldr	r3, [r3, #24]
 8005f7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005f80:	d107      	bne.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005f82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f86:	68db      	ldr	r3, [r3, #12]
 8005f88:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f90:	60d3      	str	r3, [r2, #12]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d004      	beq.n	8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6a1b      	ldr	r3, [r3, #32]
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f7ff fe40 	bl	8005c28 <LL_RCC_SetRFWKPClockSource>
    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8005fa8:	7fbb      	ldrb	r3, [r7, #30]
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3720      	adds	r7, #32
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}

08005fb2 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005fb2:	b580      	push	{r7, lr}
 8005fb4:	b084      	sub	sp, #16
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d101      	bne.n	8005fc4 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e095      	b.n	80060f0 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d108      	bne.n	8005fde <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fd4:	d009      	beq.n	8005fea <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	61da      	str	r2, [r3, #28]
 8005fdc:	e005      	b.n	8005fea <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2200      	movs	r2, #0
 8005fee:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005ff6:	b2db      	uxtb	r3, r3
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d106      	bne.n	800600a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2200      	movs	r2, #0
 8006000:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f7fc f86f 	bl	80020e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2202      	movs	r2, #2
 800600e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	681a      	ldr	r2, [r3, #0]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006020:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	68db      	ldr	r3, [r3, #12]
 8006026:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800602a:	d902      	bls.n	8006032 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800602c:	2300      	movs	r3, #0
 800602e:	60fb      	str	r3, [r7, #12]
 8006030:	e002      	b.n	8006038 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006032:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006036:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	68db      	ldr	r3, [r3, #12]
 800603c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006040:	d007      	beq.n	8006052 <HAL_SPI_Init+0xa0>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	68db      	ldr	r3, [r3, #12]
 8006046:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800604a:	d002      	beq.n	8006052 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006062:	431a      	orrs	r2, r3
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	691b      	ldr	r3, [r3, #16]
 8006068:	f003 0302 	and.w	r3, r3, #2
 800606c:	431a      	orrs	r2, r3
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	695b      	ldr	r3, [r3, #20]
 8006072:	f003 0301 	and.w	r3, r3, #1
 8006076:	431a      	orrs	r2, r3
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	699b      	ldr	r3, [r3, #24]
 800607c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006080:	431a      	orrs	r2, r3
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	69db      	ldr	r3, [r3, #28]
 8006086:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800608a:	431a      	orrs	r2, r3
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6a1b      	ldr	r3, [r3, #32]
 8006090:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006094:	ea42 0103 	orr.w	r1, r2, r3
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800609c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	430a      	orrs	r2, r1
 80060a6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	699b      	ldr	r3, [r3, #24]
 80060ac:	0c1b      	lsrs	r3, r3, #16
 80060ae:	f003 0204 	and.w	r2, r3, #4
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060b6:	f003 0310 	and.w	r3, r3, #16
 80060ba:	431a      	orrs	r2, r3
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060c0:	f003 0308 	and.w	r3, r3, #8
 80060c4:	431a      	orrs	r2, r3
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80060ce:	ea42 0103 	orr.w	r1, r2, r3
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	430a      	orrs	r2, r1
 80060de:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2200      	movs	r2, #0
 80060e4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2201      	movs	r2, #1
 80060ea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80060ee:	2300      	movs	r3, #0
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3710      	adds	r7, #16
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}

080060f8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b086      	sub	sp, #24
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	4613      	mov	r3, r2
 8006104:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006106:	2300      	movs	r3, #0
 8006108:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006110:	2b01      	cmp	r3, #1
 8006112:	d101      	bne.n	8006118 <HAL_SPI_Transmit_DMA+0x20>
 8006114:	2302      	movs	r3, #2
 8006116:	e0d8      	b.n	80062ca <HAL_SPI_Transmit_DMA+0x1d2>
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2201      	movs	r2, #1
 800611c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006126:	b2db      	uxtb	r3, r3
 8006128:	2b01      	cmp	r3, #1
 800612a:	d002      	beq.n	8006132 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800612c:	2302      	movs	r3, #2
 800612e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006130:	e0c6      	b.n	80062c0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d002      	beq.n	800613e <HAL_SPI_Transmit_DMA+0x46>
 8006138:	88fb      	ldrh	r3, [r7, #6]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d102      	bne.n	8006144 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006142:	e0bd      	b.n	80062c0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2203      	movs	r2, #3
 8006148:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	2200      	movs	r2, #0
 8006150:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	68ba      	ldr	r2, [r7, #8]
 8006156:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	88fa      	ldrh	r2, [r7, #6]
 800615c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	88fa      	ldrh	r2, [r7, #6]
 8006162:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2200      	movs	r2, #0
 8006168:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2200      	movs	r2, #0
 800616e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2200      	movs	r2, #0
 8006174:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2200      	movs	r2, #0
 800617a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2200      	movs	r2, #0
 8006182:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800618e:	d10f      	bne.n	80061b0 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800619e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80061ae:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061b4:	4a47      	ldr	r2, [pc, #284]	; (80062d4 <HAL_SPI_Transmit_DMA+0x1dc>)
 80061b6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061bc:	4a46      	ldr	r2, [pc, #280]	; (80062d8 <HAL_SPI_Transmit_DMA+0x1e0>)
 80061be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061c4:	4a45      	ldr	r2, [pc, #276]	; (80062dc <HAL_SPI_Transmit_DMA+0x1e4>)
 80061c6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061cc:	2200      	movs	r2, #0
 80061ce:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	685a      	ldr	r2, [r3, #4]
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80061de:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	68db      	ldr	r3, [r3, #12]
 80061e4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80061e8:	d82d      	bhi.n	8006246 <HAL_SPI_Transmit_DMA+0x14e>
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061ee:	699b      	ldr	r3, [r3, #24]
 80061f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061f4:	d127      	bne.n	8006246 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	f003 0301 	and.w	r3, r3, #1
 8006200:	2b00      	cmp	r3, #0
 8006202:	d10f      	bne.n	8006224 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	685a      	ldr	r2, [r3, #4]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006212:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006218:	b29b      	uxth	r3, r3
 800621a:	085b      	lsrs	r3, r3, #1
 800621c:	b29a      	uxth	r2, r3
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006222:	e010      	b.n	8006246 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	685a      	ldr	r2, [r3, #4]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006232:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006238:	b29b      	uxth	r3, r3
 800623a:	085b      	lsrs	r3, r3, #1
 800623c:	b29b      	uxth	r3, r3
 800623e:	3301      	adds	r3, #1
 8006240:	b29a      	uxth	r2, r3
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800624e:	4619      	mov	r1, r3
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	330c      	adds	r3, #12
 8006256:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800625c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800625e:	f7fd fe31 	bl	8003ec4 <HAL_DMA_Start_IT>
 8006262:	4603      	mov	r3, r0
 8006264:	2b00      	cmp	r3, #0
 8006266:	d00c      	beq.n	8006282 <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800626c:	f043 0210 	orr.w	r2, r3, #16
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8006274:	2301      	movs	r3, #1
 8006276:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8006280:	e01e      	b.n	80062c0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800628c:	2b40      	cmp	r3, #64	; 0x40
 800628e:	d007      	beq.n	80062a0 <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800629e:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	685a      	ldr	r2, [r3, #4]
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f042 0220 	orr.w	r2, r2, #32
 80062ae:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	685a      	ldr	r2, [r3, #4]
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f042 0202 	orr.w	r2, r2, #2
 80062be:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2200      	movs	r2, #0
 80062c4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80062c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3718      	adds	r7, #24
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}
 80062d2:	bf00      	nop
 80062d4:	080063c3 	.word	0x080063c3
 80062d8:	0800631d 	.word	0x0800631d
 80062dc:	080063df 	.word	0x080063df

080062e0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b083      	sub	sp, #12
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80062e8:	bf00      	nop
 80062ea:	370c      	adds	r7, #12
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr

080062f4 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b083      	sub	sp, #12
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80062fc:	bf00      	nop
 80062fe:	370c      	adds	r7, #12
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr

08006308 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006308:	b480      	push	{r7}
 800630a:	b083      	sub	sp, #12
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006310:	bf00      	nop
 8006312:	370c      	adds	r7, #12
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr

0800631c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b086      	sub	sp, #24
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006328:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800632a:	f7fc fa13 	bl	8002754 <HAL_GetTick>
 800632e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f003 0320 	and.w	r3, r3, #32
 800633a:	2b20      	cmp	r3, #32
 800633c:	d03b      	beq.n	80063b6 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	685a      	ldr	r2, [r3, #4]
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f022 0220 	bic.w	r2, r2, #32
 800634c:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	685a      	ldr	r2, [r3, #4]
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f022 0202 	bic.w	r2, r2, #2
 800635c:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800635e:	693a      	ldr	r2, [r7, #16]
 8006360:	2164      	movs	r1, #100	; 0x64
 8006362:	6978      	ldr	r0, [r7, #20]
 8006364:	f000 f97a 	bl	800665c <SPI_EndRxTxTransaction>
 8006368:	4603      	mov	r3, r0
 800636a:	2b00      	cmp	r3, #0
 800636c:	d005      	beq.n	800637a <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006372:	f043 0220 	orr.w	r2, r3, #32
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d10a      	bne.n	8006398 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006382:	2300      	movs	r3, #0
 8006384:	60fb      	str	r3, [r7, #12]
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	68db      	ldr	r3, [r3, #12]
 800638c:	60fb      	str	r3, [r7, #12]
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	689b      	ldr	r3, [r3, #8]
 8006394:	60fb      	str	r3, [r7, #12]
 8006396:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	2200      	movs	r2, #0
 800639c:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	2201      	movs	r2, #1
 80063a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d003      	beq.n	80063b6 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80063ae:	6978      	ldr	r0, [r7, #20]
 80063b0:	f7ff ffaa 	bl	8006308 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80063b4:	e002      	b.n	80063bc <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80063b6:	6978      	ldr	r0, [r7, #20]
 80063b8:	f7ff ff92 	bl	80062e0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80063bc:	3718      	adds	r7, #24
 80063be:	46bd      	mov	sp, r7
 80063c0:	bd80      	pop	{r7, pc}

080063c2 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80063c2:	b580      	push	{r7, lr}
 80063c4:	b084      	sub	sp, #16
 80063c6:	af00      	add	r7, sp, #0
 80063c8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063ce:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80063d0:	68f8      	ldr	r0, [r7, #12]
 80063d2:	f7ff ff8f 	bl	80062f4 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80063d6:	bf00      	nop
 80063d8:	3710      	adds	r7, #16
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}

080063de <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80063de:	b580      	push	{r7, lr}
 80063e0:	b084      	sub	sp, #16
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063ea:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	685a      	ldr	r2, [r3, #4]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f022 0203 	bic.w	r2, r2, #3
 80063fa:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006400:	f043 0210 	orr.w	r2, r3, #16
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006410:	68f8      	ldr	r0, [r7, #12]
 8006412:	f7ff ff79 	bl	8006308 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006416:	bf00      	nop
 8006418:	3710      	adds	r7, #16
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}
	...

08006420 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b088      	sub	sp, #32
 8006424:	af00      	add	r7, sp, #0
 8006426:	60f8      	str	r0, [r7, #12]
 8006428:	60b9      	str	r1, [r7, #8]
 800642a:	603b      	str	r3, [r7, #0]
 800642c:	4613      	mov	r3, r2
 800642e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006430:	f7fc f990 	bl	8002754 <HAL_GetTick>
 8006434:	4602      	mov	r2, r0
 8006436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006438:	1a9b      	subs	r3, r3, r2
 800643a:	683a      	ldr	r2, [r7, #0]
 800643c:	4413      	add	r3, r2
 800643e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006440:	f7fc f988 	bl	8002754 <HAL_GetTick>
 8006444:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006446:	4b39      	ldr	r3, [pc, #228]	; (800652c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	015b      	lsls	r3, r3, #5
 800644c:	0d1b      	lsrs	r3, r3, #20
 800644e:	69fa      	ldr	r2, [r7, #28]
 8006450:	fb02 f303 	mul.w	r3, r2, r3
 8006454:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006456:	e054      	b.n	8006502 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800645e:	d050      	beq.n	8006502 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006460:	f7fc f978 	bl	8002754 <HAL_GetTick>
 8006464:	4602      	mov	r2, r0
 8006466:	69bb      	ldr	r3, [r7, #24]
 8006468:	1ad3      	subs	r3, r2, r3
 800646a:	69fa      	ldr	r2, [r7, #28]
 800646c:	429a      	cmp	r2, r3
 800646e:	d902      	bls.n	8006476 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d13d      	bne.n	80064f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	685a      	ldr	r2, [r3, #4]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006484:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800648e:	d111      	bne.n	80064b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006498:	d004      	beq.n	80064a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064a2:	d107      	bne.n	80064b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064bc:	d10f      	bne.n	80064de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	681a      	ldr	r2, [r3, #0]
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80064cc:	601a      	str	r2, [r3, #0]
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80064dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	2201      	movs	r2, #1
 80064e2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2200      	movs	r2, #0
 80064ea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80064ee:	2303      	movs	r3, #3
 80064f0:	e017      	b.n	8006522 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d101      	bne.n	80064fc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80064f8:	2300      	movs	r3, #0
 80064fa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	3b01      	subs	r3, #1
 8006500:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	689a      	ldr	r2, [r3, #8]
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	4013      	ands	r3, r2
 800650c:	68ba      	ldr	r2, [r7, #8]
 800650e:	429a      	cmp	r2, r3
 8006510:	bf0c      	ite	eq
 8006512:	2301      	moveq	r3, #1
 8006514:	2300      	movne	r3, #0
 8006516:	b2db      	uxtb	r3, r3
 8006518:	461a      	mov	r2, r3
 800651a:	79fb      	ldrb	r3, [r7, #7]
 800651c:	429a      	cmp	r2, r3
 800651e:	d19b      	bne.n	8006458 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006520:	2300      	movs	r3, #0
}
 8006522:	4618      	mov	r0, r3
 8006524:	3720      	adds	r7, #32
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}
 800652a:	bf00      	nop
 800652c:	20000004 	.word	0x20000004

08006530 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b08a      	sub	sp, #40	; 0x28
 8006534:	af00      	add	r7, sp, #0
 8006536:	60f8      	str	r0, [r7, #12]
 8006538:	60b9      	str	r1, [r7, #8]
 800653a:	607a      	str	r2, [r7, #4]
 800653c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800653e:	2300      	movs	r3, #0
 8006540:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006542:	f7fc f907 	bl	8002754 <HAL_GetTick>
 8006546:	4602      	mov	r2, r0
 8006548:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800654a:	1a9b      	subs	r3, r3, r2
 800654c:	683a      	ldr	r2, [r7, #0]
 800654e:	4413      	add	r3, r2
 8006550:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006552:	f7fc f8ff 	bl	8002754 <HAL_GetTick>
 8006556:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	330c      	adds	r3, #12
 800655e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006560:	4b3d      	ldr	r3, [pc, #244]	; (8006658 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006562:	681a      	ldr	r2, [r3, #0]
 8006564:	4613      	mov	r3, r2
 8006566:	009b      	lsls	r3, r3, #2
 8006568:	4413      	add	r3, r2
 800656a:	00da      	lsls	r2, r3, #3
 800656c:	1ad3      	subs	r3, r2, r3
 800656e:	0d1b      	lsrs	r3, r3, #20
 8006570:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006572:	fb02 f303 	mul.w	r3, r2, r3
 8006576:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006578:	e060      	b.n	800663c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006580:	d107      	bne.n	8006592 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d104      	bne.n	8006592 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	781b      	ldrb	r3, [r3, #0]
 800658c:	b2db      	uxtb	r3, r3
 800658e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006590:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006598:	d050      	beq.n	800663c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800659a:	f7fc f8db 	bl	8002754 <HAL_GetTick>
 800659e:	4602      	mov	r2, r0
 80065a0:	6a3b      	ldr	r3, [r7, #32]
 80065a2:	1ad3      	subs	r3, r2, r3
 80065a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065a6:	429a      	cmp	r2, r3
 80065a8:	d902      	bls.n	80065b0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80065aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d13d      	bne.n	800662c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	685a      	ldr	r2, [r3, #4]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80065be:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80065c8:	d111      	bne.n	80065ee <SPI_WaitFifoStateUntilTimeout+0xbe>
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065d2:	d004      	beq.n	80065de <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	689b      	ldr	r3, [r3, #8]
 80065d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065dc:	d107      	bne.n	80065ee <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065ec:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065f6:	d10f      	bne.n	8006618 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	681a      	ldr	r2, [r3, #0]
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006606:	601a      	str	r2, [r3, #0]
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006616:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2201      	movs	r2, #1
 800661c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2200      	movs	r2, #0
 8006624:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006628:	2303      	movs	r3, #3
 800662a:	e010      	b.n	800664e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800662c:	69bb      	ldr	r3, [r7, #24]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d101      	bne.n	8006636 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006632:	2300      	movs	r3, #0
 8006634:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8006636:	69bb      	ldr	r3, [r7, #24]
 8006638:	3b01      	subs	r3, #1
 800663a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	689a      	ldr	r2, [r3, #8]
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	4013      	ands	r3, r2
 8006646:	687a      	ldr	r2, [r7, #4]
 8006648:	429a      	cmp	r2, r3
 800664a:	d196      	bne.n	800657a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800664c:	2300      	movs	r3, #0
}
 800664e:	4618      	mov	r0, r3
 8006650:	3728      	adds	r7, #40	; 0x28
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}
 8006656:	bf00      	nop
 8006658:	20000004 	.word	0x20000004

0800665c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b086      	sub	sp, #24
 8006660:	af02      	add	r7, sp, #8
 8006662:	60f8      	str	r0, [r7, #12]
 8006664:	60b9      	str	r1, [r7, #8]
 8006666:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	9300      	str	r3, [sp, #0]
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	2200      	movs	r2, #0
 8006670:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006674:	68f8      	ldr	r0, [r7, #12]
 8006676:	f7ff ff5b 	bl	8006530 <SPI_WaitFifoStateUntilTimeout>
 800667a:	4603      	mov	r3, r0
 800667c:	2b00      	cmp	r3, #0
 800667e:	d007      	beq.n	8006690 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006684:	f043 0220 	orr.w	r2, r3, #32
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800668c:	2303      	movs	r3, #3
 800668e:	e027      	b.n	80066e0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	9300      	str	r3, [sp, #0]
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	2200      	movs	r2, #0
 8006698:	2180      	movs	r1, #128	; 0x80
 800669a:	68f8      	ldr	r0, [r7, #12]
 800669c:	f7ff fec0 	bl	8006420 <SPI_WaitFlagStateUntilTimeout>
 80066a0:	4603      	mov	r3, r0
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d007      	beq.n	80066b6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066aa:	f043 0220 	orr.w	r2, r3, #32
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80066b2:	2303      	movs	r3, #3
 80066b4:	e014      	b.n	80066e0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	9300      	str	r3, [sp, #0]
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	2200      	movs	r2, #0
 80066be:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80066c2:	68f8      	ldr	r0, [r7, #12]
 80066c4:	f7ff ff34 	bl	8006530 <SPI_WaitFifoStateUntilTimeout>
 80066c8:	4603      	mov	r3, r0
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d007      	beq.n	80066de <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066d2:	f043 0220 	orr.w	r2, r3, #32
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80066da:	2303      	movs	r3, #3
 80066dc:	e000      	b.n	80066e0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80066de:	2300      	movs	r3, #0
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3710      	adds	r7, #16
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}

080066e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b082      	sub	sp, #8
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d101      	bne.n	80066fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	e049      	b.n	800678e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006700:	b2db      	uxtb	r3, r3
 8006702:	2b00      	cmp	r3, #0
 8006704:	d106      	bne.n	8006714 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f7fb fe48 	bl	80023a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2202      	movs	r2, #2
 8006718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681a      	ldr	r2, [r3, #0]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	3304      	adds	r3, #4
 8006724:	4619      	mov	r1, r3
 8006726:	4610      	mov	r0, r2
 8006728:	f000 fa46 	bl	8006bb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2201      	movs	r2, #1
 8006730:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2201      	movs	r2, #1
 8006738:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2201      	movs	r2, #1
 8006748:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2201      	movs	r2, #1
 8006750:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2201      	movs	r2, #1
 8006758:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2201      	movs	r2, #1
 8006760:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2201      	movs	r2, #1
 8006768:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2201      	movs	r2, #1
 8006770:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2201      	movs	r2, #1
 8006778:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2201      	movs	r2, #1
 8006780:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2201      	movs	r2, #1
 8006788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800678c:	2300      	movs	r3, #0
}
 800678e:	4618      	mov	r0, r3
 8006790:	3708      	adds	r7, #8
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}

08006796 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006796:	b580      	push	{r7, lr}
 8006798:	b082      	sub	sp, #8
 800679a:	af00      	add	r7, sp, #0
 800679c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	691b      	ldr	r3, [r3, #16]
 80067a4:	f003 0302 	and.w	r3, r3, #2
 80067a8:	2b02      	cmp	r3, #2
 80067aa:	d122      	bne.n	80067f2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	68db      	ldr	r3, [r3, #12]
 80067b2:	f003 0302 	and.w	r3, r3, #2
 80067b6:	2b02      	cmp	r3, #2
 80067b8:	d11b      	bne.n	80067f2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f06f 0202 	mvn.w	r2, #2
 80067c2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2201      	movs	r2, #1
 80067c8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	699b      	ldr	r3, [r3, #24]
 80067d0:	f003 0303 	and.w	r3, r3, #3
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d003      	beq.n	80067e0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80067d8:	6878      	ldr	r0, [r7, #4]
 80067da:	f000 f9ce 	bl	8006b7a <HAL_TIM_IC_CaptureCallback>
 80067de:	e005      	b.n	80067ec <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80067e0:	6878      	ldr	r0, [r7, #4]
 80067e2:	f000 f9c0 	bl	8006b66 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	f000 f9d1 	bl	8006b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	691b      	ldr	r3, [r3, #16]
 80067f8:	f003 0304 	and.w	r3, r3, #4
 80067fc:	2b04      	cmp	r3, #4
 80067fe:	d122      	bne.n	8006846 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	68db      	ldr	r3, [r3, #12]
 8006806:	f003 0304 	and.w	r3, r3, #4
 800680a:	2b04      	cmp	r3, #4
 800680c:	d11b      	bne.n	8006846 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f06f 0204 	mvn.w	r2, #4
 8006816:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2202      	movs	r2, #2
 800681c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	699b      	ldr	r3, [r3, #24]
 8006824:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006828:	2b00      	cmp	r3, #0
 800682a:	d003      	beq.n	8006834 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f000 f9a4 	bl	8006b7a <HAL_TIM_IC_CaptureCallback>
 8006832:	e005      	b.n	8006840 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	f000 f996 	bl	8006b66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f000 f9a7 	bl	8006b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2200      	movs	r2, #0
 8006844:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	691b      	ldr	r3, [r3, #16]
 800684c:	f003 0308 	and.w	r3, r3, #8
 8006850:	2b08      	cmp	r3, #8
 8006852:	d122      	bne.n	800689a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	68db      	ldr	r3, [r3, #12]
 800685a:	f003 0308 	and.w	r3, r3, #8
 800685e:	2b08      	cmp	r3, #8
 8006860:	d11b      	bne.n	800689a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f06f 0208 	mvn.w	r2, #8
 800686a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2204      	movs	r2, #4
 8006870:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	69db      	ldr	r3, [r3, #28]
 8006878:	f003 0303 	and.w	r3, r3, #3
 800687c:	2b00      	cmp	r3, #0
 800687e:	d003      	beq.n	8006888 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f000 f97a 	bl	8006b7a <HAL_TIM_IC_CaptureCallback>
 8006886:	e005      	b.n	8006894 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006888:	6878      	ldr	r0, [r7, #4]
 800688a:	f000 f96c 	bl	8006b66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f000 f97d 	bl	8006b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2200      	movs	r2, #0
 8006898:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	691b      	ldr	r3, [r3, #16]
 80068a0:	f003 0310 	and.w	r3, r3, #16
 80068a4:	2b10      	cmp	r3, #16
 80068a6:	d122      	bne.n	80068ee <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	68db      	ldr	r3, [r3, #12]
 80068ae:	f003 0310 	and.w	r3, r3, #16
 80068b2:	2b10      	cmp	r3, #16
 80068b4:	d11b      	bne.n	80068ee <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f06f 0210 	mvn.w	r2, #16
 80068be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2208      	movs	r2, #8
 80068c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	69db      	ldr	r3, [r3, #28]
 80068cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d003      	beq.n	80068dc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f000 f950 	bl	8006b7a <HAL_TIM_IC_CaptureCallback>
 80068da:	e005      	b.n	80068e8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	f000 f942 	bl	8006b66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f000 f953 	bl	8006b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2200      	movs	r2, #0
 80068ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	691b      	ldr	r3, [r3, #16]
 80068f4:	f003 0301 	and.w	r3, r3, #1
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d10e      	bne.n	800691a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	68db      	ldr	r3, [r3, #12]
 8006902:	f003 0301 	and.w	r3, r3, #1
 8006906:	2b01      	cmp	r3, #1
 8006908:	d107      	bne.n	800691a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f06f 0201 	mvn.w	r2, #1
 8006912:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f7fa fd0b 	bl	8001330 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	691b      	ldr	r3, [r3, #16]
 8006920:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006924:	2b80      	cmp	r3, #128	; 0x80
 8006926:	d10e      	bne.n	8006946 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	68db      	ldr	r3, [r3, #12]
 800692e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006932:	2b80      	cmp	r3, #128	; 0x80
 8006934:	d107      	bne.n	8006946 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800693e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f000 faa3 	bl	8006e8c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	691b      	ldr	r3, [r3, #16]
 800694c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006950:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006954:	d10e      	bne.n	8006974 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	68db      	ldr	r3, [r3, #12]
 800695c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006960:	2b80      	cmp	r3, #128	; 0x80
 8006962:	d107      	bne.n	8006974 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800696c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f000 fa96 	bl	8006ea0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	691b      	ldr	r3, [r3, #16]
 800697a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800697e:	2b40      	cmp	r3, #64	; 0x40
 8006980:	d10e      	bne.n	80069a0 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	68db      	ldr	r3, [r3, #12]
 8006988:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800698c:	2b40      	cmp	r3, #64	; 0x40
 800698e:	d107      	bne.n	80069a0 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006998:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f000 f901 	bl	8006ba2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	691b      	ldr	r3, [r3, #16]
 80069a6:	f003 0320 	and.w	r3, r3, #32
 80069aa:	2b20      	cmp	r3, #32
 80069ac:	d10e      	bne.n	80069cc <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	f003 0320 	and.w	r3, r3, #32
 80069b8:	2b20      	cmp	r3, #32
 80069ba:	d107      	bne.n	80069cc <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f06f 0220 	mvn.w	r2, #32
 80069c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f000 fa56 	bl	8006e78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80069cc:	bf00      	nop
 80069ce:	3708      	adds	r7, #8
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}

080069d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b084      	sub	sp, #16
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
 80069dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80069de:	2300      	movs	r3, #0
 80069e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d101      	bne.n	80069f0 <HAL_TIM_ConfigClockSource+0x1c>
 80069ec:	2302      	movs	r3, #2
 80069ee:	e0b6      	b.n	8006b5e <HAL_TIM_ConfigClockSource+0x18a>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2201      	movs	r2, #1
 80069f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2202      	movs	r2, #2
 80069fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	689b      	ldr	r3, [r3, #8]
 8006a06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8006a0e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006a12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006a1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	68ba      	ldr	r2, [r7, #8]
 8006a22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a2c:	d03e      	beq.n	8006aac <HAL_TIM_ConfigClockSource+0xd8>
 8006a2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a32:	f200 8087 	bhi.w	8006b44 <HAL_TIM_ConfigClockSource+0x170>
 8006a36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a3a:	f000 8086 	beq.w	8006b4a <HAL_TIM_ConfigClockSource+0x176>
 8006a3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a42:	d87f      	bhi.n	8006b44 <HAL_TIM_ConfigClockSource+0x170>
 8006a44:	2b70      	cmp	r3, #112	; 0x70
 8006a46:	d01a      	beq.n	8006a7e <HAL_TIM_ConfigClockSource+0xaa>
 8006a48:	2b70      	cmp	r3, #112	; 0x70
 8006a4a:	d87b      	bhi.n	8006b44 <HAL_TIM_ConfigClockSource+0x170>
 8006a4c:	2b60      	cmp	r3, #96	; 0x60
 8006a4e:	d050      	beq.n	8006af2 <HAL_TIM_ConfigClockSource+0x11e>
 8006a50:	2b60      	cmp	r3, #96	; 0x60
 8006a52:	d877      	bhi.n	8006b44 <HAL_TIM_ConfigClockSource+0x170>
 8006a54:	2b50      	cmp	r3, #80	; 0x50
 8006a56:	d03c      	beq.n	8006ad2 <HAL_TIM_ConfigClockSource+0xfe>
 8006a58:	2b50      	cmp	r3, #80	; 0x50
 8006a5a:	d873      	bhi.n	8006b44 <HAL_TIM_ConfigClockSource+0x170>
 8006a5c:	2b40      	cmp	r3, #64	; 0x40
 8006a5e:	d058      	beq.n	8006b12 <HAL_TIM_ConfigClockSource+0x13e>
 8006a60:	2b40      	cmp	r3, #64	; 0x40
 8006a62:	d86f      	bhi.n	8006b44 <HAL_TIM_ConfigClockSource+0x170>
 8006a64:	2b30      	cmp	r3, #48	; 0x30
 8006a66:	d064      	beq.n	8006b32 <HAL_TIM_ConfigClockSource+0x15e>
 8006a68:	2b30      	cmp	r3, #48	; 0x30
 8006a6a:	d86b      	bhi.n	8006b44 <HAL_TIM_ConfigClockSource+0x170>
 8006a6c:	2b20      	cmp	r3, #32
 8006a6e:	d060      	beq.n	8006b32 <HAL_TIM_ConfigClockSource+0x15e>
 8006a70:	2b20      	cmp	r3, #32
 8006a72:	d867      	bhi.n	8006b44 <HAL_TIM_ConfigClockSource+0x170>
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d05c      	beq.n	8006b32 <HAL_TIM_ConfigClockSource+0x15e>
 8006a78:	2b10      	cmp	r3, #16
 8006a7a:	d05a      	beq.n	8006b32 <HAL_TIM_ConfigClockSource+0x15e>
 8006a7c:	e062      	b.n	8006b44 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6818      	ldr	r0, [r3, #0]
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	6899      	ldr	r1, [r3, #8]
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	685a      	ldr	r2, [r3, #4]
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	68db      	ldr	r3, [r3, #12]
 8006a8e:	f000 f973 	bl	8006d78 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	689b      	ldr	r3, [r3, #8]
 8006a98:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006aa0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	68ba      	ldr	r2, [r7, #8]
 8006aa8:	609a      	str	r2, [r3, #8]
      break;
 8006aaa:	e04f      	b.n	8006b4c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6818      	ldr	r0, [r3, #0]
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	6899      	ldr	r1, [r3, #8]
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	685a      	ldr	r2, [r3, #4]
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	68db      	ldr	r3, [r3, #12]
 8006abc:	f000 f95c 	bl	8006d78 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	689a      	ldr	r2, [r3, #8]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006ace:	609a      	str	r2, [r3, #8]
      break;
 8006ad0:	e03c      	b.n	8006b4c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6818      	ldr	r0, [r3, #0]
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	6859      	ldr	r1, [r3, #4]
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	68db      	ldr	r3, [r3, #12]
 8006ade:	461a      	mov	r2, r3
 8006ae0:	f000 f8ce 	bl	8006c80 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	2150      	movs	r1, #80	; 0x50
 8006aea:	4618      	mov	r0, r3
 8006aec:	f000 f927 	bl	8006d3e <TIM_ITRx_SetConfig>
      break;
 8006af0:	e02c      	b.n	8006b4c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6818      	ldr	r0, [r3, #0]
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	6859      	ldr	r1, [r3, #4]
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	68db      	ldr	r3, [r3, #12]
 8006afe:	461a      	mov	r2, r3
 8006b00:	f000 f8ed 	bl	8006cde <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	2160      	movs	r1, #96	; 0x60
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	f000 f917 	bl	8006d3e <TIM_ITRx_SetConfig>
      break;
 8006b10:	e01c      	b.n	8006b4c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6818      	ldr	r0, [r3, #0]
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	6859      	ldr	r1, [r3, #4]
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	68db      	ldr	r3, [r3, #12]
 8006b1e:	461a      	mov	r2, r3
 8006b20:	f000 f8ae 	bl	8006c80 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	2140      	movs	r1, #64	; 0x40
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f000 f907 	bl	8006d3e <TIM_ITRx_SetConfig>
      break;
 8006b30:	e00c      	b.n	8006b4c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681a      	ldr	r2, [r3, #0]
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	4619      	mov	r1, r3
 8006b3c:	4610      	mov	r0, r2
 8006b3e:	f000 f8fe 	bl	8006d3e <TIM_ITRx_SetConfig>
      break;
 8006b42:	e003      	b.n	8006b4c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	73fb      	strb	r3, [r7, #15]
      break;
 8006b48:	e000      	b.n	8006b4c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006b4a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2201      	movs	r2, #1
 8006b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2200      	movs	r2, #0
 8006b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006b5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3710      	adds	r7, #16
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}

08006b66 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b66:	b480      	push	{r7}
 8006b68:	b083      	sub	sp, #12
 8006b6a:	af00      	add	r7, sp, #0
 8006b6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b6e:	bf00      	nop
 8006b70:	370c      	adds	r7, #12
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr

08006b7a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006b7a:	b480      	push	{r7}
 8006b7c:	b083      	sub	sp, #12
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006b82:	bf00      	nop
 8006b84:	370c      	adds	r7, #12
 8006b86:	46bd      	mov	sp, r7
 8006b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8c:	4770      	bx	lr

08006b8e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b8e:	b480      	push	{r7}
 8006b90:	b083      	sub	sp, #12
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b96:	bf00      	nop
 8006b98:	370c      	adds	r7, #12
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba0:	4770      	bx	lr

08006ba2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006ba2:	b480      	push	{r7}
 8006ba4:	b083      	sub	sp, #12
 8006ba6:	af00      	add	r7, sp, #0
 8006ba8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006baa:	bf00      	nop
 8006bac:	370c      	adds	r7, #12
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb4:	4770      	bx	lr
	...

08006bb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b085      	sub	sp, #20
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	4a2a      	ldr	r2, [pc, #168]	; (8006c74 <TIM_Base_SetConfig+0xbc>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d003      	beq.n	8006bd8 <TIM_Base_SetConfig+0x20>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bd6:	d108      	bne.n	8006bea <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	68fa      	ldr	r2, [r7, #12]
 8006be6:	4313      	orrs	r3, r2
 8006be8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	4a21      	ldr	r2, [pc, #132]	; (8006c74 <TIM_Base_SetConfig+0xbc>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d00b      	beq.n	8006c0a <TIM_Base_SetConfig+0x52>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bf8:	d007      	beq.n	8006c0a <TIM_Base_SetConfig+0x52>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	4a1e      	ldr	r2, [pc, #120]	; (8006c78 <TIM_Base_SetConfig+0xc0>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d003      	beq.n	8006c0a <TIM_Base_SetConfig+0x52>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	4a1d      	ldr	r2, [pc, #116]	; (8006c7c <TIM_Base_SetConfig+0xc4>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d108      	bne.n	8006c1c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	68db      	ldr	r3, [r3, #12]
 8006c16:	68fa      	ldr	r2, [r7, #12]
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	695b      	ldr	r3, [r3, #20]
 8006c26:	4313      	orrs	r3, r2
 8006c28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	68fa      	ldr	r2, [r7, #12]
 8006c2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	689a      	ldr	r2, [r3, #8]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	681a      	ldr	r2, [r3, #0]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	4a0c      	ldr	r2, [pc, #48]	; (8006c74 <TIM_Base_SetConfig+0xbc>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d007      	beq.n	8006c58 <TIM_Base_SetConfig+0xa0>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	4a0b      	ldr	r2, [pc, #44]	; (8006c78 <TIM_Base_SetConfig+0xc0>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d003      	beq.n	8006c58 <TIM_Base_SetConfig+0xa0>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	4a0a      	ldr	r2, [pc, #40]	; (8006c7c <TIM_Base_SetConfig+0xc4>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d103      	bne.n	8006c60 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	691a      	ldr	r2, [r3, #16]
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2201      	movs	r2, #1
 8006c64:	615a      	str	r2, [r3, #20]
}
 8006c66:	bf00      	nop
 8006c68:	3714      	adds	r7, #20
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr
 8006c72:	bf00      	nop
 8006c74:	40012c00 	.word	0x40012c00
 8006c78:	40014400 	.word	0x40014400
 8006c7c:	40014800 	.word	0x40014800

08006c80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b087      	sub	sp, #28
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	60f8      	str	r0, [r7, #12]
 8006c88:	60b9      	str	r1, [r7, #8]
 8006c8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	6a1b      	ldr	r3, [r3, #32]
 8006c90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	6a1b      	ldr	r3, [r3, #32]
 8006c96:	f023 0201 	bic.w	r2, r3, #1
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	699b      	ldr	r3, [r3, #24]
 8006ca2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006caa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	011b      	lsls	r3, r3, #4
 8006cb0:	693a      	ldr	r2, [r7, #16]
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006cb6:	697b      	ldr	r3, [r7, #20]
 8006cb8:	f023 030a 	bic.w	r3, r3, #10
 8006cbc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006cbe:	697a      	ldr	r2, [r7, #20]
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	693a      	ldr	r2, [r7, #16]
 8006cca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	697a      	ldr	r2, [r7, #20]
 8006cd0:	621a      	str	r2, [r3, #32]
}
 8006cd2:	bf00      	nop
 8006cd4:	371c      	adds	r7, #28
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cdc:	4770      	bx	lr

08006cde <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006cde:	b480      	push	{r7}
 8006ce0:	b087      	sub	sp, #28
 8006ce2:	af00      	add	r7, sp, #0
 8006ce4:	60f8      	str	r0, [r7, #12]
 8006ce6:	60b9      	str	r1, [r7, #8]
 8006ce8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	6a1b      	ldr	r3, [r3, #32]
 8006cee:	f023 0210 	bic.w	r2, r3, #16
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	699b      	ldr	r3, [r3, #24]
 8006cfa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	6a1b      	ldr	r3, [r3, #32]
 8006d00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006d08:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	031b      	lsls	r3, r3, #12
 8006d0e:	697a      	ldr	r2, [r7, #20]
 8006d10:	4313      	orrs	r3, r2
 8006d12:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d14:	693b      	ldr	r3, [r7, #16]
 8006d16:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006d1a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	011b      	lsls	r3, r3, #4
 8006d20:	693a      	ldr	r2, [r7, #16]
 8006d22:	4313      	orrs	r3, r2
 8006d24:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	697a      	ldr	r2, [r7, #20]
 8006d2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	693a      	ldr	r2, [r7, #16]
 8006d30:	621a      	str	r2, [r3, #32]
}
 8006d32:	bf00      	nop
 8006d34:	371c      	adds	r7, #28
 8006d36:	46bd      	mov	sp, r7
 8006d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3c:	4770      	bx	lr

08006d3e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d3e:	b480      	push	{r7}
 8006d40:	b085      	sub	sp, #20
 8006d42:	af00      	add	r7, sp, #0
 8006d44:	6078      	str	r0, [r7, #4]
 8006d46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	689b      	ldr	r3, [r3, #8]
 8006d4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006d54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d5a:	683a      	ldr	r2, [r7, #0]
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	f043 0307 	orr.w	r3, r3, #7
 8006d64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	68fa      	ldr	r2, [r7, #12]
 8006d6a:	609a      	str	r2, [r3, #8]
}
 8006d6c:	bf00      	nop
 8006d6e:	3714      	adds	r7, #20
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr

08006d78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b087      	sub	sp, #28
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	60f8      	str	r0, [r7, #12]
 8006d80:	60b9      	str	r1, [r7, #8]
 8006d82:	607a      	str	r2, [r7, #4]
 8006d84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	689b      	ldr	r3, [r3, #8]
 8006d8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	021a      	lsls	r2, r3, #8
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	431a      	orrs	r2, r3
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	697a      	ldr	r2, [r7, #20]
 8006da2:	4313      	orrs	r3, r2
 8006da4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	697a      	ldr	r2, [r7, #20]
 8006daa:	609a      	str	r2, [r3, #8]
}
 8006dac:	bf00      	nop
 8006dae:	371c      	adds	r7, #28
 8006db0:	46bd      	mov	sp, r7
 8006db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db6:	4770      	bx	lr

08006db8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b085      	sub	sp, #20
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006dc8:	2b01      	cmp	r3, #1
 8006dca:	d101      	bne.n	8006dd0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006dcc:	2302      	movs	r3, #2
 8006dce:	e04a      	b.n	8006e66 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2202      	movs	r2, #2
 8006ddc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a1f      	ldr	r2, [pc, #124]	; (8006e74 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d108      	bne.n	8006e0c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006e00:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	68fa      	ldr	r2, [r7, #12]
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	68fa      	ldr	r2, [r7, #12]
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	68fa      	ldr	r2, [r7, #12]
 8006e24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a12      	ldr	r2, [pc, #72]	; (8006e74 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d004      	beq.n	8006e3a <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e38:	d10c      	bne.n	8006e54 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e3a:	68bb      	ldr	r3, [r7, #8]
 8006e3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e40:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	689b      	ldr	r3, [r3, #8]
 8006e46:	68ba      	ldr	r2, [r7, #8]
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	68ba      	ldr	r2, [r7, #8]
 8006e52:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2201      	movs	r2, #1
 8006e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e64:	2300      	movs	r3, #0
}
 8006e66:	4618      	mov	r0, r3
 8006e68:	3714      	adds	r7, #20
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e70:	4770      	bx	lr
 8006e72:	bf00      	nop
 8006e74:	40012c00 	.word	0x40012c00

08006e78 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b083      	sub	sp, #12
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e80:	bf00      	nop
 8006e82:	370c      	adds	r7, #12
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr

08006e8c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b083      	sub	sp, #12
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e94:	bf00      	nop
 8006e96:	370c      	adds	r7, #12
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr

08006ea0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b083      	sub	sp, #12
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006ea8:	bf00      	nop
 8006eaa:	370c      	adds	r7, #12
 8006eac:	46bd      	mov	sp, r7
 8006eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb2:	4770      	bx	lr

08006eb4 <LL_RCC_GetUSARTClockSource>:
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b083      	sub	sp, #12
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8006ebc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ec0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	4013      	ands	r3, r2
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	370c      	adds	r7, #12
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed2:	4770      	bx	lr

08006ed4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b082      	sub	sp, #8
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d101      	bne.n	8006ee6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e042      	b.n	8006f6c <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d106      	bne.n	8006efe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f7fb fae9 	bl	80024d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2224      	movs	r2, #36	; 0x24
 8006f02:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f022 0201 	bic.w	r2, r2, #1
 8006f14:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	f000 fc90 	bl	800783c <UART_SetConfig>
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	2b01      	cmp	r3, #1
 8006f20:	d101      	bne.n	8006f26 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	e022      	b.n	8006f6c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d002      	beq.n	8006f34 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f000 fdc0 	bl	8007ab4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	685a      	ldr	r2, [r3, #4]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006f42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	689a      	ldr	r2, [r3, #8]
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006f52:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	681a      	ldr	r2, [r3, #0]
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f042 0201 	orr.w	r2, r2, #1
 8006f62:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f000 fe47 	bl	8007bf8 <UART_CheckIdleState>
 8006f6a:	4603      	mov	r3, r0
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3708      	adds	r7, #8
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}

08006f74 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b08a      	sub	sp, #40	; 0x28
 8006f78:	af02      	add	r7, sp, #8
 8006f7a:	60f8      	str	r0, [r7, #12]
 8006f7c:	60b9      	str	r1, [r7, #8]
 8006f7e:	603b      	str	r3, [r7, #0]
 8006f80:	4613      	mov	r3, r2
 8006f82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f8a:	2b20      	cmp	r3, #32
 8006f8c:	d17b      	bne.n	8007086 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d002      	beq.n	8006f9a <HAL_UART_Transmit+0x26>
 8006f94:	88fb      	ldrh	r3, [r7, #6]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d101      	bne.n	8006f9e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	e074      	b.n	8007088 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2221      	movs	r2, #33	; 0x21
 8006faa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006fae:	f7fb fbd1 	bl	8002754 <HAL_GetTick>
 8006fb2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	88fa      	ldrh	r2, [r7, #6]
 8006fb8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	88fa      	ldrh	r2, [r7, #6]
 8006fc0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fcc:	d108      	bne.n	8006fe0 <HAL_UART_Transmit+0x6c>
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	691b      	ldr	r3, [r3, #16]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d104      	bne.n	8006fe0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	61bb      	str	r3, [r7, #24]
 8006fde:	e003      	b.n	8006fe8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006fe8:	e030      	b.n	800704c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	9300      	str	r3, [sp, #0]
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	2180      	movs	r1, #128	; 0x80
 8006ff4:	68f8      	ldr	r0, [r7, #12]
 8006ff6:	f000 fea9 	bl	8007d4c <UART_WaitOnFlagUntilTimeout>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d005      	beq.n	800700c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2220      	movs	r2, #32
 8007004:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8007008:	2303      	movs	r3, #3
 800700a:	e03d      	b.n	8007088 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800700c:	69fb      	ldr	r3, [r7, #28]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d10b      	bne.n	800702a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007012:	69bb      	ldr	r3, [r7, #24]
 8007014:	881b      	ldrh	r3, [r3, #0]
 8007016:	461a      	mov	r2, r3
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007020:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007022:	69bb      	ldr	r3, [r7, #24]
 8007024:	3302      	adds	r3, #2
 8007026:	61bb      	str	r3, [r7, #24]
 8007028:	e007      	b.n	800703a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800702a:	69fb      	ldr	r3, [r7, #28]
 800702c:	781a      	ldrb	r2, [r3, #0]
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007034:	69fb      	ldr	r3, [r7, #28]
 8007036:	3301      	adds	r3, #1
 8007038:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007040:	b29b      	uxth	r3, r3
 8007042:	3b01      	subs	r3, #1
 8007044:	b29a      	uxth	r2, r3
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007052:	b29b      	uxth	r3, r3
 8007054:	2b00      	cmp	r3, #0
 8007056:	d1c8      	bne.n	8006fea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	9300      	str	r3, [sp, #0]
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	2200      	movs	r2, #0
 8007060:	2140      	movs	r1, #64	; 0x40
 8007062:	68f8      	ldr	r0, [r7, #12]
 8007064:	f000 fe72 	bl	8007d4c <UART_WaitOnFlagUntilTimeout>
 8007068:	4603      	mov	r3, r0
 800706a:	2b00      	cmp	r3, #0
 800706c:	d005      	beq.n	800707a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2220      	movs	r2, #32
 8007072:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8007076:	2303      	movs	r3, #3
 8007078:	e006      	b.n	8007088 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	2220      	movs	r2, #32
 800707e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8007082:	2300      	movs	r3, #0
 8007084:	e000      	b.n	8007088 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007086:	2302      	movs	r3, #2
  }
}
 8007088:	4618      	mov	r0, r3
 800708a:	3720      	adds	r7, #32
 800708c:	46bd      	mov	sp, r7
 800708e:	bd80      	pop	{r7, pc}

08007090 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007090:	b480      	push	{r7}
 8007092:	b091      	sub	sp, #68	; 0x44
 8007094:	af00      	add	r7, sp, #0
 8007096:	60f8      	str	r0, [r7, #12]
 8007098:	60b9      	str	r1, [r7, #8]
 800709a:	4613      	mov	r3, r2
 800709c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070a4:	2b20      	cmp	r3, #32
 80070a6:	d178      	bne.n	800719a <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d002      	beq.n	80070b4 <HAL_UART_Transmit_IT+0x24>
 80070ae:	88fb      	ldrh	r3, [r7, #6]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d101      	bne.n	80070b8 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 80070b4:	2301      	movs	r3, #1
 80070b6:	e071      	b.n	800719c <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	68ba      	ldr	r2, [r7, #8]
 80070bc:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	88fa      	ldrh	r2, [r7, #6]
 80070c2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	88fa      	ldrh	r2, [r7, #6]
 80070ca:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2200      	movs	r2, #0
 80070d2:	679a      	str	r2, [r3, #120]	; 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2200      	movs	r2, #0
 80070d8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2221      	movs	r2, #33	; 0x21
 80070e0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80070e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80070ec:	d12a      	bne.n	8007144 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070f6:	d107      	bne.n	8007108 <HAL_UART_Transmit_IT+0x78>
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	691b      	ldr	r3, [r3, #16]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d103      	bne.n	8007108 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	4a29      	ldr	r2, [pc, #164]	; (80071a8 <HAL_UART_Transmit_IT+0x118>)
 8007104:	679a      	str	r2, [r3, #120]	; 0x78
 8007106:	e002      	b.n	800710e <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	4a28      	ldr	r2, [pc, #160]	; (80071ac <HAL_UART_Transmit_IT+0x11c>)
 800710c:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	3308      	adds	r3, #8
 8007114:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007118:	e853 3f00 	ldrex	r3, [r3]
 800711c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800711e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007120:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007124:	63bb      	str	r3, [r7, #56]	; 0x38
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	3308      	adds	r3, #8
 800712c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800712e:	637a      	str	r2, [r7, #52]	; 0x34
 8007130:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007132:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007134:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007136:	e841 2300 	strex	r3, r2, [r1]
 800713a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800713c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800713e:	2b00      	cmp	r3, #0
 8007140:	d1e5      	bne.n	800710e <HAL_UART_Transmit_IT+0x7e>
 8007142:	e028      	b.n	8007196 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	689b      	ldr	r3, [r3, #8]
 8007148:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800714c:	d107      	bne.n	800715e <HAL_UART_Transmit_IT+0xce>
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	691b      	ldr	r3, [r3, #16]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d103      	bne.n	800715e <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	4a15      	ldr	r2, [pc, #84]	; (80071b0 <HAL_UART_Transmit_IT+0x120>)
 800715a:	679a      	str	r2, [r3, #120]	; 0x78
 800715c:	e002      	b.n	8007164 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	4a14      	ldr	r2, [pc, #80]	; (80071b4 <HAL_UART_Transmit_IT+0x124>)
 8007162:	679a      	str	r2, [r3, #120]	; 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	e853 3f00 	ldrex	r3, [r3]
 8007170:	613b      	str	r3, [r7, #16]
   return(result);
 8007172:	693b      	ldr	r3, [r7, #16]
 8007174:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007178:	63fb      	str	r3, [r7, #60]	; 0x3c
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	461a      	mov	r2, r3
 8007180:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007182:	623b      	str	r3, [r7, #32]
 8007184:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007186:	69f9      	ldr	r1, [r7, #28]
 8007188:	6a3a      	ldr	r2, [r7, #32]
 800718a:	e841 2300 	strex	r3, r2, [r1]
 800718e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007190:	69bb      	ldr	r3, [r7, #24]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d1e6      	bne.n	8007164 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 8007196:	2300      	movs	r3, #0
 8007198:	e000      	b.n	800719c <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800719a:	2302      	movs	r3, #2
  }
}
 800719c:	4618      	mov	r0, r3
 800719e:	3744      	adds	r7, #68	; 0x44
 80071a0:	46bd      	mov	sp, r7
 80071a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a6:	4770      	bx	lr
 80071a8:	080083b3 	.word	0x080083b3
 80071ac:	080082d3 	.word	0x080082d3
 80071b0:	08008211 	.word	0x08008211
 80071b4:	08008159 	.word	0x08008159

080071b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b0ba      	sub	sp, #232	; 0xe8
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	69db      	ldr	r3, [r3, #28]
 80071c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	689b      	ldr	r3, [r3, #8]
 80071da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80071de:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80071e2:	f640 030f 	movw	r3, #2063	; 0x80f
 80071e6:	4013      	ands	r3, r2
 80071e8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80071ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d11b      	bne.n	800722c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80071f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071f8:	f003 0320 	and.w	r3, r3, #32
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d015      	beq.n	800722c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007204:	f003 0320 	and.w	r3, r3, #32
 8007208:	2b00      	cmp	r3, #0
 800720a:	d105      	bne.n	8007218 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800720c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007210:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007214:	2b00      	cmp	r3, #0
 8007216:	d009      	beq.n	800722c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800721c:	2b00      	cmp	r3, #0
 800721e:	f000 82e3 	beq.w	80077e8 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	4798      	blx	r3
      }
      return;
 800722a:	e2dd      	b.n	80077e8 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800722c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007230:	2b00      	cmp	r3, #0
 8007232:	f000 8123 	beq.w	800747c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007236:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800723a:	4b8d      	ldr	r3, [pc, #564]	; (8007470 <HAL_UART_IRQHandler+0x2b8>)
 800723c:	4013      	ands	r3, r2
 800723e:	2b00      	cmp	r3, #0
 8007240:	d106      	bne.n	8007250 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007242:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007246:	4b8b      	ldr	r3, [pc, #556]	; (8007474 <HAL_UART_IRQHandler+0x2bc>)
 8007248:	4013      	ands	r3, r2
 800724a:	2b00      	cmp	r3, #0
 800724c:	f000 8116 	beq.w	800747c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007250:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007254:	f003 0301 	and.w	r3, r3, #1
 8007258:	2b00      	cmp	r3, #0
 800725a:	d011      	beq.n	8007280 <HAL_UART_IRQHandler+0xc8>
 800725c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007260:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007264:	2b00      	cmp	r3, #0
 8007266:	d00b      	beq.n	8007280 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	2201      	movs	r2, #1
 800726e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007276:	f043 0201 	orr.w	r2, r3, #1
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007280:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007284:	f003 0302 	and.w	r3, r3, #2
 8007288:	2b00      	cmp	r3, #0
 800728a:	d011      	beq.n	80072b0 <HAL_UART_IRQHandler+0xf8>
 800728c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007290:	f003 0301 	and.w	r3, r3, #1
 8007294:	2b00      	cmp	r3, #0
 8007296:	d00b      	beq.n	80072b0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	2202      	movs	r2, #2
 800729e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072a6:	f043 0204 	orr.w	r2, r3, #4
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80072b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072b4:	f003 0304 	and.w	r3, r3, #4
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d011      	beq.n	80072e0 <HAL_UART_IRQHandler+0x128>
 80072bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80072c0:	f003 0301 	and.w	r3, r3, #1
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d00b      	beq.n	80072e0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	2204      	movs	r2, #4
 80072ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072d6:	f043 0202 	orr.w	r2, r3, #2
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80072e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072e4:	f003 0308 	and.w	r3, r3, #8
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d017      	beq.n	800731c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80072ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072f0:	f003 0320 	and.w	r3, r3, #32
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d105      	bne.n	8007304 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80072f8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80072fc:	4b5c      	ldr	r3, [pc, #368]	; (8007470 <HAL_UART_IRQHandler+0x2b8>)
 80072fe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007300:	2b00      	cmp	r3, #0
 8007302:	d00b      	beq.n	800731c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	2208      	movs	r2, #8
 800730a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007312:	f043 0208 	orr.w	r2, r3, #8
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800731c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007320:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007324:	2b00      	cmp	r3, #0
 8007326:	d012      	beq.n	800734e <HAL_UART_IRQHandler+0x196>
 8007328:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800732c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007330:	2b00      	cmp	r3, #0
 8007332:	d00c      	beq.n	800734e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800733c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007344:	f043 0220 	orr.w	r2, r3, #32
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007354:	2b00      	cmp	r3, #0
 8007356:	f000 8249 	beq.w	80077ec <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800735a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800735e:	f003 0320 	and.w	r3, r3, #32
 8007362:	2b00      	cmp	r3, #0
 8007364:	d013      	beq.n	800738e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007366:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800736a:	f003 0320 	and.w	r3, r3, #32
 800736e:	2b00      	cmp	r3, #0
 8007370:	d105      	bne.n	800737e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007372:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007376:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800737a:	2b00      	cmp	r3, #0
 800737c:	d007      	beq.n	800738e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007382:	2b00      	cmp	r3, #0
 8007384:	d003      	beq.n	800738e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007394:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	689b      	ldr	r3, [r3, #8]
 800739e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073a2:	2b40      	cmp	r3, #64	; 0x40
 80073a4:	d005      	beq.n	80073b2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80073a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80073aa:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d054      	beq.n	800745c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f000 fe54 	bl	8008060 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073c2:	2b40      	cmp	r3, #64	; 0x40
 80073c4:	d146      	bne.n	8007454 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	3308      	adds	r3, #8
 80073cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80073d4:	e853 3f00 	ldrex	r3, [r3]
 80073d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80073dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80073e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80073e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	3308      	adds	r3, #8
 80073ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80073f2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80073f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80073fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007402:	e841 2300 	strex	r3, r2, [r1]
 8007406:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800740a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800740e:	2b00      	cmp	r3, #0
 8007410:	d1d9      	bne.n	80073c6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007418:	2b00      	cmp	r3, #0
 800741a:	d017      	beq.n	800744c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007422:	4a15      	ldr	r2, [pc, #84]	; (8007478 <HAL_UART_IRQHandler+0x2c0>)
 8007424:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800742c:	4618      	mov	r0, r3
 800742e:	f7fc fe23 	bl	8004078 <HAL_DMA_Abort_IT>
 8007432:	4603      	mov	r3, r0
 8007434:	2b00      	cmp	r3, #0
 8007436:	d019      	beq.n	800746c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800743e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007440:	687a      	ldr	r2, [r7, #4]
 8007442:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8007446:	4610      	mov	r0, r2
 8007448:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800744a:	e00f      	b.n	800746c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f000 f9eb 	bl	8007828 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007452:	e00b      	b.n	800746c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f000 f9e7 	bl	8007828 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800745a:	e007      	b.n	800746c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	f000 f9e3 	bl	8007828 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2200      	movs	r2, #0
 8007466:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 800746a:	e1bf      	b.n	80077ec <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800746c:	bf00      	nop
    return;
 800746e:	e1bd      	b.n	80077ec <HAL_UART_IRQHandler+0x634>
 8007470:	10000001 	.word	0x10000001
 8007474:	04000120 	.word	0x04000120
 8007478:	0800812d 	.word	0x0800812d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007480:	2b01      	cmp	r3, #1
 8007482:	f040 8153 	bne.w	800772c <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007486:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800748a:	f003 0310 	and.w	r3, r3, #16
 800748e:	2b00      	cmp	r3, #0
 8007490:	f000 814c 	beq.w	800772c <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007494:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007498:	f003 0310 	and.w	r3, r3, #16
 800749c:	2b00      	cmp	r3, #0
 800749e:	f000 8145 	beq.w	800772c <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	2210      	movs	r2, #16
 80074a8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	689b      	ldr	r3, [r3, #8]
 80074b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074b4:	2b40      	cmp	r3, #64	; 0x40
 80074b6:	f040 80bb 	bne.w	8007630 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	685b      	ldr	r3, [r3, #4]
 80074c4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80074c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	f000 818f 	beq.w	80077f0 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80074d8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80074dc:	429a      	cmp	r2, r3
 80074de:	f080 8187 	bcs.w	80077f0 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80074e8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f003 0320 	and.w	r3, r3, #32
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	f040 8087 	bne.w	800760e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007508:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800750c:	e853 3f00 	ldrex	r3, [r3]
 8007510:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007514:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007518:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800751c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	461a      	mov	r2, r3
 8007526:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800752a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800752e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007532:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007536:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800753a:	e841 2300 	strex	r3, r2, [r1]
 800753e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007542:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007546:	2b00      	cmp	r3, #0
 8007548:	d1da      	bne.n	8007500 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	3308      	adds	r3, #8
 8007550:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007552:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007554:	e853 3f00 	ldrex	r3, [r3]
 8007558:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800755a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800755c:	f023 0301 	bic.w	r3, r3, #1
 8007560:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	3308      	adds	r3, #8
 800756a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800756e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007572:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007574:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007576:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800757a:	e841 2300 	strex	r3, r2, [r1]
 800757e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007580:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007582:	2b00      	cmp	r3, #0
 8007584:	d1e1      	bne.n	800754a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	3308      	adds	r3, #8
 800758c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800758e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007590:	e853 3f00 	ldrex	r3, [r3]
 8007594:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007596:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007598:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800759c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	3308      	adds	r3, #8
 80075a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80075aa:	66fa      	str	r2, [r7, #108]	; 0x6c
 80075ac:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ae:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80075b0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80075b2:	e841 2300 	strex	r3, r2, [r1]
 80075b6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80075b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d1e3      	bne.n	8007586 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2220      	movs	r2, #32
 80075c2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2200      	movs	r2, #0
 80075ca:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075d4:	e853 3f00 	ldrex	r3, [r3]
 80075d8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80075da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075dc:	f023 0310 	bic.w	r3, r3, #16
 80075e0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	461a      	mov	r2, r3
 80075ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80075ee:	65bb      	str	r3, [r7, #88]	; 0x58
 80075f0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80075f4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80075f6:	e841 2300 	strex	r3, r2, [r1]
 80075fa:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80075fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d1e4      	bne.n	80075cc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007608:	4618      	mov	r0, r3
 800760a:	f7fc fcd6 	bl	8003fba <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2202      	movs	r2, #2
 8007612:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007620:	b29b      	uxth	r3, r3
 8007622:	1ad3      	subs	r3, r2, r3
 8007624:	b29b      	uxth	r3, r3
 8007626:	4619      	mov	r1, r3
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f7f9 fffd 	bl	8001628 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800762e:	e0df      	b.n	80077f0 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800763c:	b29b      	uxth	r3, r3
 800763e:	1ad3      	subs	r3, r2, r3
 8007640:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800764a:	b29b      	uxth	r3, r3
 800764c:	2b00      	cmp	r3, #0
 800764e:	f000 80d1 	beq.w	80077f4 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8007652:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007656:	2b00      	cmp	r3, #0
 8007658:	f000 80cc 	beq.w	80077f4 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007664:	e853 3f00 	ldrex	r3, [r3]
 8007668:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800766a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800766c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007670:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	461a      	mov	r2, r3
 800767a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800767e:	647b      	str	r3, [r7, #68]	; 0x44
 8007680:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007682:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007684:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007686:	e841 2300 	strex	r3, r2, [r1]
 800768a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800768c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800768e:	2b00      	cmp	r3, #0
 8007690:	d1e4      	bne.n	800765c <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	3308      	adds	r3, #8
 8007698:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800769a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800769c:	e853 3f00 	ldrex	r3, [r3]
 80076a0:	623b      	str	r3, [r7, #32]
   return(result);
 80076a2:	6a3b      	ldr	r3, [r7, #32]
 80076a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80076a8:	f023 0301 	bic.w	r3, r3, #1
 80076ac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	3308      	adds	r3, #8
 80076b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80076ba:	633a      	str	r2, [r7, #48]	; 0x30
 80076bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80076c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076c2:	e841 2300 	strex	r3, r2, [r1]
 80076c6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80076c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d1e1      	bne.n	8007692 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2220      	movs	r2, #32
 80076d2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2200      	movs	r2, #0
 80076da:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2200      	movs	r2, #0
 80076e0:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	e853 3f00 	ldrex	r3, [r3]
 80076ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f023 0310 	bic.w	r3, r3, #16
 80076f6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	461a      	mov	r2, r3
 8007700:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007704:	61fb      	str	r3, [r7, #28]
 8007706:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007708:	69b9      	ldr	r1, [r7, #24]
 800770a:	69fa      	ldr	r2, [r7, #28]
 800770c:	e841 2300 	strex	r3, r2, [r1]
 8007710:	617b      	str	r3, [r7, #20]
   return(result);
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d1e4      	bne.n	80076e2 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2202      	movs	r2, #2
 800771c:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800771e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007722:	4619      	mov	r1, r3
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f7f9 ff7f 	bl	8001628 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800772a:	e063      	b.n	80077f4 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800772c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007730:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007734:	2b00      	cmp	r3, #0
 8007736:	d00e      	beq.n	8007756 <HAL_UART_IRQHandler+0x59e>
 8007738:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800773c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007740:	2b00      	cmp	r3, #0
 8007742:	d008      	beq.n	8007756 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800774c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f001 fbd0 	bl	8008ef4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007754:	e051      	b.n	80077fa <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007756:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800775a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800775e:	2b00      	cmp	r3, #0
 8007760:	d014      	beq.n	800778c <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007762:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007766:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800776a:	2b00      	cmp	r3, #0
 800776c:	d105      	bne.n	800777a <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800776e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007772:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007776:	2b00      	cmp	r3, #0
 8007778:	d008      	beq.n	800778c <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800777e:	2b00      	cmp	r3, #0
 8007780:	d03a      	beq.n	80077f8 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	4798      	blx	r3
    }
    return;
 800778a:	e035      	b.n	80077f8 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800778c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007790:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007794:	2b00      	cmp	r3, #0
 8007796:	d009      	beq.n	80077ac <HAL_UART_IRQHandler+0x5f4>
 8007798:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800779c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d003      	beq.n	80077ac <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f000 fe79 	bl	800849c <UART_EndTransmit_IT>
    return;
 80077aa:	e026      	b.n	80077fa <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80077ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d009      	beq.n	80077cc <HAL_UART_IRQHandler+0x614>
 80077b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80077bc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d003      	beq.n	80077cc <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80077c4:	6878      	ldr	r0, [r7, #4]
 80077c6:	f001 fba9 	bl	8008f1c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80077ca:	e016      	b.n	80077fa <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80077cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d010      	beq.n	80077fa <HAL_UART_IRQHandler+0x642>
 80077d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80077dc:	2b00      	cmp	r3, #0
 80077de:	da0c      	bge.n	80077fa <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80077e0:	6878      	ldr	r0, [r7, #4]
 80077e2:	f001 fb91 	bl	8008f08 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80077e6:	e008      	b.n	80077fa <HAL_UART_IRQHandler+0x642>
      return;
 80077e8:	bf00      	nop
 80077ea:	e006      	b.n	80077fa <HAL_UART_IRQHandler+0x642>
    return;
 80077ec:	bf00      	nop
 80077ee:	e004      	b.n	80077fa <HAL_UART_IRQHandler+0x642>
      return;
 80077f0:	bf00      	nop
 80077f2:	e002      	b.n	80077fa <HAL_UART_IRQHandler+0x642>
      return;
 80077f4:	bf00      	nop
 80077f6:	e000      	b.n	80077fa <HAL_UART_IRQHandler+0x642>
    return;
 80077f8:	bf00      	nop
  }
}
 80077fa:	37e8      	adds	r7, #232	; 0xe8
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bd80      	pop	{r7, pc}

08007800 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007800:	b480      	push	{r7}
 8007802:	b083      	sub	sp, #12
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007808:	bf00      	nop
 800780a:	370c      	adds	r7, #12
 800780c:	46bd      	mov	sp, r7
 800780e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007812:	4770      	bx	lr

08007814 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007814:	b480      	push	{r7}
 8007816:	b083      	sub	sp, #12
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800781c:	bf00      	nop
 800781e:	370c      	adds	r7, #12
 8007820:	46bd      	mov	sp, r7
 8007822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007826:	4770      	bx	lr

08007828 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007828:	b480      	push	{r7}
 800782a:	b083      	sub	sp, #12
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007830:	bf00      	nop
 8007832:	370c      	adds	r7, #12
 8007834:	46bd      	mov	sp, r7
 8007836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783a:	4770      	bx	lr

0800783c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b088      	sub	sp, #32
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007844:	2300      	movs	r3, #0
 8007846:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	689a      	ldr	r2, [r3, #8]
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	691b      	ldr	r3, [r3, #16]
 8007850:	431a      	orrs	r2, r3
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	695b      	ldr	r3, [r3, #20]
 8007856:	431a      	orrs	r2, r3
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	69db      	ldr	r3, [r3, #28]
 800785c:	4313      	orrs	r3, r2
 800785e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	681a      	ldr	r2, [r3, #0]
 8007866:	4b8f      	ldr	r3, [pc, #572]	; (8007aa4 <UART_SetConfig+0x268>)
 8007868:	4013      	ands	r3, r2
 800786a:	687a      	ldr	r2, [r7, #4]
 800786c:	6812      	ldr	r2, [r2, #0]
 800786e:	6979      	ldr	r1, [r7, #20]
 8007870:	430b      	orrs	r3, r1
 8007872:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	685b      	ldr	r3, [r3, #4]
 800787a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	68da      	ldr	r2, [r3, #12]
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	430a      	orrs	r2, r1
 8007888:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	699b      	ldr	r3, [r3, #24]
 800788e:	617b      	str	r3, [r7, #20]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6a1b      	ldr	r3, [r3, #32]
 8007894:	697a      	ldr	r2, [r7, #20]
 8007896:	4313      	orrs	r3, r2
 8007898:	617b      	str	r3, [r7, #20]
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	689b      	ldr	r3, [r3, #8]
 80078a0:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80078a4:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80078a8:	687a      	ldr	r2, [r7, #4]
 80078aa:	6812      	ldr	r2, [r2, #0]
 80078ac:	6979      	ldr	r1, [r7, #20]
 80078ae:	430b      	orrs	r3, r1
 80078b0:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078b8:	f023 010f 	bic.w	r1, r3, #15
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	430a      	orrs	r2, r1
 80078c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a76      	ldr	r2, [pc, #472]	; (8007aa8 <UART_SetConfig+0x26c>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d11f      	bne.n	8007912 <UART_SetConfig+0xd6>
 80078d2:	2003      	movs	r0, #3
 80078d4:	f7ff faee 	bl	8006eb4 <LL_RCC_GetUSARTClockSource>
 80078d8:	4603      	mov	r3, r0
 80078da:	2b03      	cmp	r3, #3
 80078dc:	d816      	bhi.n	800790c <UART_SetConfig+0xd0>
 80078de:	a201      	add	r2, pc, #4	; (adr r2, 80078e4 <UART_SetConfig+0xa8>)
 80078e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078e4:	080078f5 	.word	0x080078f5
 80078e8:	08007901 	.word	0x08007901
 80078ec:	080078fb 	.word	0x080078fb
 80078f0:	08007907 	.word	0x08007907
 80078f4:	2301      	movs	r3, #1
 80078f6:	77fb      	strb	r3, [r7, #31]
 80078f8:	e00d      	b.n	8007916 <UART_SetConfig+0xda>
 80078fa:	2302      	movs	r3, #2
 80078fc:	77fb      	strb	r3, [r7, #31]
 80078fe:	e00a      	b.n	8007916 <UART_SetConfig+0xda>
 8007900:	2304      	movs	r3, #4
 8007902:	77fb      	strb	r3, [r7, #31]
 8007904:	e007      	b.n	8007916 <UART_SetConfig+0xda>
 8007906:	2308      	movs	r3, #8
 8007908:	77fb      	strb	r3, [r7, #31]
 800790a:	e004      	b.n	8007916 <UART_SetConfig+0xda>
 800790c:	2310      	movs	r3, #16
 800790e:	77fb      	strb	r3, [r7, #31]
 8007910:	e001      	b.n	8007916 <UART_SetConfig+0xda>
 8007912:	2310      	movs	r3, #16
 8007914:	77fb      	strb	r3, [r7, #31]
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	69db      	ldr	r3, [r3, #28]
 800791a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800791e:	d15e      	bne.n	80079de <UART_SetConfig+0x1a2>
#endif /* LPUART1 */
  {
    switch (clocksource)
 8007920:	7ffb      	ldrb	r3, [r7, #31]
 8007922:	3b01      	subs	r3, #1
 8007924:	2b07      	cmp	r3, #7
 8007926:	d822      	bhi.n	800796e <UART_SetConfig+0x132>
 8007928:	a201      	add	r2, pc, #4	; (adr r2, 8007930 <UART_SetConfig+0xf4>)
 800792a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800792e:	bf00      	nop
 8007930:	08007951 	.word	0x08007951
 8007934:	08007959 	.word	0x08007959
 8007938:	0800796f 	.word	0x0800796f
 800793c:	0800795f 	.word	0x0800795f
 8007940:	0800796f 	.word	0x0800796f
 8007944:	0800796f 	.word	0x0800796f
 8007948:	0800796f 	.word	0x0800796f
 800794c:	08007967 	.word	0x08007967
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007950:	f7fe f8a6 	bl	8005aa0 <HAL_RCC_GetPCLK2Freq>
 8007954:	61b8      	str	r0, [r7, #24]
        break;
 8007956:	e00f      	b.n	8007978 <UART_SetConfig+0x13c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007958:	4b54      	ldr	r3, [pc, #336]	; (8007aac <UART_SetConfig+0x270>)
 800795a:	61bb      	str	r3, [r7, #24]
        break;
 800795c:	e00c      	b.n	8007978 <UART_SetConfig+0x13c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800795e:	f7fe f81f 	bl	80059a0 <HAL_RCC_GetSysClockFreq>
 8007962:	61b8      	str	r0, [r7, #24]
        break;
 8007964:	e008      	b.n	8007978 <UART_SetConfig+0x13c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007966:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800796a:	61bb      	str	r3, [r7, #24]
        break;
 800796c:	e004      	b.n	8007978 <UART_SetConfig+0x13c>
      default:
        pclk = 0U;
 800796e:	2300      	movs	r3, #0
 8007970:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007972:	2301      	movs	r3, #1
 8007974:	77bb      	strb	r3, [r7, #30]
        break;
 8007976:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007978:	69bb      	ldr	r3, [r7, #24]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d07e      	beq.n	8007a7c <UART_SetConfig+0x240>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007982:	4a4b      	ldr	r2, [pc, #300]	; (8007ab0 <UART_SetConfig+0x274>)
 8007984:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007988:	461a      	mov	r2, r3
 800798a:	69bb      	ldr	r3, [r7, #24]
 800798c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007990:	005a      	lsls	r2, r3, #1
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	085b      	lsrs	r3, r3, #1
 8007998:	441a      	add	r2, r3
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	685b      	ldr	r3, [r3, #4]
 800799e:	fbb2 f3f3 	udiv	r3, r2, r3
 80079a2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80079a4:	693b      	ldr	r3, [r7, #16]
 80079a6:	2b0f      	cmp	r3, #15
 80079a8:	d916      	bls.n	80079d8 <UART_SetConfig+0x19c>
 80079aa:	693b      	ldr	r3, [r7, #16]
 80079ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079b0:	d212      	bcs.n	80079d8 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80079b2:	693b      	ldr	r3, [r7, #16]
 80079b4:	b29b      	uxth	r3, r3
 80079b6:	f023 030f 	bic.w	r3, r3, #15
 80079ba:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	085b      	lsrs	r3, r3, #1
 80079c0:	b29b      	uxth	r3, r3
 80079c2:	f003 0307 	and.w	r3, r3, #7
 80079c6:	b29a      	uxth	r2, r3
 80079c8:	89fb      	ldrh	r3, [r7, #14]
 80079ca:	4313      	orrs	r3, r2
 80079cc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	89fa      	ldrh	r2, [r7, #14]
 80079d4:	60da      	str	r2, [r3, #12]
 80079d6:	e051      	b.n	8007a7c <UART_SetConfig+0x240>
      }
      else
      {
        ret = HAL_ERROR;
 80079d8:	2301      	movs	r3, #1
 80079da:	77bb      	strb	r3, [r7, #30]
 80079dc:	e04e      	b.n	8007a7c <UART_SetConfig+0x240>
      }
    }
  }
  else
  {
    switch (clocksource)
 80079de:	7ffb      	ldrb	r3, [r7, #31]
 80079e0:	3b01      	subs	r3, #1
 80079e2:	2b07      	cmp	r3, #7
 80079e4:	d821      	bhi.n	8007a2a <UART_SetConfig+0x1ee>
 80079e6:	a201      	add	r2, pc, #4	; (adr r2, 80079ec <UART_SetConfig+0x1b0>)
 80079e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079ec:	08007a0d 	.word	0x08007a0d
 80079f0:	08007a15 	.word	0x08007a15
 80079f4:	08007a2b 	.word	0x08007a2b
 80079f8:	08007a1b 	.word	0x08007a1b
 80079fc:	08007a2b 	.word	0x08007a2b
 8007a00:	08007a2b 	.word	0x08007a2b
 8007a04:	08007a2b 	.word	0x08007a2b
 8007a08:	08007a23 	.word	0x08007a23
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a0c:	f7fe f848 	bl	8005aa0 <HAL_RCC_GetPCLK2Freq>
 8007a10:	61b8      	str	r0, [r7, #24]
        break;
 8007a12:	e00f      	b.n	8007a34 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a14:	4b25      	ldr	r3, [pc, #148]	; (8007aac <UART_SetConfig+0x270>)
 8007a16:	61bb      	str	r3, [r7, #24]
        break;
 8007a18:	e00c      	b.n	8007a34 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a1a:	f7fd ffc1 	bl	80059a0 <HAL_RCC_GetSysClockFreq>
 8007a1e:	61b8      	str	r0, [r7, #24]
        break;
 8007a20:	e008      	b.n	8007a34 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a26:	61bb      	str	r3, [r7, #24]
        break;
 8007a28:	e004      	b.n	8007a34 <UART_SetConfig+0x1f8>
      default:
        pclk = 0U;
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	77bb      	strb	r3, [r7, #30]
        break;
 8007a32:	bf00      	nop
    }

    if (pclk != 0U)
 8007a34:	69bb      	ldr	r3, [r7, #24]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d020      	beq.n	8007a7c <UART_SetConfig+0x240>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a3e:	4a1c      	ldr	r2, [pc, #112]	; (8007ab0 <UART_SetConfig+0x274>)
 8007a40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a44:	461a      	mov	r2, r3
 8007a46:	69bb      	ldr	r3, [r7, #24]
 8007a48:	fbb3 f2f2 	udiv	r2, r3, r2
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	685b      	ldr	r3, [r3, #4]
 8007a50:	085b      	lsrs	r3, r3, #1
 8007a52:	441a      	add	r2, r3
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	685b      	ldr	r3, [r3, #4]
 8007a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a5c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a5e:	693b      	ldr	r3, [r7, #16]
 8007a60:	2b0f      	cmp	r3, #15
 8007a62:	d909      	bls.n	8007a78 <UART_SetConfig+0x23c>
 8007a64:	693b      	ldr	r3, [r7, #16]
 8007a66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a6a:	d205      	bcs.n	8007a78 <UART_SetConfig+0x23c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007a6c:	693b      	ldr	r3, [r7, #16]
 8007a6e:	b29a      	uxth	r2, r3
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	60da      	str	r2, [r3, #12]
 8007a76:	e001      	b.n	8007a7c <UART_SetConfig+0x240>
      }
      else
      {
        ret = HAL_ERROR;
 8007a78:	2301      	movs	r3, #1
 8007a7a:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2201      	movs	r2, #1
 8007a80:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2201      	movs	r2, #1
 8007a88:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2200      	movs	r2, #0
 8007a96:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8007a98:	7fbb      	ldrb	r3, [r7, #30]
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	3720      	adds	r7, #32
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}
 8007aa2:	bf00      	nop
 8007aa4:	cfff69f3 	.word	0xcfff69f3
 8007aa8:	40013800 	.word	0x40013800
 8007aac:	00f42400 	.word	0x00f42400
 8007ab0:	0800ceb0 	.word	0x0800ceb0

08007ab4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b083      	sub	sp, #12
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ac0:	f003 0301 	and.w	r3, r3, #1
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d00a      	beq.n	8007ade <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	685b      	ldr	r3, [r3, #4]
 8007ace:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	430a      	orrs	r2, r1
 8007adc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ae2:	f003 0302 	and.w	r3, r3, #2
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d00a      	beq.n	8007b00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	685b      	ldr	r3, [r3, #4]
 8007af0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	430a      	orrs	r2, r1
 8007afe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b04:	f003 0304 	and.w	r3, r3, #4
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d00a      	beq.n	8007b22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	430a      	orrs	r2, r1
 8007b20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b26:	f003 0308 	and.w	r3, r3, #8
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d00a      	beq.n	8007b44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	685b      	ldr	r3, [r3, #4]
 8007b34:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	430a      	orrs	r2, r1
 8007b42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b48:	f003 0310 	and.w	r3, r3, #16
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d00a      	beq.n	8007b66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	689b      	ldr	r3, [r3, #8]
 8007b56:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	430a      	orrs	r2, r1
 8007b64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b6a:	f003 0320 	and.w	r3, r3, #32
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d00a      	beq.n	8007b88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	689b      	ldr	r3, [r3, #8]
 8007b78:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	430a      	orrs	r2, r1
 8007b86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d01a      	beq.n	8007bca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	685b      	ldr	r3, [r3, #4]
 8007b9a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	430a      	orrs	r2, r1
 8007ba8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007bb2:	d10a      	bne.n	8007bca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	430a      	orrs	r2, r1
 8007bc8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d00a      	beq.n	8007bec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	430a      	orrs	r2, r1
 8007bea:	605a      	str	r2, [r3, #4]
  }
}
 8007bec:	bf00      	nop
 8007bee:	370c      	adds	r7, #12
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf6:	4770      	bx	lr

08007bf8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b098      	sub	sp, #96	; 0x60
 8007bfc:	af02      	add	r7, sp, #8
 8007bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2200      	movs	r2, #0
 8007c04:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007c08:	f7fa fda4 	bl	8002754 <HAL_GetTick>
 8007c0c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f003 0308 	and.w	r3, r3, #8
 8007c18:	2b08      	cmp	r3, #8
 8007c1a:	d12f      	bne.n	8007c7c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007c20:	9300      	str	r3, [sp, #0]
 8007c22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007c24:	2200      	movs	r2, #0
 8007c26:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f000 f88e 	bl	8007d4c <UART_WaitOnFlagUntilTimeout>
 8007c30:	4603      	mov	r3, r0
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d022      	beq.n	8007c7c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c3e:	e853 3f00 	ldrex	r3, [r3]
 8007c42:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007c44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c4a:	653b      	str	r3, [r7, #80]	; 0x50
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	461a      	mov	r2, r3
 8007c52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c54:	647b      	str	r3, [r7, #68]	; 0x44
 8007c56:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c58:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007c5a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007c5c:	e841 2300 	strex	r3, r2, [r1]
 8007c60:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007c62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d1e6      	bne.n	8007c36 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2220      	movs	r2, #32
 8007c6c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2200      	movs	r2, #0
 8007c74:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c78:	2303      	movs	r3, #3
 8007c7a:	e063      	b.n	8007d44 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f003 0304 	and.w	r3, r3, #4
 8007c86:	2b04      	cmp	r3, #4
 8007c88:	d149      	bne.n	8007d1e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c8a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007c8e:	9300      	str	r3, [sp, #0]
 8007c90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007c92:	2200      	movs	r2, #0
 8007c94:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007c98:	6878      	ldr	r0, [r7, #4]
 8007c9a:	f000 f857 	bl	8007d4c <UART_WaitOnFlagUntilTimeout>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d03c      	beq.n	8007d1e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cac:	e853 3f00 	ldrex	r3, [r3]
 8007cb0:	623b      	str	r3, [r7, #32]
   return(result);
 8007cb2:	6a3b      	ldr	r3, [r7, #32]
 8007cb4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007cb8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	461a      	mov	r2, r3
 8007cc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007cc2:	633b      	str	r3, [r7, #48]	; 0x30
 8007cc4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007cc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cca:	e841 2300 	strex	r3, r2, [r1]
 8007cce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d1e6      	bne.n	8007ca4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	3308      	adds	r3, #8
 8007cdc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	e853 3f00 	ldrex	r3, [r3]
 8007ce4:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	f023 0301 	bic.w	r3, r3, #1
 8007cec:	64bb      	str	r3, [r7, #72]	; 0x48
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	3308      	adds	r3, #8
 8007cf4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007cf6:	61fa      	str	r2, [r7, #28]
 8007cf8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cfa:	69b9      	ldr	r1, [r7, #24]
 8007cfc:	69fa      	ldr	r2, [r7, #28]
 8007cfe:	e841 2300 	strex	r3, r2, [r1]
 8007d02:	617b      	str	r3, [r7, #20]
   return(result);
 8007d04:	697b      	ldr	r3, [r7, #20]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d1e5      	bne.n	8007cd6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2220      	movs	r2, #32
 8007d0e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2200      	movs	r2, #0
 8007d16:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d1a:	2303      	movs	r3, #3
 8007d1c:	e012      	b.n	8007d44 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2220      	movs	r2, #32
 8007d22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2220      	movs	r2, #32
 8007d2a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2200      	movs	r2, #0
 8007d32:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2200      	movs	r2, #0
 8007d38:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007d42:	2300      	movs	r3, #0
}
 8007d44:	4618      	mov	r0, r3
 8007d46:	3758      	adds	r7, #88	; 0x58
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bd80      	pop	{r7, pc}

08007d4c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b084      	sub	sp, #16
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	60f8      	str	r0, [r7, #12]
 8007d54:	60b9      	str	r1, [r7, #8]
 8007d56:	603b      	str	r3, [r7, #0]
 8007d58:	4613      	mov	r3, r2
 8007d5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d5c:	e049      	b.n	8007df2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d5e:	69bb      	ldr	r3, [r7, #24]
 8007d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d64:	d045      	beq.n	8007df2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d66:	f7fa fcf5 	bl	8002754 <HAL_GetTick>
 8007d6a:	4602      	mov	r2, r0
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	1ad3      	subs	r3, r2, r3
 8007d70:	69ba      	ldr	r2, [r7, #24]
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d302      	bcc.n	8007d7c <UART_WaitOnFlagUntilTimeout+0x30>
 8007d76:	69bb      	ldr	r3, [r7, #24]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d101      	bne.n	8007d80 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007d7c:	2303      	movs	r3, #3
 8007d7e:	e048      	b.n	8007e12 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f003 0304 	and.w	r3, r3, #4
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d031      	beq.n	8007df2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	69db      	ldr	r3, [r3, #28]
 8007d94:	f003 0308 	and.w	r3, r3, #8
 8007d98:	2b08      	cmp	r3, #8
 8007d9a:	d110      	bne.n	8007dbe <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	2208      	movs	r2, #8
 8007da2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007da4:	68f8      	ldr	r0, [r7, #12]
 8007da6:	f000 f95b 	bl	8008060 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	2208      	movs	r2, #8
 8007dae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2200      	movs	r2, #0
 8007db6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	e029      	b.n	8007e12 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	69db      	ldr	r3, [r3, #28]
 8007dc4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007dc8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007dcc:	d111      	bne.n	8007df2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007dd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007dd8:	68f8      	ldr	r0, [r7, #12]
 8007dda:	f000 f941 	bl	8008060 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2220      	movs	r2, #32
 8007de2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2200      	movs	r2, #0
 8007dea:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8007dee:	2303      	movs	r3, #3
 8007df0:	e00f      	b.n	8007e12 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	69da      	ldr	r2, [r3, #28]
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	4013      	ands	r3, r2
 8007dfc:	68ba      	ldr	r2, [r7, #8]
 8007dfe:	429a      	cmp	r2, r3
 8007e00:	bf0c      	ite	eq
 8007e02:	2301      	moveq	r3, #1
 8007e04:	2300      	movne	r3, #0
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	461a      	mov	r2, r3
 8007e0a:	79fb      	ldrb	r3, [r7, #7]
 8007e0c:	429a      	cmp	r2, r3
 8007e0e:	d0a6      	beq.n	8007d5e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e10:	2300      	movs	r3, #0
}
 8007e12:	4618      	mov	r0, r3
 8007e14:	3710      	adds	r7, #16
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bd80      	pop	{r7, pc}
	...

08007e1c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	b0a3      	sub	sp, #140	; 0x8c
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	60f8      	str	r0, [r7, #12]
 8007e24:	60b9      	str	r1, [r7, #8]
 8007e26:	4613      	mov	r3, r2
 8007e28:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	68ba      	ldr	r2, [r7, #8]
 8007e2e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	88fa      	ldrh	r2, [r7, #6]
 8007e34:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	88fa      	ldrh	r2, [r7, #6]
 8007e3c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	2200      	movs	r2, #0
 8007e44:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	689b      	ldr	r3, [r3, #8]
 8007e4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e4e:	d10e      	bne.n	8007e6e <UART_Start_Receive_IT+0x52>
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	691b      	ldr	r3, [r3, #16]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d105      	bne.n	8007e64 <UART_Start_Receive_IT+0x48>
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007e5e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007e62:	e02d      	b.n	8007ec0 <UART_Start_Receive_IT+0xa4>
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	22ff      	movs	r2, #255	; 0xff
 8007e68:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007e6c:	e028      	b.n	8007ec0 <UART_Start_Receive_IT+0xa4>
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	689b      	ldr	r3, [r3, #8]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d10d      	bne.n	8007e92 <UART_Start_Receive_IT+0x76>
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	691b      	ldr	r3, [r3, #16]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d104      	bne.n	8007e88 <UART_Start_Receive_IT+0x6c>
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	22ff      	movs	r2, #255	; 0xff
 8007e82:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007e86:	e01b      	b.n	8007ec0 <UART_Start_Receive_IT+0xa4>
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	227f      	movs	r2, #127	; 0x7f
 8007e8c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007e90:	e016      	b.n	8007ec0 <UART_Start_Receive_IT+0xa4>
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	689b      	ldr	r3, [r3, #8]
 8007e96:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007e9a:	d10d      	bne.n	8007eb8 <UART_Start_Receive_IT+0x9c>
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	691b      	ldr	r3, [r3, #16]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d104      	bne.n	8007eae <UART_Start_Receive_IT+0x92>
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	227f      	movs	r2, #127	; 0x7f
 8007ea8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007eac:	e008      	b.n	8007ec0 <UART_Start_Receive_IT+0xa4>
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	223f      	movs	r2, #63	; 0x3f
 8007eb2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007eb6:	e003      	b.n	8007ec0 <UART_Start_Receive_IT+0xa4>
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	2222      	movs	r2, #34	; 0x22
 8007ecc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	3308      	adds	r3, #8
 8007ed6:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ed8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007eda:	e853 3f00 	ldrex	r3, [r3]
 8007ede:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8007ee0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007ee2:	f043 0301 	orr.w	r3, r3, #1
 8007ee6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	3308      	adds	r3, #8
 8007ef0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8007ef4:	673a      	str	r2, [r7, #112]	; 0x70
 8007ef6:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ef8:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8007efa:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8007efc:	e841 2300 	strex	r3, r2, [r1]
 8007f00:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8007f02:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d1e3      	bne.n	8007ed0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007f0c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007f10:	d14f      	bne.n	8007fb2 <UART_Start_Receive_IT+0x196>
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007f18:	88fa      	ldrh	r2, [r7, #6]
 8007f1a:	429a      	cmp	r2, r3
 8007f1c:	d349      	bcc.n	8007fb2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	689b      	ldr	r3, [r3, #8]
 8007f22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f26:	d107      	bne.n	8007f38 <UART_Start_Receive_IT+0x11c>
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	691b      	ldr	r3, [r3, #16]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d103      	bne.n	8007f38 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	4a47      	ldr	r2, [pc, #284]	; (8008050 <UART_Start_Receive_IT+0x234>)
 8007f34:	675a      	str	r2, [r3, #116]	; 0x74
 8007f36:	e002      	b.n	8007f3e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	4a46      	ldr	r2, [pc, #280]	; (8008054 <UART_Start_Receive_IT+0x238>)
 8007f3c:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	691b      	ldr	r3, [r3, #16]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d01a      	beq.n	8007f7c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f4e:	e853 3f00 	ldrex	r3, [r3]
 8007f52:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007f54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f5a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	461a      	mov	r2, r3
 8007f64:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007f68:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007f6a:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f6c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007f6e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007f70:	e841 2300 	strex	r3, r2, [r1]
 8007f74:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007f76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d1e4      	bne.n	8007f46 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	3308      	adds	r3, #8
 8007f82:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f86:	e853 3f00 	ldrex	r3, [r3]
 8007f8a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007f8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f92:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	3308      	adds	r3, #8
 8007f9a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8007f9c:	64ba      	str	r2, [r7, #72]	; 0x48
 8007f9e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007fa2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007fa4:	e841 2300 	strex	r3, r2, [r1]
 8007fa8:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007faa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d1e5      	bne.n	8007f7c <UART_Start_Receive_IT+0x160>
 8007fb0:	e046      	b.n	8008040 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	689b      	ldr	r3, [r3, #8]
 8007fb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fba:	d107      	bne.n	8007fcc <UART_Start_Receive_IT+0x1b0>
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	691b      	ldr	r3, [r3, #16]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d103      	bne.n	8007fcc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	4a24      	ldr	r2, [pc, #144]	; (8008058 <UART_Start_Receive_IT+0x23c>)
 8007fc8:	675a      	str	r2, [r3, #116]	; 0x74
 8007fca:	e002      	b.n	8007fd2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	4a23      	ldr	r2, [pc, #140]	; (800805c <UART_Start_Receive_IT+0x240>)
 8007fd0:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	691b      	ldr	r3, [r3, #16]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d019      	beq.n	800800e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fe2:	e853 3f00 	ldrex	r3, [r3]
 8007fe6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fea:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8007fee:	677b      	str	r3, [r7, #116]	; 0x74
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	461a      	mov	r2, r3
 8007ff6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ff8:	637b      	str	r3, [r7, #52]	; 0x34
 8007ffa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ffc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007ffe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008000:	e841 2300 	strex	r3, r2, [r1]
 8008004:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008008:	2b00      	cmp	r3, #0
 800800a:	d1e6      	bne.n	8007fda <UART_Start_Receive_IT+0x1be>
 800800c:	e018      	b.n	8008040 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008014:	697b      	ldr	r3, [r7, #20]
 8008016:	e853 3f00 	ldrex	r3, [r3]
 800801a:	613b      	str	r3, [r7, #16]
   return(result);
 800801c:	693b      	ldr	r3, [r7, #16]
 800801e:	f043 0320 	orr.w	r3, r3, #32
 8008022:	67bb      	str	r3, [r7, #120]	; 0x78
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	461a      	mov	r2, r3
 800802a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800802c:	623b      	str	r3, [r7, #32]
 800802e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008030:	69f9      	ldr	r1, [r7, #28]
 8008032:	6a3a      	ldr	r2, [r7, #32]
 8008034:	e841 2300 	strex	r3, r2, [r1]
 8008038:	61bb      	str	r3, [r7, #24]
   return(result);
 800803a:	69bb      	ldr	r3, [r7, #24]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d1e6      	bne.n	800800e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8008040:	2300      	movs	r3, #0
}
 8008042:	4618      	mov	r0, r3
 8008044:	378c      	adds	r7, #140	; 0x8c
 8008046:	46bd      	mov	sp, r7
 8008048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804c:	4770      	bx	lr
 800804e:	bf00      	nop
 8008050:	08008b99 	.word	0x08008b99
 8008054:	08008845 	.word	0x08008845
 8008058:	0800869b 	.word	0x0800869b
 800805c:	080084f3 	.word	0x080084f3

08008060 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008060:	b480      	push	{r7}
 8008062:	b095      	sub	sp, #84	; 0x54
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800806e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008070:	e853 3f00 	ldrex	r3, [r3]
 8008074:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008078:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800807c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	461a      	mov	r2, r3
 8008084:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008086:	643b      	str	r3, [r7, #64]	; 0x40
 8008088:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800808a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800808c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800808e:	e841 2300 	strex	r3, r2, [r1]
 8008092:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008096:	2b00      	cmp	r3, #0
 8008098:	d1e6      	bne.n	8008068 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	3308      	adds	r3, #8
 80080a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080a2:	6a3b      	ldr	r3, [r7, #32]
 80080a4:	e853 3f00 	ldrex	r3, [r3]
 80080a8:	61fb      	str	r3, [r7, #28]
   return(result);
 80080aa:	69fb      	ldr	r3, [r7, #28]
 80080ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80080b0:	f023 0301 	bic.w	r3, r3, #1
 80080b4:	64bb      	str	r3, [r7, #72]	; 0x48
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	3308      	adds	r3, #8
 80080bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80080be:	62fa      	str	r2, [r7, #44]	; 0x2c
 80080c0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80080c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80080c6:	e841 2300 	strex	r3, r2, [r1]
 80080ca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80080cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d1e3      	bne.n	800809a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80080d6:	2b01      	cmp	r3, #1
 80080d8:	d118      	bne.n	800810c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	e853 3f00 	ldrex	r3, [r3]
 80080e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	f023 0310 	bic.w	r3, r3, #16
 80080ee:	647b      	str	r3, [r7, #68]	; 0x44
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	461a      	mov	r2, r3
 80080f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80080f8:	61bb      	str	r3, [r7, #24]
 80080fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080fc:	6979      	ldr	r1, [r7, #20]
 80080fe:	69ba      	ldr	r2, [r7, #24]
 8008100:	e841 2300 	strex	r3, r2, [r1]
 8008104:	613b      	str	r3, [r7, #16]
   return(result);
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d1e6      	bne.n	80080da <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2220      	movs	r2, #32
 8008110:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2200      	movs	r2, #0
 8008118:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2200      	movs	r2, #0
 800811e:	675a      	str	r2, [r3, #116]	; 0x74
}
 8008120:	bf00      	nop
 8008122:	3754      	adds	r7, #84	; 0x54
 8008124:	46bd      	mov	sp, r7
 8008126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812a:	4770      	bx	lr

0800812c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b084      	sub	sp, #16
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008138:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	2200      	movs	r2, #0
 800813e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	2200      	movs	r2, #0
 8008146:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800814a:	68f8      	ldr	r0, [r7, #12]
 800814c:	f7ff fb6c 	bl	8007828 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008150:	bf00      	nop
 8008152:	3710      	adds	r7, #16
 8008154:	46bd      	mov	sp, r7
 8008156:	bd80      	pop	{r7, pc}

08008158 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008158:	b480      	push	{r7}
 800815a:	b08f      	sub	sp, #60	; 0x3c
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008166:	2b21      	cmp	r3, #33	; 0x21
 8008168:	d14c      	bne.n	8008204 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008170:	b29b      	uxth	r3, r3
 8008172:	2b00      	cmp	r3, #0
 8008174:	d132      	bne.n	80081dc <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800817c:	6a3b      	ldr	r3, [r7, #32]
 800817e:	e853 3f00 	ldrex	r3, [r3]
 8008182:	61fb      	str	r3, [r7, #28]
   return(result);
 8008184:	69fb      	ldr	r3, [r7, #28]
 8008186:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800818a:	637b      	str	r3, [r7, #52]	; 0x34
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	461a      	mov	r2, r3
 8008192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008194:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008196:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008198:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800819a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800819c:	e841 2300 	strex	r3, r2, [r1]
 80081a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80081a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d1e6      	bne.n	8008176 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	e853 3f00 	ldrex	r3, [r3]
 80081b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081bc:	633b      	str	r3, [r7, #48]	; 0x30
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	461a      	mov	r2, r3
 80081c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081c6:	61bb      	str	r3, [r7, #24]
 80081c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ca:	6979      	ldr	r1, [r7, #20]
 80081cc:	69ba      	ldr	r2, [r7, #24]
 80081ce:	e841 2300 	strex	r3, r2, [r1]
 80081d2:	613b      	str	r3, [r7, #16]
   return(result);
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d1e6      	bne.n	80081a8 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80081da:	e013      	b.n	8008204 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081e0:	781a      	ldrb	r2, [r3, #0]
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081ec:	1c5a      	adds	r2, r3, #1
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	3b01      	subs	r3, #1
 80081fc:	b29a      	uxth	r2, r3
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8008204:	bf00      	nop
 8008206:	373c      	adds	r7, #60	; 0x3c
 8008208:	46bd      	mov	sp, r7
 800820a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820e:	4770      	bx	lr

08008210 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008210:	b480      	push	{r7}
 8008212:	b091      	sub	sp, #68	; 0x44
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800821e:	2b21      	cmp	r3, #33	; 0x21
 8008220:	d151      	bne.n	80082c6 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008228:	b29b      	uxth	r3, r3
 800822a:	2b00      	cmp	r3, #0
 800822c:	d132      	bne.n	8008294 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008236:	e853 3f00 	ldrex	r3, [r3]
 800823a:	623b      	str	r3, [r7, #32]
   return(result);
 800823c:	6a3b      	ldr	r3, [r7, #32]
 800823e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008242:	63bb      	str	r3, [r7, #56]	; 0x38
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	461a      	mov	r2, r3
 800824a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800824c:	633b      	str	r3, [r7, #48]	; 0x30
 800824e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008250:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008252:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008254:	e841 2300 	strex	r3, r2, [r1]
 8008258:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800825a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800825c:	2b00      	cmp	r3, #0
 800825e:	d1e6      	bne.n	800822e <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	e853 3f00 	ldrex	r3, [r3]
 800826c:	60fb      	str	r3, [r7, #12]
   return(result);
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008274:	637b      	str	r3, [r7, #52]	; 0x34
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	461a      	mov	r2, r3
 800827c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800827e:	61fb      	str	r3, [r7, #28]
 8008280:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008282:	69b9      	ldr	r1, [r7, #24]
 8008284:	69fa      	ldr	r2, [r7, #28]
 8008286:	e841 2300 	strex	r3, r2, [r1]
 800828a:	617b      	str	r3, [r7, #20]
   return(result);
 800828c:	697b      	ldr	r3, [r7, #20]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d1e6      	bne.n	8008260 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008292:	e018      	b.n	80082c6 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008298:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800829a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800829c:	881b      	ldrh	r3, [r3, #0]
 800829e:	461a      	mov	r2, r3
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80082a8:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082ae:	1c9a      	adds	r2, r3, #2
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80082ba:	b29b      	uxth	r3, r3
 80082bc:	3b01      	subs	r3, #1
 80082be:	b29a      	uxth	r2, r3
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 80082c6:	bf00      	nop
 80082c8:	3744      	adds	r7, #68	; 0x44
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr

080082d2 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80082d2:	b480      	push	{r7}
 80082d4:	b091      	sub	sp, #68	; 0x44
 80082d6:	af00      	add	r7, sp, #0
 80082d8:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082e0:	2b21      	cmp	r3, #33	; 0x21
 80082e2:	d160      	bne.n	80083a6 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80082ea:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80082ec:	e057      	b.n	800839e <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80082f4:	b29b      	uxth	r3, r3
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d133      	bne.n	8008362 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	3308      	adds	r3, #8
 8008300:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008304:	e853 3f00 	ldrex	r3, [r3]
 8008308:	623b      	str	r3, [r7, #32]
   return(result);
 800830a:	6a3b      	ldr	r3, [r7, #32]
 800830c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008310:	63bb      	str	r3, [r7, #56]	; 0x38
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	3308      	adds	r3, #8
 8008318:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800831a:	633a      	str	r2, [r7, #48]	; 0x30
 800831c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800831e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008320:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008322:	e841 2300 	strex	r3, r2, [r1]
 8008326:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800832a:	2b00      	cmp	r3, #0
 800832c:	d1e5      	bne.n	80082fa <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008334:	693b      	ldr	r3, [r7, #16]
 8008336:	e853 3f00 	ldrex	r3, [r3]
 800833a:	60fb      	str	r3, [r7, #12]
   return(result);
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008342:	637b      	str	r3, [r7, #52]	; 0x34
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	461a      	mov	r2, r3
 800834a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800834c:	61fb      	str	r3, [r7, #28]
 800834e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008350:	69b9      	ldr	r1, [r7, #24]
 8008352:	69fa      	ldr	r2, [r7, #28]
 8008354:	e841 2300 	strex	r3, r2, [r1]
 8008358:	617b      	str	r3, [r7, #20]
   return(result);
 800835a:	697b      	ldr	r3, [r7, #20]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d1e6      	bne.n	800832e <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8008360:	e021      	b.n	80083a6 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	69db      	ldr	r3, [r3, #28]
 8008368:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800836c:	2b00      	cmp	r3, #0
 800836e:	d013      	beq.n	8008398 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008374:	781a      	ldrb	r2, [r3, #0]
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008380:	1c5a      	adds	r2, r3, #1
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800838c:	b29b      	uxth	r3, r3
 800838e:	3b01      	subs	r3, #1
 8008390:	b29a      	uxth	r2, r3
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008398:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800839a:	3b01      	subs	r3, #1
 800839c:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800839e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d1a4      	bne.n	80082ee <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 80083a4:	e7ff      	b.n	80083a6 <UART_TxISR_8BIT_FIFOEN+0xd4>
 80083a6:	bf00      	nop
 80083a8:	3744      	adds	r7, #68	; 0x44
 80083aa:	46bd      	mov	sp, r7
 80083ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b0:	4770      	bx	lr

080083b2 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80083b2:	b480      	push	{r7}
 80083b4:	b091      	sub	sp, #68	; 0x44
 80083b6:	af00      	add	r7, sp, #0
 80083b8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083c0:	2b21      	cmp	r3, #33	; 0x21
 80083c2:	d165      	bne.n	8008490 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80083ca:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80083cc:	e05c      	b.n	8008488 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80083d4:	b29b      	uxth	r3, r3
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d133      	bne.n	8008442 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	3308      	adds	r3, #8
 80083e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e2:	6a3b      	ldr	r3, [r7, #32]
 80083e4:	e853 3f00 	ldrex	r3, [r3]
 80083e8:	61fb      	str	r3, [r7, #28]
   return(result);
 80083ea:	69fb      	ldr	r3, [r7, #28]
 80083ec:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80083f0:	637b      	str	r3, [r7, #52]	; 0x34
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	3308      	adds	r3, #8
 80083f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80083fa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80083fc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083fe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008400:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008402:	e841 2300 	strex	r3, r2, [r1]
 8008406:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800840a:	2b00      	cmp	r3, #0
 800840c:	d1e5      	bne.n	80083da <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	e853 3f00 	ldrex	r3, [r3]
 800841a:	60bb      	str	r3, [r7, #8]
   return(result);
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008422:	633b      	str	r3, [r7, #48]	; 0x30
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	461a      	mov	r2, r3
 800842a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800842c:	61bb      	str	r3, [r7, #24]
 800842e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008430:	6979      	ldr	r1, [r7, #20]
 8008432:	69ba      	ldr	r2, [r7, #24]
 8008434:	e841 2300 	strex	r3, r2, [r1]
 8008438:	613b      	str	r3, [r7, #16]
   return(result);
 800843a:	693b      	ldr	r3, [r7, #16]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d1e6      	bne.n	800840e <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8008440:	e026      	b.n	8008490 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	69db      	ldr	r3, [r3, #28]
 8008448:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800844c:	2b00      	cmp	r3, #0
 800844e:	d018      	beq.n	8008482 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008454:	63bb      	str	r3, [r7, #56]	; 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008458:	881b      	ldrh	r3, [r3, #0]
 800845a:	461a      	mov	r2, r3
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008464:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800846a:	1c9a      	adds	r2, r3, #2
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008476:	b29b      	uxth	r3, r3
 8008478:	3b01      	subs	r3, #1
 800847a:	b29a      	uxth	r2, r3
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008482:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8008484:	3b01      	subs	r3, #1
 8008486:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8008488:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800848a:	2b00      	cmp	r3, #0
 800848c:	d19f      	bne.n	80083ce <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800848e:	e7ff      	b.n	8008490 <UART_TxISR_16BIT_FIFOEN+0xde>
 8008490:	bf00      	nop
 8008492:	3744      	adds	r7, #68	; 0x44
 8008494:	46bd      	mov	sp, r7
 8008496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849a:	4770      	bx	lr

0800849c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b088      	sub	sp, #32
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	e853 3f00 	ldrex	r3, [r3]
 80084b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80084b8:	61fb      	str	r3, [r7, #28]
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	461a      	mov	r2, r3
 80084c0:	69fb      	ldr	r3, [r7, #28]
 80084c2:	61bb      	str	r3, [r7, #24]
 80084c4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084c6:	6979      	ldr	r1, [r7, #20]
 80084c8:	69ba      	ldr	r2, [r7, #24]
 80084ca:	e841 2300 	strex	r3, r2, [r1]
 80084ce:	613b      	str	r3, [r7, #16]
   return(result);
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d1e6      	bne.n	80084a4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2220      	movs	r2, #32
 80084da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2200      	movs	r2, #0
 80084e2:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f7ff f98b 	bl	8007800 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084ea:	bf00      	nop
 80084ec:	3720      	adds	r7, #32
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}

080084f2 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80084f2:	b580      	push	{r7, lr}
 80084f4:	b09c      	sub	sp, #112	; 0x70
 80084f6:	af00      	add	r7, sp, #0
 80084f8:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008500:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800850a:	2b22      	cmp	r3, #34	; 0x22
 800850c:	f040 80b9 	bne.w	8008682 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008516:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800851a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800851e:	b2d9      	uxtb	r1, r3
 8008520:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8008524:	b2da      	uxtb	r2, r3
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800852a:	400a      	ands	r2, r1
 800852c:	b2d2      	uxtb	r2, r2
 800852e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008534:	1c5a      	adds	r2, r3, #1
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008540:	b29b      	uxth	r3, r3
 8008542:	3b01      	subs	r3, #1
 8008544:	b29a      	uxth	r2, r3
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008552:	b29b      	uxth	r3, r3
 8008554:	2b00      	cmp	r3, #0
 8008556:	f040 809c 	bne.w	8008692 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008560:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008562:	e853 3f00 	ldrex	r3, [r3]
 8008566:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008568:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800856a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800856e:	66bb      	str	r3, [r7, #104]	; 0x68
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	461a      	mov	r2, r3
 8008576:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008578:	65bb      	str	r3, [r7, #88]	; 0x58
 800857a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800857c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800857e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008580:	e841 2300 	strex	r3, r2, [r1]
 8008584:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008586:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008588:	2b00      	cmp	r3, #0
 800858a:	d1e6      	bne.n	800855a <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	3308      	adds	r3, #8
 8008592:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008596:	e853 3f00 	ldrex	r3, [r3]
 800859a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800859c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800859e:	f023 0301 	bic.w	r3, r3, #1
 80085a2:	667b      	str	r3, [r7, #100]	; 0x64
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	3308      	adds	r3, #8
 80085aa:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80085ac:	647a      	str	r2, [r7, #68]	; 0x44
 80085ae:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80085b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80085b4:	e841 2300 	strex	r3, r2, [r1]
 80085b8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80085ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d1e5      	bne.n	800858c <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2220      	movs	r2, #32
 80085c4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2200      	movs	r2, #0
 80085cc:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	2200      	movs	r2, #0
 80085d2:	671a      	str	r2, [r3, #112]	; 0x70
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
        }
      }
#else
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	685b      	ldr	r3, [r3, #4]
 80085da:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d018      	beq.n	8008614 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085ea:	e853 3f00 	ldrex	r3, [r3]
 80085ee:	623b      	str	r3, [r7, #32]
   return(result);
 80085f0:	6a3b      	ldr	r3, [r7, #32]
 80085f2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80085f6:	663b      	str	r3, [r7, #96]	; 0x60
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	461a      	mov	r2, r3
 80085fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008600:	633b      	str	r3, [r7, #48]	; 0x30
 8008602:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008604:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008606:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008608:	e841 2300 	strex	r3, r2, [r1]
 800860c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800860e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008610:	2b00      	cmp	r3, #0
 8008612:	d1e6      	bne.n	80085e2 <UART_RxISR_8BIT+0xf0>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008618:	2b01      	cmp	r3, #1
 800861a:	d12e      	bne.n	800867a <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2200      	movs	r2, #0
 8008620:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008628:	693b      	ldr	r3, [r7, #16]
 800862a:	e853 3f00 	ldrex	r3, [r3]
 800862e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	f023 0310 	bic.w	r3, r3, #16
 8008636:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	461a      	mov	r2, r3
 800863e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008640:	61fb      	str	r3, [r7, #28]
 8008642:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008644:	69b9      	ldr	r1, [r7, #24]
 8008646:	69fa      	ldr	r2, [r7, #28]
 8008648:	e841 2300 	strex	r3, r2, [r1]
 800864c:	617b      	str	r3, [r7, #20]
   return(result);
 800864e:	697b      	ldr	r3, [r7, #20]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d1e6      	bne.n	8008622 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	69db      	ldr	r3, [r3, #28]
 800865a:	f003 0310 	and.w	r3, r3, #16
 800865e:	2b10      	cmp	r3, #16
 8008660:	d103      	bne.n	800866a <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	2210      	movs	r2, #16
 8008668:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008670:	4619      	mov	r1, r3
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f7f8 ffd8 	bl	8001628 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008678:	e00b      	b.n	8008692 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f7ff f8ca 	bl	8007814 <HAL_UART_RxCpltCallback>
}
 8008680:	e007      	b.n	8008692 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	699a      	ldr	r2, [r3, #24]
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f042 0208 	orr.w	r2, r2, #8
 8008690:	619a      	str	r2, [r3, #24]
}
 8008692:	bf00      	nop
 8008694:	3770      	adds	r7, #112	; 0x70
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}

0800869a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800869a:	b580      	push	{r7, lr}
 800869c:	b09c      	sub	sp, #112	; 0x70
 800869e:	af00      	add	r7, sp, #0
 80086a0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80086a8:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80086b2:	2b22      	cmp	r3, #34	; 0x22
 80086b4:	f040 80b9 	bne.w	800882a <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086be:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086c6:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80086c8:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80086cc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80086d0:	4013      	ands	r3, r2
 80086d2:	b29a      	uxth	r2, r3
 80086d4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80086d6:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086dc:	1c9a      	adds	r2, r3, #2
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80086e8:	b29b      	uxth	r3, r3
 80086ea:	3b01      	subs	r3, #1
 80086ec:	b29a      	uxth	r2, r3
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80086fa:	b29b      	uxth	r3, r3
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	f040 809c 	bne.w	800883a <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008708:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800870a:	e853 3f00 	ldrex	r3, [r3]
 800870e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008710:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008712:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008716:	667b      	str	r3, [r7, #100]	; 0x64
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	461a      	mov	r2, r3
 800871e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008720:	657b      	str	r3, [r7, #84]	; 0x54
 8008722:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008724:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008726:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008728:	e841 2300 	strex	r3, r2, [r1]
 800872c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800872e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008730:	2b00      	cmp	r3, #0
 8008732:	d1e6      	bne.n	8008702 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	3308      	adds	r3, #8
 800873a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800873c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800873e:	e853 3f00 	ldrex	r3, [r3]
 8008742:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008746:	f023 0301 	bic.w	r3, r3, #1
 800874a:	663b      	str	r3, [r7, #96]	; 0x60
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	3308      	adds	r3, #8
 8008752:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008754:	643a      	str	r2, [r7, #64]	; 0x40
 8008756:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008758:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800875a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800875c:	e841 2300 	strex	r3, r2, [r1]
 8008760:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008764:	2b00      	cmp	r3, #0
 8008766:	d1e5      	bne.n	8008734 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2220      	movs	r2, #32
 800876c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2200      	movs	r2, #0
 8008774:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2200      	movs	r2, #0
 800877a:	671a      	str	r2, [r3, #112]	; 0x70
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
        }
      }
#else
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	685b      	ldr	r3, [r3, #4]
 8008782:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008786:	2b00      	cmp	r3, #0
 8008788:	d018      	beq.n	80087bc <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008790:	6a3b      	ldr	r3, [r7, #32]
 8008792:	e853 3f00 	ldrex	r3, [r3]
 8008796:	61fb      	str	r3, [r7, #28]
   return(result);
 8008798:	69fb      	ldr	r3, [r7, #28]
 800879a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800879e:	65fb      	str	r3, [r7, #92]	; 0x5c
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	461a      	mov	r2, r3
 80087a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80087a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80087aa:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80087ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80087b0:	e841 2300 	strex	r3, r2, [r1]
 80087b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80087b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d1e6      	bne.n	800878a <UART_RxISR_16BIT+0xf0>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80087c0:	2b01      	cmp	r3, #1
 80087c2:	d12e      	bne.n	8008822 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2200      	movs	r2, #0
 80087c8:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	e853 3f00 	ldrex	r3, [r3]
 80087d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	f023 0310 	bic.w	r3, r3, #16
 80087de:	65bb      	str	r3, [r7, #88]	; 0x58
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	461a      	mov	r2, r3
 80087e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80087e8:	61bb      	str	r3, [r7, #24]
 80087ea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ec:	6979      	ldr	r1, [r7, #20]
 80087ee:	69ba      	ldr	r2, [r7, #24]
 80087f0:	e841 2300 	strex	r3, r2, [r1]
 80087f4:	613b      	str	r3, [r7, #16]
   return(result);
 80087f6:	693b      	ldr	r3, [r7, #16]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d1e6      	bne.n	80087ca <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	69db      	ldr	r3, [r3, #28]
 8008802:	f003 0310 	and.w	r3, r3, #16
 8008806:	2b10      	cmp	r3, #16
 8008808:	d103      	bne.n	8008812 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	2210      	movs	r2, #16
 8008810:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008818:	4619      	mov	r1, r3
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f7f8 ff04 	bl	8001628 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008820:	e00b      	b.n	800883a <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f7fe fff6 	bl	8007814 <HAL_UART_RxCpltCallback>
}
 8008828:	e007      	b.n	800883a <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	699a      	ldr	r2, [r3, #24]
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f042 0208 	orr.w	r2, r2, #8
 8008838:	619a      	str	r2, [r3, #24]
}
 800883a:	bf00      	nop
 800883c:	3770      	adds	r7, #112	; 0x70
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}
	...

08008844 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b0ac      	sub	sp, #176	; 0xb0
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008852:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	69db      	ldr	r3, [r3, #28]
 800885c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	689b      	ldr	r3, [r3, #8]
 8008870:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800887a:	2b22      	cmp	r3, #34	; 0x22
 800887c:	f040 817d 	bne.w	8008b7a <UART_RxISR_8BIT_FIFOEN+0x336>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008886:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800888a:	e120      	b.n	8008ace <UART_RxISR_8BIT_FIFOEN+0x28a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008892:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008896:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 800889a:	b2d9      	uxtb	r1, r3
 800889c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80088a0:	b2da      	uxtb	r2, r3
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088a6:	400a      	ands	r2, r1
 80088a8:	b2d2      	uxtb	r2, r2
 80088aa:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088b0:	1c5a      	adds	r2, r3, #1
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80088bc:	b29b      	uxth	r3, r3
 80088be:	3b01      	subs	r3, #1
 80088c0:	b29a      	uxth	r2, r3
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	69db      	ldr	r3, [r3, #28]
 80088ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80088d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80088d6:	f003 0307 	and.w	r3, r3, #7
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d053      	beq.n	8008986 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80088de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80088e2:	f003 0301 	and.w	r3, r3, #1
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d011      	beq.n	800890e <UART_RxISR_8BIT_FIFOEN+0xca>
 80088ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80088ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d00b      	beq.n	800890e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	2201      	movs	r2, #1
 80088fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008904:	f043 0201 	orr.w	r2, r3, #1
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800890e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008912:	f003 0302 	and.w	r3, r3, #2
 8008916:	2b00      	cmp	r3, #0
 8008918:	d011      	beq.n	800893e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800891a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800891e:	f003 0301 	and.w	r3, r3, #1
 8008922:	2b00      	cmp	r3, #0
 8008924:	d00b      	beq.n	800893e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	2202      	movs	r2, #2
 800892c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008934:	f043 0204 	orr.w	r2, r3, #4
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800893e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008942:	f003 0304 	and.w	r3, r3, #4
 8008946:	2b00      	cmp	r3, #0
 8008948:	d011      	beq.n	800896e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800894a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800894e:	f003 0301 	and.w	r3, r3, #1
 8008952:	2b00      	cmp	r3, #0
 8008954:	d00b      	beq.n	800896e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	2204      	movs	r2, #4
 800895c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008964:	f043 0202 	orr.w	r2, r3, #2
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008974:	2b00      	cmp	r3, #0
 8008976:	d006      	beq.n	8008986 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008978:	6878      	ldr	r0, [r7, #4]
 800897a:	f7fe ff55 	bl	8007828 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2200      	movs	r2, #0
 8008982:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800898c:	b29b      	uxth	r3, r3
 800898e:	2b00      	cmp	r3, #0
 8008990:	f040 809d 	bne.w	8008ace <UART_RxISR_8BIT_FIFOEN+0x28a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800899a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800899c:	e853 3f00 	ldrex	r3, [r3]
 80089a0:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 80089a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80089a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	461a      	mov	r2, r3
 80089b2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80089b6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80089b8:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ba:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80089bc:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80089be:	e841 2300 	strex	r3, r2, [r1]
 80089c2:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 80089c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d1e4      	bne.n	8008994 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	3308      	adds	r3, #8
 80089d0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80089d4:	e853 3f00 	ldrex	r3, [r3]
 80089d8:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 80089da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80089dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80089e0:	f023 0301 	bic.w	r3, r3, #1
 80089e4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	3308      	adds	r3, #8
 80089ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80089f2:	66ba      	str	r2, [r7, #104]	; 0x68
 80089f4:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089f6:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80089f8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80089fa:	e841 2300 	strex	r3, r2, [r1]
 80089fe:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8008a00:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d1e1      	bne.n	80089ca <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2220      	movs	r2, #32
 8008a0a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2200      	movs	r2, #0
 8008a12:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2200      	movs	r2, #0
 8008a18:	671a      	str	r2, [r3, #112]	; 0x70
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
          }
        }
#else
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d01a      	beq.n	8008a5e <UART_RxISR_8BIT_FIFOEN+0x21a>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a30:	e853 3f00 	ldrex	r3, [r3]
 8008a34:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008a36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a38:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008a3c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	461a      	mov	r2, r3
 8008a46:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008a4a:	657b      	str	r3, [r7, #84]	; 0x54
 8008a4c:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a4e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008a50:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008a52:	e841 2300 	strex	r3, r2, [r1]
 8008a56:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008a58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d1e4      	bne.n	8008a28 <UART_RxISR_8BIT_FIFOEN+0x1e4>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a62:	2b01      	cmp	r3, #1
 8008a64:	d130      	bne.n	8008ac8 <UART_RxISR_8BIT_FIFOEN+0x284>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a74:	e853 3f00 	ldrex	r3, [r3]
 8008a78:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a7c:	f023 0310 	bic.w	r3, r3, #16
 8008a80:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	461a      	mov	r2, r3
 8008a8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008a8e:	643b      	str	r3, [r7, #64]	; 0x40
 8008a90:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a92:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008a94:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008a96:	e841 2300 	strex	r3, r2, [r1]
 8008a9a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008a9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d1e4      	bne.n	8008a6c <UART_RxISR_8BIT_FIFOEN+0x228>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	69db      	ldr	r3, [r3, #28]
 8008aa8:	f003 0310 	and.w	r3, r3, #16
 8008aac:	2b10      	cmp	r3, #16
 8008aae:	d103      	bne.n	8008ab8 <UART_RxISR_8BIT_FIFOEN+0x274>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	2210      	movs	r2, #16
 8008ab6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008abe:	4619      	mov	r1, r3
 8008ac0:	6878      	ldr	r0, [r7, #4]
 8008ac2:	f7f8 fdb1 	bl	8001628 <HAL_UARTEx_RxEventCallback>
 8008ac6:	e002      	b.n	8008ace <UART_RxISR_8BIT_FIFOEN+0x28a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f7fe fea3 	bl	8007814 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008ace:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d006      	beq.n	8008ae4 <UART_RxISR_8BIT_FIFOEN+0x2a0>
 8008ad6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008ada:	f003 0320 	and.w	r3, r3, #32
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	f47f aed4 	bne.w	800888c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008aea:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008aee:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d049      	beq.n	8008b8a <UART_RxISR_8BIT_FIFOEN+0x346>
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008afc:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 8008b00:	429a      	cmp	r2, r3
 8008b02:	d242      	bcs.n	8008b8a <UART_RxISR_8BIT_FIFOEN+0x346>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	3308      	adds	r3, #8
 8008b0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b0c:	6a3b      	ldr	r3, [r7, #32]
 8008b0e:	e853 3f00 	ldrex	r3, [r3]
 8008b12:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b14:	69fb      	ldr	r3, [r7, #28]
 8008b16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008b1a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	3308      	adds	r3, #8
 8008b24:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008b28:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008b2a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b2c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008b2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b30:	e841 2300 	strex	r3, r2, [r1]
 8008b34:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d1e3      	bne.n	8008b04 <UART_RxISR_8BIT_FIFOEN+0x2c0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	4a15      	ldr	r2, [pc, #84]	; (8008b94 <UART_RxISR_8BIT_FIFOEN+0x350>)
 8008b40:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	e853 3f00 	ldrex	r3, [r3]
 8008b4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	f043 0320 	orr.w	r3, r3, #32
 8008b56:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	461a      	mov	r2, r3
 8008b60:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008b64:	61bb      	str	r3, [r7, #24]
 8008b66:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b68:	6979      	ldr	r1, [r7, #20]
 8008b6a:	69ba      	ldr	r2, [r7, #24]
 8008b6c:	e841 2300 	strex	r3, r2, [r1]
 8008b70:	613b      	str	r3, [r7, #16]
   return(result);
 8008b72:	693b      	ldr	r3, [r7, #16]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d1e4      	bne.n	8008b42 <UART_RxISR_8BIT_FIFOEN+0x2fe>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008b78:	e007      	b.n	8008b8a <UART_RxISR_8BIT_FIFOEN+0x346>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	699a      	ldr	r2, [r3, #24]
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f042 0208 	orr.w	r2, r2, #8
 8008b88:	619a      	str	r2, [r3, #24]
}
 8008b8a:	bf00      	nop
 8008b8c:	37b0      	adds	r7, #176	; 0xb0
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	bd80      	pop	{r7, pc}
 8008b92:	bf00      	nop
 8008b94:	080084f3 	.word	0x080084f3

08008b98 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b0ae      	sub	sp, #184	; 0xb8
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008ba6:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	69db      	ldr	r3, [r3, #28]
 8008bb0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	689b      	ldr	r3, [r3, #8]
 8008bc4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008bce:	2b22      	cmp	r3, #34	; 0x22
 8008bd0:	f040 8181 	bne.w	8008ed6 <UART_RxISR_16BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008bda:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008bde:	e124      	b.n	8008e2a <UART_RxISR_16BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008be6:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008bee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008bf2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 8008bf6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8008bfa:	4013      	ands	r3, r2
 8008bfc:	b29a      	uxth	r2, r3
 8008bfe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008c02:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c08:	1c9a      	adds	r2, r3, #2
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008c14:	b29b      	uxth	r3, r3
 8008c16:	3b01      	subs	r3, #1
 8008c18:	b29a      	uxth	r2, r3
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	69db      	ldr	r3, [r3, #28]
 8008c26:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008c2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008c2e:	f003 0307 	and.w	r3, r3, #7
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d053      	beq.n	8008cde <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008c36:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008c3a:	f003 0301 	and.w	r3, r3, #1
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d011      	beq.n	8008c66 <UART_RxISR_16BIT_FIFOEN+0xce>
 8008c42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008c46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d00b      	beq.n	8008c66 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	2201      	movs	r2, #1
 8008c54:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c5c:	f043 0201 	orr.w	r2, r3, #1
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c66:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008c6a:	f003 0302 	and.w	r3, r3, #2
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d011      	beq.n	8008c96 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008c72:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008c76:	f003 0301 	and.w	r3, r3, #1
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d00b      	beq.n	8008c96 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	2202      	movs	r2, #2
 8008c84:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c8c:	f043 0204 	orr.w	r2, r3, #4
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008c9a:	f003 0304 	and.w	r3, r3, #4
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d011      	beq.n	8008cc6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8008ca2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008ca6:	f003 0301 	and.w	r3, r3, #1
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d00b      	beq.n	8008cc6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	2204      	movs	r2, #4
 8008cb4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008cbc:	f043 0202 	orr.w	r2, r3, #2
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d006      	beq.n	8008cde <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f7fe fda9 	bl	8007828 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008ce4:	b29b      	uxth	r3, r3
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	f040 809f 	bne.w	8008e2a <UART_RxISR_16BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cf2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008cf4:	e853 3f00 	ldrex	r3, [r3]
 8008cf8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008cfa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008cfc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d00:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	461a      	mov	r2, r3
 8008d0a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008d0e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008d12:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d14:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008d16:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008d1a:	e841 2300 	strex	r3, r2, [r1]
 8008d1e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008d20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d1e2      	bne.n	8008cec <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	3308      	adds	r3, #8
 8008d2c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008d30:	e853 3f00 	ldrex	r3, [r3]
 8008d34:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008d36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008d38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008d3c:	f023 0301 	bic.w	r3, r3, #1
 8008d40:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	3308      	adds	r3, #8
 8008d4a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8008d4e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008d50:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d52:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008d54:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008d56:	e841 2300 	strex	r3, r2, [r1]
 8008d5a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008d5c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d1e1      	bne.n	8008d26 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	2220      	movs	r2, #32
 8008d66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2200      	movs	r2, #0
 8008d74:	671a      	str	r2, [r3, #112]	; 0x70
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
          }
        }
#else
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	685b      	ldr	r3, [r3, #4]
 8008d7c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d01a      	beq.n	8008dba <UART_RxISR_16BIT_FIFOEN+0x222>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d8c:	e853 3f00 	ldrex	r3, [r3]
 8008d90:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008d92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d94:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008d98:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	461a      	mov	r2, r3
 8008da2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008da6:	65bb      	str	r3, [r7, #88]	; 0x58
 8008da8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008daa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008dac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008dae:	e841 2300 	strex	r3, r2, [r1]
 8008db2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008db4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d1e4      	bne.n	8008d84 <UART_RxISR_16BIT_FIFOEN+0x1ec>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008dbe:	2b01      	cmp	r3, #1
 8008dc0:	d130      	bne.n	8008e24 <UART_RxISR_16BIT_FIFOEN+0x28c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dd0:	e853 3f00 	ldrex	r3, [r3]
 8008dd4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008dd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008dd8:	f023 0310 	bic.w	r3, r3, #16
 8008ddc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	461a      	mov	r2, r3
 8008de6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008dea:	647b      	str	r3, [r7, #68]	; 0x44
 8008dec:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dee:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008df0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008df2:	e841 2300 	strex	r3, r2, [r1]
 8008df6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008df8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d1e4      	bne.n	8008dc8 <UART_RxISR_16BIT_FIFOEN+0x230>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	69db      	ldr	r3, [r3, #28]
 8008e04:	f003 0310 	and.w	r3, r3, #16
 8008e08:	2b10      	cmp	r3, #16
 8008e0a:	d103      	bne.n	8008e14 <UART_RxISR_16BIT_FIFOEN+0x27c>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	2210      	movs	r2, #16
 8008e12:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008e1a:	4619      	mov	r1, r3
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	f7f8 fc03 	bl	8001628 <HAL_UARTEx_RxEventCallback>
 8008e22:	e002      	b.n	8008e2a <UART_RxISR_16BIT_FIFOEN+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008e24:	6878      	ldr	r0, [r7, #4]
 8008e26:	f7fe fcf5 	bl	8007814 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008e2a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d006      	beq.n	8008e40 <UART_RxISR_16BIT_FIFOEN+0x2a8>
 8008e32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008e36:	f003 0320 	and.w	r3, r3, #32
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	f47f aed0 	bne.w	8008be0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008e46:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008e4a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d049      	beq.n	8008ee6 <UART_RxISR_16BIT_FIFOEN+0x34e>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008e58:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 8008e5c:	429a      	cmp	r2, r3
 8008e5e:	d242      	bcs.n	8008ee6 <UART_RxISR_16BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	3308      	adds	r3, #8
 8008e66:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e6a:	e853 3f00 	ldrex	r3, [r3]
 8008e6e:	623b      	str	r3, [r7, #32]
   return(result);
 8008e70:	6a3b      	ldr	r3, [r7, #32]
 8008e72:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008e76:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	3308      	adds	r3, #8
 8008e80:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8008e84:	633a      	str	r2, [r7, #48]	; 0x30
 8008e86:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e88:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008e8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e8c:	e841 2300 	strex	r3, r2, [r1]
 8008e90:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008e92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d1e3      	bne.n	8008e60 <UART_RxISR_16BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	4a15      	ldr	r2, [pc, #84]	; (8008ef0 <UART_RxISR_16BIT_FIFOEN+0x358>)
 8008e9c:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ea4:	693b      	ldr	r3, [r7, #16]
 8008ea6:	e853 3f00 	ldrex	r3, [r3]
 8008eaa:	60fb      	str	r3, [r7, #12]
   return(result);
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	f043 0320 	orr.w	r3, r3, #32
 8008eb2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	461a      	mov	r2, r3
 8008ebc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008ec0:	61fb      	str	r3, [r7, #28]
 8008ec2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ec4:	69b9      	ldr	r1, [r7, #24]
 8008ec6:	69fa      	ldr	r2, [r7, #28]
 8008ec8:	e841 2300 	strex	r3, r2, [r1]
 8008ecc:	617b      	str	r3, [r7, #20]
   return(result);
 8008ece:	697b      	ldr	r3, [r7, #20]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d1e4      	bne.n	8008e9e <UART_RxISR_16BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008ed4:	e007      	b.n	8008ee6 <UART_RxISR_16BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	699a      	ldr	r2, [r3, #24]
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	f042 0208 	orr.w	r2, r2, #8
 8008ee4:	619a      	str	r2, [r3, #24]
}
 8008ee6:	bf00      	nop
 8008ee8:	37b8      	adds	r7, #184	; 0xb8
 8008eea:	46bd      	mov	sp, r7
 8008eec:	bd80      	pop	{r7, pc}
 8008eee:	bf00      	nop
 8008ef0:	0800869b 	.word	0x0800869b

08008ef4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	b083      	sub	sp, #12
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008efc:	bf00      	nop
 8008efe:	370c      	adds	r7, #12
 8008f00:	46bd      	mov	sp, r7
 8008f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f06:	4770      	bx	lr

08008f08 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008f08:	b480      	push	{r7}
 8008f0a:	b083      	sub	sp, #12
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008f10:	bf00      	nop
 8008f12:	370c      	adds	r7, #12
 8008f14:	46bd      	mov	sp, r7
 8008f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1a:	4770      	bx	lr

08008f1c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	b083      	sub	sp, #12
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008f24:	bf00      	nop
 8008f26:	370c      	adds	r7, #12
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2e:	4770      	bx	lr

08008f30 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008f30:	b480      	push	{r7}
 8008f32:	b085      	sub	sp, #20
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8008f3e:	2b01      	cmp	r3, #1
 8008f40:	d101      	bne.n	8008f46 <HAL_UARTEx_DisableFifoMode+0x16>
 8008f42:	2302      	movs	r3, #2
 8008f44:	e027      	b.n	8008f96 <HAL_UARTEx_DisableFifoMode+0x66>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	2201      	movs	r2, #1
 8008f4a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2224      	movs	r2, #36	; 0x24
 8008f52:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	681a      	ldr	r2, [r3, #0]
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	f022 0201 	bic.w	r2, r2, #1
 8008f6c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008f74:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2200      	movs	r2, #0
 8008f7a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	68fa      	ldr	r2, [r7, #12]
 8008f82:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2220      	movs	r2, #32
 8008f88:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2200      	movs	r2, #0
 8008f90:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008f94:	2300      	movs	r3, #0
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	3714      	adds	r7, #20
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa0:	4770      	bx	lr

08008fa2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008fa2:	b580      	push	{r7, lr}
 8008fa4:	b084      	sub	sp, #16
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	6078      	str	r0, [r7, #4]
 8008faa:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8008fb2:	2b01      	cmp	r3, #1
 8008fb4:	d101      	bne.n	8008fba <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008fb6:	2302      	movs	r3, #2
 8008fb8:	e02d      	b.n	8009016 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2201      	movs	r2, #1
 8008fbe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2224      	movs	r2, #36	; 0x24
 8008fc6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	681a      	ldr	r2, [r3, #0]
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	f022 0201 	bic.w	r2, r2, #1
 8008fe0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	689b      	ldr	r3, [r3, #8]
 8008fe8:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	683a      	ldr	r2, [r7, #0]
 8008ff2:	430a      	orrs	r2, r1
 8008ff4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f000 f8a4 	bl	8009144 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	68fa      	ldr	r2, [r7, #12]
 8009002:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2220      	movs	r2, #32
 8009008:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2200      	movs	r2, #0
 8009010:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8009014:	2300      	movs	r3, #0
}
 8009016:	4618      	mov	r0, r3
 8009018:	3710      	adds	r7, #16
 800901a:	46bd      	mov	sp, r7
 800901c:	bd80      	pop	{r7, pc}

0800901e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800901e:	b580      	push	{r7, lr}
 8009020:	b084      	sub	sp, #16
 8009022:	af00      	add	r7, sp, #0
 8009024:	6078      	str	r0, [r7, #4]
 8009026:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800902e:	2b01      	cmp	r3, #1
 8009030:	d101      	bne.n	8009036 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009032:	2302      	movs	r3, #2
 8009034:	e02d      	b.n	8009092 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2201      	movs	r2, #1
 800903a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2224      	movs	r2, #36	; 0x24
 8009042:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	681a      	ldr	r2, [r3, #0]
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f022 0201 	bic.w	r2, r2, #1
 800905c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	689b      	ldr	r3, [r3, #8]
 8009064:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	683a      	ldr	r2, [r7, #0]
 800906e:	430a      	orrs	r2, r1
 8009070:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009072:	6878      	ldr	r0, [r7, #4]
 8009074:	f000 f866 	bl	8009144 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	68fa      	ldr	r2, [r7, #12]
 800907e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	2220      	movs	r2, #32
 8009084:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2200      	movs	r2, #0
 800908c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8009090:	2300      	movs	r3, #0
}
 8009092:	4618      	mov	r0, r3
 8009094:	3710      	adds	r7, #16
 8009096:	46bd      	mov	sp, r7
 8009098:	bd80      	pop	{r7, pc}

0800909a <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800909a:	b580      	push	{r7, lr}
 800909c:	b08c      	sub	sp, #48	; 0x30
 800909e:	af00      	add	r7, sp, #0
 80090a0:	60f8      	str	r0, [r7, #12]
 80090a2:	60b9      	str	r1, [r7, #8]
 80090a4:	4613      	mov	r3, r2
 80090a6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80090ae:	2b20      	cmp	r3, #32
 80090b0:	d142      	bne.n	8009138 <HAL_UARTEx_ReceiveToIdle_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d002      	beq.n	80090be <HAL_UARTEx_ReceiveToIdle_IT+0x24>
 80090b8:	88fb      	ldrh	r3, [r7, #6]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d101      	bne.n	80090c2 <HAL_UARTEx_ReceiveToIdle_IT+0x28>
    {
      return HAL_ERROR;
 80090be:	2301      	movs	r3, #1
 80090c0:	e03b      	b.n	800913a <HAL_UARTEx_ReceiveToIdle_IT+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	2201      	movs	r2, #1
 80090c6:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	2200      	movs	r2, #0
 80090cc:	671a      	str	r2, [r3, #112]	; 0x70

    status =  UART_Start_Receive_IT(huart, pData, Size);
 80090ce:	88fb      	ldrh	r3, [r7, #6]
 80090d0:	461a      	mov	r2, r3
 80090d2:	68b9      	ldr	r1, [r7, #8]
 80090d4:	68f8      	ldr	r0, [r7, #12]
 80090d6:	f7fe fea1 	bl	8007e1c <UART_Start_Receive_IT>
 80090da:	4603      	mov	r3, r0
 80090dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80090e0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d124      	bne.n	8009132 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80090ec:	2b01      	cmp	r3, #1
 80090ee:	d11d      	bne.n	800912c <HAL_UARTEx_ReceiveToIdle_IT+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	2210      	movs	r2, #16
 80090f6:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090fe:	69bb      	ldr	r3, [r7, #24]
 8009100:	e853 3f00 	ldrex	r3, [r3]
 8009104:	617b      	str	r3, [r7, #20]
   return(result);
 8009106:	697b      	ldr	r3, [r7, #20]
 8009108:	f043 0310 	orr.w	r3, r3, #16
 800910c:	62bb      	str	r3, [r7, #40]	; 0x28
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	461a      	mov	r2, r3
 8009114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009116:	627b      	str	r3, [r7, #36]	; 0x24
 8009118:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800911a:	6a39      	ldr	r1, [r7, #32]
 800911c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800911e:	e841 2300 	strex	r3, r2, [r1]
 8009122:	61fb      	str	r3, [r7, #28]
   return(result);
 8009124:	69fb      	ldr	r3, [r7, #28]
 8009126:	2b00      	cmp	r3, #0
 8009128:	d1e6      	bne.n	80090f8 <HAL_UARTEx_ReceiveToIdle_IT+0x5e>
 800912a:	e002      	b.n	8009132 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800912c:	2301      	movs	r3, #1
 800912e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8009132:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009136:	e000      	b.n	800913a <HAL_UARTEx_ReceiveToIdle_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8009138:	2302      	movs	r3, #2
  }
}
 800913a:	4618      	mov	r0, r3
 800913c:	3730      	adds	r7, #48	; 0x30
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}
	...

08009144 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009144:	b480      	push	{r7}
 8009146:	b085      	sub	sp, #20
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009150:	2b00      	cmp	r3, #0
 8009152:	d108      	bne.n	8009166 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2201      	movs	r2, #1
 8009158:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	2201      	movs	r2, #1
 8009160:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009164:	e031      	b.n	80091ca <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009166:	2308      	movs	r3, #8
 8009168:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800916a:	2308      	movs	r3, #8
 800916c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	689b      	ldr	r3, [r3, #8]
 8009174:	0e5b      	lsrs	r3, r3, #25
 8009176:	b2db      	uxtb	r3, r3
 8009178:	f003 0307 	and.w	r3, r3, #7
 800917c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	689b      	ldr	r3, [r3, #8]
 8009184:	0f5b      	lsrs	r3, r3, #29
 8009186:	b2db      	uxtb	r3, r3
 8009188:	f003 0307 	and.w	r3, r3, #7
 800918c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800918e:	7bbb      	ldrb	r3, [r7, #14]
 8009190:	7b3a      	ldrb	r2, [r7, #12]
 8009192:	4911      	ldr	r1, [pc, #68]	; (80091d8 <UARTEx_SetNbDataToProcess+0x94>)
 8009194:	5c8a      	ldrb	r2, [r1, r2]
 8009196:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800919a:	7b3a      	ldrb	r2, [r7, #12]
 800919c:	490f      	ldr	r1, [pc, #60]	; (80091dc <UARTEx_SetNbDataToProcess+0x98>)
 800919e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80091a0:	fb93 f3f2 	sdiv	r3, r3, r2
 80091a4:	b29a      	uxth	r2, r3
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80091ac:	7bfb      	ldrb	r3, [r7, #15]
 80091ae:	7b7a      	ldrb	r2, [r7, #13]
 80091b0:	4909      	ldr	r1, [pc, #36]	; (80091d8 <UARTEx_SetNbDataToProcess+0x94>)
 80091b2:	5c8a      	ldrb	r2, [r1, r2]
 80091b4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80091b8:	7b7a      	ldrb	r2, [r7, #13]
 80091ba:	4908      	ldr	r1, [pc, #32]	; (80091dc <UARTEx_SetNbDataToProcess+0x98>)
 80091bc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80091be:	fb93 f3f2 	sdiv	r3, r3, r2
 80091c2:	b29a      	uxth	r2, r3
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80091ca:	bf00      	nop
 80091cc:	3714      	adds	r7, #20
 80091ce:	46bd      	mov	sp, r7
 80091d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d4:	4770      	bx	lr
 80091d6:	bf00      	nop
 80091d8:	0800cec8 	.word	0x0800cec8
 80091dc:	0800ced0 	.word	0x0800ced0

080091e0 <atoi>:
 80091e0:	220a      	movs	r2, #10
 80091e2:	2100      	movs	r1, #0
 80091e4:	f000 bee0 	b.w	8009fa8 <strtol>

080091e8 <__errno>:
 80091e8:	4b01      	ldr	r3, [pc, #4]	; (80091f0 <__errno+0x8>)
 80091ea:	6818      	ldr	r0, [r3, #0]
 80091ec:	4770      	bx	lr
 80091ee:	bf00      	nop
 80091f0:	20000010 	.word	0x20000010

080091f4 <__libc_init_array>:
 80091f4:	b570      	push	{r4, r5, r6, lr}
 80091f6:	4d0d      	ldr	r5, [pc, #52]	; (800922c <__libc_init_array+0x38>)
 80091f8:	4c0d      	ldr	r4, [pc, #52]	; (8009230 <__libc_init_array+0x3c>)
 80091fa:	1b64      	subs	r4, r4, r5
 80091fc:	10a4      	asrs	r4, r4, #2
 80091fe:	2600      	movs	r6, #0
 8009200:	42a6      	cmp	r6, r4
 8009202:	d109      	bne.n	8009218 <__libc_init_array+0x24>
 8009204:	4d0b      	ldr	r5, [pc, #44]	; (8009234 <__libc_init_array+0x40>)
 8009206:	4c0c      	ldr	r4, [pc, #48]	; (8009238 <__libc_init_array+0x44>)
 8009208:	f003 fd0a 	bl	800cc20 <_init>
 800920c:	1b64      	subs	r4, r4, r5
 800920e:	10a4      	asrs	r4, r4, #2
 8009210:	2600      	movs	r6, #0
 8009212:	42a6      	cmp	r6, r4
 8009214:	d105      	bne.n	8009222 <__libc_init_array+0x2e>
 8009216:	bd70      	pop	{r4, r5, r6, pc}
 8009218:	f855 3b04 	ldr.w	r3, [r5], #4
 800921c:	4798      	blx	r3
 800921e:	3601      	adds	r6, #1
 8009220:	e7ee      	b.n	8009200 <__libc_init_array+0xc>
 8009222:	f855 3b04 	ldr.w	r3, [r5], #4
 8009226:	4798      	blx	r3
 8009228:	3601      	adds	r6, #1
 800922a:	e7f2      	b.n	8009212 <__libc_init_array+0x1e>
 800922c:	0800d2d0 	.word	0x0800d2d0
 8009230:	0800d2d0 	.word	0x0800d2d0
 8009234:	0800d2d0 	.word	0x0800d2d0
 8009238:	0800d2d4 	.word	0x0800d2d4

0800923c <malloc>:
 800923c:	4b02      	ldr	r3, [pc, #8]	; (8009248 <malloc+0xc>)
 800923e:	4601      	mov	r1, r0
 8009240:	6818      	ldr	r0, [r3, #0]
 8009242:	f000 b885 	b.w	8009350 <_malloc_r>
 8009246:	bf00      	nop
 8009248:	20000010 	.word	0x20000010

0800924c <memcpy>:
 800924c:	440a      	add	r2, r1
 800924e:	4291      	cmp	r1, r2
 8009250:	f100 33ff 	add.w	r3, r0, #4294967295
 8009254:	d100      	bne.n	8009258 <memcpy+0xc>
 8009256:	4770      	bx	lr
 8009258:	b510      	push	{r4, lr}
 800925a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800925e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009262:	4291      	cmp	r1, r2
 8009264:	d1f9      	bne.n	800925a <memcpy+0xe>
 8009266:	bd10      	pop	{r4, pc}

08009268 <memset>:
 8009268:	4402      	add	r2, r0
 800926a:	4603      	mov	r3, r0
 800926c:	4293      	cmp	r3, r2
 800926e:	d100      	bne.n	8009272 <memset+0xa>
 8009270:	4770      	bx	lr
 8009272:	f803 1b01 	strb.w	r1, [r3], #1
 8009276:	e7f9      	b.n	800926c <memset+0x4>

08009278 <_free_r>:
 8009278:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800927a:	2900      	cmp	r1, #0
 800927c:	d044      	beq.n	8009308 <_free_r+0x90>
 800927e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009282:	9001      	str	r0, [sp, #4]
 8009284:	2b00      	cmp	r3, #0
 8009286:	f1a1 0404 	sub.w	r4, r1, #4
 800928a:	bfb8      	it	lt
 800928c:	18e4      	addlt	r4, r4, r3
 800928e:	f001 fff5 	bl	800b27c <__malloc_lock>
 8009292:	4a1e      	ldr	r2, [pc, #120]	; (800930c <_free_r+0x94>)
 8009294:	9801      	ldr	r0, [sp, #4]
 8009296:	6813      	ldr	r3, [r2, #0]
 8009298:	b933      	cbnz	r3, 80092a8 <_free_r+0x30>
 800929a:	6063      	str	r3, [r4, #4]
 800929c:	6014      	str	r4, [r2, #0]
 800929e:	b003      	add	sp, #12
 80092a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80092a4:	f001 bff0 	b.w	800b288 <__malloc_unlock>
 80092a8:	42a3      	cmp	r3, r4
 80092aa:	d908      	bls.n	80092be <_free_r+0x46>
 80092ac:	6825      	ldr	r5, [r4, #0]
 80092ae:	1961      	adds	r1, r4, r5
 80092b0:	428b      	cmp	r3, r1
 80092b2:	bf01      	itttt	eq
 80092b4:	6819      	ldreq	r1, [r3, #0]
 80092b6:	685b      	ldreq	r3, [r3, #4]
 80092b8:	1949      	addeq	r1, r1, r5
 80092ba:	6021      	streq	r1, [r4, #0]
 80092bc:	e7ed      	b.n	800929a <_free_r+0x22>
 80092be:	461a      	mov	r2, r3
 80092c0:	685b      	ldr	r3, [r3, #4]
 80092c2:	b10b      	cbz	r3, 80092c8 <_free_r+0x50>
 80092c4:	42a3      	cmp	r3, r4
 80092c6:	d9fa      	bls.n	80092be <_free_r+0x46>
 80092c8:	6811      	ldr	r1, [r2, #0]
 80092ca:	1855      	adds	r5, r2, r1
 80092cc:	42a5      	cmp	r5, r4
 80092ce:	d10b      	bne.n	80092e8 <_free_r+0x70>
 80092d0:	6824      	ldr	r4, [r4, #0]
 80092d2:	4421      	add	r1, r4
 80092d4:	1854      	adds	r4, r2, r1
 80092d6:	42a3      	cmp	r3, r4
 80092d8:	6011      	str	r1, [r2, #0]
 80092da:	d1e0      	bne.n	800929e <_free_r+0x26>
 80092dc:	681c      	ldr	r4, [r3, #0]
 80092de:	685b      	ldr	r3, [r3, #4]
 80092e0:	6053      	str	r3, [r2, #4]
 80092e2:	4421      	add	r1, r4
 80092e4:	6011      	str	r1, [r2, #0]
 80092e6:	e7da      	b.n	800929e <_free_r+0x26>
 80092e8:	d902      	bls.n	80092f0 <_free_r+0x78>
 80092ea:	230c      	movs	r3, #12
 80092ec:	6003      	str	r3, [r0, #0]
 80092ee:	e7d6      	b.n	800929e <_free_r+0x26>
 80092f0:	6825      	ldr	r5, [r4, #0]
 80092f2:	1961      	adds	r1, r4, r5
 80092f4:	428b      	cmp	r3, r1
 80092f6:	bf04      	itt	eq
 80092f8:	6819      	ldreq	r1, [r3, #0]
 80092fa:	685b      	ldreq	r3, [r3, #4]
 80092fc:	6063      	str	r3, [r4, #4]
 80092fe:	bf04      	itt	eq
 8009300:	1949      	addeq	r1, r1, r5
 8009302:	6021      	streq	r1, [r4, #0]
 8009304:	6054      	str	r4, [r2, #4]
 8009306:	e7ca      	b.n	800929e <_free_r+0x26>
 8009308:	b003      	add	sp, #12
 800930a:	bd30      	pop	{r4, r5, pc}
 800930c:	20000538 	.word	0x20000538

08009310 <sbrk_aligned>:
 8009310:	b570      	push	{r4, r5, r6, lr}
 8009312:	4e0e      	ldr	r6, [pc, #56]	; (800934c <sbrk_aligned+0x3c>)
 8009314:	460c      	mov	r4, r1
 8009316:	6831      	ldr	r1, [r6, #0]
 8009318:	4605      	mov	r5, r0
 800931a:	b911      	cbnz	r1, 8009322 <sbrk_aligned+0x12>
 800931c:	f000 fd84 	bl	8009e28 <_sbrk_r>
 8009320:	6030      	str	r0, [r6, #0]
 8009322:	4621      	mov	r1, r4
 8009324:	4628      	mov	r0, r5
 8009326:	f000 fd7f 	bl	8009e28 <_sbrk_r>
 800932a:	1c43      	adds	r3, r0, #1
 800932c:	d00a      	beq.n	8009344 <sbrk_aligned+0x34>
 800932e:	1cc4      	adds	r4, r0, #3
 8009330:	f024 0403 	bic.w	r4, r4, #3
 8009334:	42a0      	cmp	r0, r4
 8009336:	d007      	beq.n	8009348 <sbrk_aligned+0x38>
 8009338:	1a21      	subs	r1, r4, r0
 800933a:	4628      	mov	r0, r5
 800933c:	f000 fd74 	bl	8009e28 <_sbrk_r>
 8009340:	3001      	adds	r0, #1
 8009342:	d101      	bne.n	8009348 <sbrk_aligned+0x38>
 8009344:	f04f 34ff 	mov.w	r4, #4294967295
 8009348:	4620      	mov	r0, r4
 800934a:	bd70      	pop	{r4, r5, r6, pc}
 800934c:	2000053c 	.word	0x2000053c

08009350 <_malloc_r>:
 8009350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009354:	1ccd      	adds	r5, r1, #3
 8009356:	f025 0503 	bic.w	r5, r5, #3
 800935a:	3508      	adds	r5, #8
 800935c:	2d0c      	cmp	r5, #12
 800935e:	bf38      	it	cc
 8009360:	250c      	movcc	r5, #12
 8009362:	2d00      	cmp	r5, #0
 8009364:	4607      	mov	r7, r0
 8009366:	db01      	blt.n	800936c <_malloc_r+0x1c>
 8009368:	42a9      	cmp	r1, r5
 800936a:	d905      	bls.n	8009378 <_malloc_r+0x28>
 800936c:	230c      	movs	r3, #12
 800936e:	603b      	str	r3, [r7, #0]
 8009370:	2600      	movs	r6, #0
 8009372:	4630      	mov	r0, r6
 8009374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009378:	4e2e      	ldr	r6, [pc, #184]	; (8009434 <_malloc_r+0xe4>)
 800937a:	f001 ff7f 	bl	800b27c <__malloc_lock>
 800937e:	6833      	ldr	r3, [r6, #0]
 8009380:	461c      	mov	r4, r3
 8009382:	bb34      	cbnz	r4, 80093d2 <_malloc_r+0x82>
 8009384:	4629      	mov	r1, r5
 8009386:	4638      	mov	r0, r7
 8009388:	f7ff ffc2 	bl	8009310 <sbrk_aligned>
 800938c:	1c43      	adds	r3, r0, #1
 800938e:	4604      	mov	r4, r0
 8009390:	d14d      	bne.n	800942e <_malloc_r+0xde>
 8009392:	6834      	ldr	r4, [r6, #0]
 8009394:	4626      	mov	r6, r4
 8009396:	2e00      	cmp	r6, #0
 8009398:	d140      	bne.n	800941c <_malloc_r+0xcc>
 800939a:	6823      	ldr	r3, [r4, #0]
 800939c:	4631      	mov	r1, r6
 800939e:	4638      	mov	r0, r7
 80093a0:	eb04 0803 	add.w	r8, r4, r3
 80093a4:	f000 fd40 	bl	8009e28 <_sbrk_r>
 80093a8:	4580      	cmp	r8, r0
 80093aa:	d13a      	bne.n	8009422 <_malloc_r+0xd2>
 80093ac:	6821      	ldr	r1, [r4, #0]
 80093ae:	3503      	adds	r5, #3
 80093b0:	1a6d      	subs	r5, r5, r1
 80093b2:	f025 0503 	bic.w	r5, r5, #3
 80093b6:	3508      	adds	r5, #8
 80093b8:	2d0c      	cmp	r5, #12
 80093ba:	bf38      	it	cc
 80093bc:	250c      	movcc	r5, #12
 80093be:	4629      	mov	r1, r5
 80093c0:	4638      	mov	r0, r7
 80093c2:	f7ff ffa5 	bl	8009310 <sbrk_aligned>
 80093c6:	3001      	adds	r0, #1
 80093c8:	d02b      	beq.n	8009422 <_malloc_r+0xd2>
 80093ca:	6823      	ldr	r3, [r4, #0]
 80093cc:	442b      	add	r3, r5
 80093ce:	6023      	str	r3, [r4, #0]
 80093d0:	e00e      	b.n	80093f0 <_malloc_r+0xa0>
 80093d2:	6822      	ldr	r2, [r4, #0]
 80093d4:	1b52      	subs	r2, r2, r5
 80093d6:	d41e      	bmi.n	8009416 <_malloc_r+0xc6>
 80093d8:	2a0b      	cmp	r2, #11
 80093da:	d916      	bls.n	800940a <_malloc_r+0xba>
 80093dc:	1961      	adds	r1, r4, r5
 80093de:	42a3      	cmp	r3, r4
 80093e0:	6025      	str	r5, [r4, #0]
 80093e2:	bf18      	it	ne
 80093e4:	6059      	strne	r1, [r3, #4]
 80093e6:	6863      	ldr	r3, [r4, #4]
 80093e8:	bf08      	it	eq
 80093ea:	6031      	streq	r1, [r6, #0]
 80093ec:	5162      	str	r2, [r4, r5]
 80093ee:	604b      	str	r3, [r1, #4]
 80093f0:	4638      	mov	r0, r7
 80093f2:	f104 060b 	add.w	r6, r4, #11
 80093f6:	f001 ff47 	bl	800b288 <__malloc_unlock>
 80093fa:	f026 0607 	bic.w	r6, r6, #7
 80093fe:	1d23      	adds	r3, r4, #4
 8009400:	1af2      	subs	r2, r6, r3
 8009402:	d0b6      	beq.n	8009372 <_malloc_r+0x22>
 8009404:	1b9b      	subs	r3, r3, r6
 8009406:	50a3      	str	r3, [r4, r2]
 8009408:	e7b3      	b.n	8009372 <_malloc_r+0x22>
 800940a:	6862      	ldr	r2, [r4, #4]
 800940c:	42a3      	cmp	r3, r4
 800940e:	bf0c      	ite	eq
 8009410:	6032      	streq	r2, [r6, #0]
 8009412:	605a      	strne	r2, [r3, #4]
 8009414:	e7ec      	b.n	80093f0 <_malloc_r+0xa0>
 8009416:	4623      	mov	r3, r4
 8009418:	6864      	ldr	r4, [r4, #4]
 800941a:	e7b2      	b.n	8009382 <_malloc_r+0x32>
 800941c:	4634      	mov	r4, r6
 800941e:	6876      	ldr	r6, [r6, #4]
 8009420:	e7b9      	b.n	8009396 <_malloc_r+0x46>
 8009422:	230c      	movs	r3, #12
 8009424:	603b      	str	r3, [r7, #0]
 8009426:	4638      	mov	r0, r7
 8009428:	f001 ff2e 	bl	800b288 <__malloc_unlock>
 800942c:	e7a1      	b.n	8009372 <_malloc_r+0x22>
 800942e:	6025      	str	r5, [r4, #0]
 8009430:	e7de      	b.n	80093f0 <_malloc_r+0xa0>
 8009432:	bf00      	nop
 8009434:	20000538 	.word	0x20000538

08009438 <__cvt>:
 8009438:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800943c:	ec55 4b10 	vmov	r4, r5, d0
 8009440:	2d00      	cmp	r5, #0
 8009442:	460e      	mov	r6, r1
 8009444:	4619      	mov	r1, r3
 8009446:	462b      	mov	r3, r5
 8009448:	bfbb      	ittet	lt
 800944a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800944e:	461d      	movlt	r5, r3
 8009450:	2300      	movge	r3, #0
 8009452:	232d      	movlt	r3, #45	; 0x2d
 8009454:	700b      	strb	r3, [r1, #0]
 8009456:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009458:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800945c:	4691      	mov	r9, r2
 800945e:	f023 0820 	bic.w	r8, r3, #32
 8009462:	bfbc      	itt	lt
 8009464:	4622      	movlt	r2, r4
 8009466:	4614      	movlt	r4, r2
 8009468:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800946c:	d005      	beq.n	800947a <__cvt+0x42>
 800946e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009472:	d100      	bne.n	8009476 <__cvt+0x3e>
 8009474:	3601      	adds	r6, #1
 8009476:	2102      	movs	r1, #2
 8009478:	e000      	b.n	800947c <__cvt+0x44>
 800947a:	2103      	movs	r1, #3
 800947c:	ab03      	add	r3, sp, #12
 800947e:	9301      	str	r3, [sp, #4]
 8009480:	ab02      	add	r3, sp, #8
 8009482:	9300      	str	r3, [sp, #0]
 8009484:	ec45 4b10 	vmov	d0, r4, r5
 8009488:	4653      	mov	r3, sl
 800948a:	4632      	mov	r2, r6
 800948c:	f000 fee4 	bl	800a258 <_dtoa_r>
 8009490:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009494:	4607      	mov	r7, r0
 8009496:	d102      	bne.n	800949e <__cvt+0x66>
 8009498:	f019 0f01 	tst.w	r9, #1
 800949c:	d022      	beq.n	80094e4 <__cvt+0xac>
 800949e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80094a2:	eb07 0906 	add.w	r9, r7, r6
 80094a6:	d110      	bne.n	80094ca <__cvt+0x92>
 80094a8:	783b      	ldrb	r3, [r7, #0]
 80094aa:	2b30      	cmp	r3, #48	; 0x30
 80094ac:	d10a      	bne.n	80094c4 <__cvt+0x8c>
 80094ae:	2200      	movs	r2, #0
 80094b0:	2300      	movs	r3, #0
 80094b2:	4620      	mov	r0, r4
 80094b4:	4629      	mov	r1, r5
 80094b6:	f7f7 faef 	bl	8000a98 <__aeabi_dcmpeq>
 80094ba:	b918      	cbnz	r0, 80094c4 <__cvt+0x8c>
 80094bc:	f1c6 0601 	rsb	r6, r6, #1
 80094c0:	f8ca 6000 	str.w	r6, [sl]
 80094c4:	f8da 3000 	ldr.w	r3, [sl]
 80094c8:	4499      	add	r9, r3
 80094ca:	2200      	movs	r2, #0
 80094cc:	2300      	movs	r3, #0
 80094ce:	4620      	mov	r0, r4
 80094d0:	4629      	mov	r1, r5
 80094d2:	f7f7 fae1 	bl	8000a98 <__aeabi_dcmpeq>
 80094d6:	b108      	cbz	r0, 80094dc <__cvt+0xa4>
 80094d8:	f8cd 900c 	str.w	r9, [sp, #12]
 80094dc:	2230      	movs	r2, #48	; 0x30
 80094de:	9b03      	ldr	r3, [sp, #12]
 80094e0:	454b      	cmp	r3, r9
 80094e2:	d307      	bcc.n	80094f4 <__cvt+0xbc>
 80094e4:	9b03      	ldr	r3, [sp, #12]
 80094e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80094e8:	1bdb      	subs	r3, r3, r7
 80094ea:	4638      	mov	r0, r7
 80094ec:	6013      	str	r3, [r2, #0]
 80094ee:	b004      	add	sp, #16
 80094f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094f4:	1c59      	adds	r1, r3, #1
 80094f6:	9103      	str	r1, [sp, #12]
 80094f8:	701a      	strb	r2, [r3, #0]
 80094fa:	e7f0      	b.n	80094de <__cvt+0xa6>

080094fc <__exponent>:
 80094fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094fe:	4603      	mov	r3, r0
 8009500:	2900      	cmp	r1, #0
 8009502:	bfb8      	it	lt
 8009504:	4249      	neglt	r1, r1
 8009506:	f803 2b02 	strb.w	r2, [r3], #2
 800950a:	bfb4      	ite	lt
 800950c:	222d      	movlt	r2, #45	; 0x2d
 800950e:	222b      	movge	r2, #43	; 0x2b
 8009510:	2909      	cmp	r1, #9
 8009512:	7042      	strb	r2, [r0, #1]
 8009514:	dd2a      	ble.n	800956c <__exponent+0x70>
 8009516:	f10d 0407 	add.w	r4, sp, #7
 800951a:	46a4      	mov	ip, r4
 800951c:	270a      	movs	r7, #10
 800951e:	46a6      	mov	lr, r4
 8009520:	460a      	mov	r2, r1
 8009522:	fb91 f6f7 	sdiv	r6, r1, r7
 8009526:	fb07 1516 	mls	r5, r7, r6, r1
 800952a:	3530      	adds	r5, #48	; 0x30
 800952c:	2a63      	cmp	r2, #99	; 0x63
 800952e:	f104 34ff 	add.w	r4, r4, #4294967295
 8009532:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009536:	4631      	mov	r1, r6
 8009538:	dcf1      	bgt.n	800951e <__exponent+0x22>
 800953a:	3130      	adds	r1, #48	; 0x30
 800953c:	f1ae 0502 	sub.w	r5, lr, #2
 8009540:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009544:	1c44      	adds	r4, r0, #1
 8009546:	4629      	mov	r1, r5
 8009548:	4561      	cmp	r1, ip
 800954a:	d30a      	bcc.n	8009562 <__exponent+0x66>
 800954c:	f10d 0209 	add.w	r2, sp, #9
 8009550:	eba2 020e 	sub.w	r2, r2, lr
 8009554:	4565      	cmp	r5, ip
 8009556:	bf88      	it	hi
 8009558:	2200      	movhi	r2, #0
 800955a:	4413      	add	r3, r2
 800955c:	1a18      	subs	r0, r3, r0
 800955e:	b003      	add	sp, #12
 8009560:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009562:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009566:	f804 2f01 	strb.w	r2, [r4, #1]!
 800956a:	e7ed      	b.n	8009548 <__exponent+0x4c>
 800956c:	2330      	movs	r3, #48	; 0x30
 800956e:	3130      	adds	r1, #48	; 0x30
 8009570:	7083      	strb	r3, [r0, #2]
 8009572:	70c1      	strb	r1, [r0, #3]
 8009574:	1d03      	adds	r3, r0, #4
 8009576:	e7f1      	b.n	800955c <__exponent+0x60>

08009578 <_printf_float>:
 8009578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800957c:	ed2d 8b02 	vpush	{d8}
 8009580:	b08d      	sub	sp, #52	; 0x34
 8009582:	460c      	mov	r4, r1
 8009584:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009588:	4616      	mov	r6, r2
 800958a:	461f      	mov	r7, r3
 800958c:	4605      	mov	r5, r0
 800958e:	f001 fe09 	bl	800b1a4 <_localeconv_r>
 8009592:	f8d0 a000 	ldr.w	sl, [r0]
 8009596:	4650      	mov	r0, sl
 8009598:	f7f6 fdfc 	bl	8000194 <strlen>
 800959c:	2300      	movs	r3, #0
 800959e:	930a      	str	r3, [sp, #40]	; 0x28
 80095a0:	6823      	ldr	r3, [r4, #0]
 80095a2:	9305      	str	r3, [sp, #20]
 80095a4:	f8d8 3000 	ldr.w	r3, [r8]
 80095a8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80095ac:	3307      	adds	r3, #7
 80095ae:	f023 0307 	bic.w	r3, r3, #7
 80095b2:	f103 0208 	add.w	r2, r3, #8
 80095b6:	f8c8 2000 	str.w	r2, [r8]
 80095ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095be:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80095c2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80095c6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80095ca:	9307      	str	r3, [sp, #28]
 80095cc:	f8cd 8018 	str.w	r8, [sp, #24]
 80095d0:	ee08 0a10 	vmov	s16, r0
 80095d4:	4b9f      	ldr	r3, [pc, #636]	; (8009854 <_printf_float+0x2dc>)
 80095d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80095da:	f04f 32ff 	mov.w	r2, #4294967295
 80095de:	f7f7 fa8d 	bl	8000afc <__aeabi_dcmpun>
 80095e2:	bb88      	cbnz	r0, 8009648 <_printf_float+0xd0>
 80095e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80095e8:	4b9a      	ldr	r3, [pc, #616]	; (8009854 <_printf_float+0x2dc>)
 80095ea:	f04f 32ff 	mov.w	r2, #4294967295
 80095ee:	f7f7 fa67 	bl	8000ac0 <__aeabi_dcmple>
 80095f2:	bb48      	cbnz	r0, 8009648 <_printf_float+0xd0>
 80095f4:	2200      	movs	r2, #0
 80095f6:	2300      	movs	r3, #0
 80095f8:	4640      	mov	r0, r8
 80095fa:	4649      	mov	r1, r9
 80095fc:	f7f7 fa56 	bl	8000aac <__aeabi_dcmplt>
 8009600:	b110      	cbz	r0, 8009608 <_printf_float+0x90>
 8009602:	232d      	movs	r3, #45	; 0x2d
 8009604:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009608:	4b93      	ldr	r3, [pc, #588]	; (8009858 <_printf_float+0x2e0>)
 800960a:	4894      	ldr	r0, [pc, #592]	; (800985c <_printf_float+0x2e4>)
 800960c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009610:	bf94      	ite	ls
 8009612:	4698      	movls	r8, r3
 8009614:	4680      	movhi	r8, r0
 8009616:	2303      	movs	r3, #3
 8009618:	6123      	str	r3, [r4, #16]
 800961a:	9b05      	ldr	r3, [sp, #20]
 800961c:	f023 0204 	bic.w	r2, r3, #4
 8009620:	6022      	str	r2, [r4, #0]
 8009622:	f04f 0900 	mov.w	r9, #0
 8009626:	9700      	str	r7, [sp, #0]
 8009628:	4633      	mov	r3, r6
 800962a:	aa0b      	add	r2, sp, #44	; 0x2c
 800962c:	4621      	mov	r1, r4
 800962e:	4628      	mov	r0, r5
 8009630:	f000 f9d8 	bl	80099e4 <_printf_common>
 8009634:	3001      	adds	r0, #1
 8009636:	f040 8090 	bne.w	800975a <_printf_float+0x1e2>
 800963a:	f04f 30ff 	mov.w	r0, #4294967295
 800963e:	b00d      	add	sp, #52	; 0x34
 8009640:	ecbd 8b02 	vpop	{d8}
 8009644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009648:	4642      	mov	r2, r8
 800964a:	464b      	mov	r3, r9
 800964c:	4640      	mov	r0, r8
 800964e:	4649      	mov	r1, r9
 8009650:	f7f7 fa54 	bl	8000afc <__aeabi_dcmpun>
 8009654:	b140      	cbz	r0, 8009668 <_printf_float+0xf0>
 8009656:	464b      	mov	r3, r9
 8009658:	2b00      	cmp	r3, #0
 800965a:	bfbc      	itt	lt
 800965c:	232d      	movlt	r3, #45	; 0x2d
 800965e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009662:	487f      	ldr	r0, [pc, #508]	; (8009860 <_printf_float+0x2e8>)
 8009664:	4b7f      	ldr	r3, [pc, #508]	; (8009864 <_printf_float+0x2ec>)
 8009666:	e7d1      	b.n	800960c <_printf_float+0x94>
 8009668:	6863      	ldr	r3, [r4, #4]
 800966a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800966e:	9206      	str	r2, [sp, #24]
 8009670:	1c5a      	adds	r2, r3, #1
 8009672:	d13f      	bne.n	80096f4 <_printf_float+0x17c>
 8009674:	2306      	movs	r3, #6
 8009676:	6063      	str	r3, [r4, #4]
 8009678:	9b05      	ldr	r3, [sp, #20]
 800967a:	6861      	ldr	r1, [r4, #4]
 800967c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009680:	2300      	movs	r3, #0
 8009682:	9303      	str	r3, [sp, #12]
 8009684:	ab0a      	add	r3, sp, #40	; 0x28
 8009686:	e9cd b301 	strd	fp, r3, [sp, #4]
 800968a:	ab09      	add	r3, sp, #36	; 0x24
 800968c:	ec49 8b10 	vmov	d0, r8, r9
 8009690:	9300      	str	r3, [sp, #0]
 8009692:	6022      	str	r2, [r4, #0]
 8009694:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009698:	4628      	mov	r0, r5
 800969a:	f7ff fecd 	bl	8009438 <__cvt>
 800969e:	9b06      	ldr	r3, [sp, #24]
 80096a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80096a2:	2b47      	cmp	r3, #71	; 0x47
 80096a4:	4680      	mov	r8, r0
 80096a6:	d108      	bne.n	80096ba <_printf_float+0x142>
 80096a8:	1cc8      	adds	r0, r1, #3
 80096aa:	db02      	blt.n	80096b2 <_printf_float+0x13a>
 80096ac:	6863      	ldr	r3, [r4, #4]
 80096ae:	4299      	cmp	r1, r3
 80096b0:	dd41      	ble.n	8009736 <_printf_float+0x1be>
 80096b2:	f1ab 0b02 	sub.w	fp, fp, #2
 80096b6:	fa5f fb8b 	uxtb.w	fp, fp
 80096ba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80096be:	d820      	bhi.n	8009702 <_printf_float+0x18a>
 80096c0:	3901      	subs	r1, #1
 80096c2:	465a      	mov	r2, fp
 80096c4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80096c8:	9109      	str	r1, [sp, #36]	; 0x24
 80096ca:	f7ff ff17 	bl	80094fc <__exponent>
 80096ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80096d0:	1813      	adds	r3, r2, r0
 80096d2:	2a01      	cmp	r2, #1
 80096d4:	4681      	mov	r9, r0
 80096d6:	6123      	str	r3, [r4, #16]
 80096d8:	dc02      	bgt.n	80096e0 <_printf_float+0x168>
 80096da:	6822      	ldr	r2, [r4, #0]
 80096dc:	07d2      	lsls	r2, r2, #31
 80096de:	d501      	bpl.n	80096e4 <_printf_float+0x16c>
 80096e0:	3301      	adds	r3, #1
 80096e2:	6123      	str	r3, [r4, #16]
 80096e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d09c      	beq.n	8009626 <_printf_float+0xae>
 80096ec:	232d      	movs	r3, #45	; 0x2d
 80096ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80096f2:	e798      	b.n	8009626 <_printf_float+0xae>
 80096f4:	9a06      	ldr	r2, [sp, #24]
 80096f6:	2a47      	cmp	r2, #71	; 0x47
 80096f8:	d1be      	bne.n	8009678 <_printf_float+0x100>
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d1bc      	bne.n	8009678 <_printf_float+0x100>
 80096fe:	2301      	movs	r3, #1
 8009700:	e7b9      	b.n	8009676 <_printf_float+0xfe>
 8009702:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009706:	d118      	bne.n	800973a <_printf_float+0x1c2>
 8009708:	2900      	cmp	r1, #0
 800970a:	6863      	ldr	r3, [r4, #4]
 800970c:	dd0b      	ble.n	8009726 <_printf_float+0x1ae>
 800970e:	6121      	str	r1, [r4, #16]
 8009710:	b913      	cbnz	r3, 8009718 <_printf_float+0x1a0>
 8009712:	6822      	ldr	r2, [r4, #0]
 8009714:	07d0      	lsls	r0, r2, #31
 8009716:	d502      	bpl.n	800971e <_printf_float+0x1a6>
 8009718:	3301      	adds	r3, #1
 800971a:	440b      	add	r3, r1
 800971c:	6123      	str	r3, [r4, #16]
 800971e:	65a1      	str	r1, [r4, #88]	; 0x58
 8009720:	f04f 0900 	mov.w	r9, #0
 8009724:	e7de      	b.n	80096e4 <_printf_float+0x16c>
 8009726:	b913      	cbnz	r3, 800972e <_printf_float+0x1b6>
 8009728:	6822      	ldr	r2, [r4, #0]
 800972a:	07d2      	lsls	r2, r2, #31
 800972c:	d501      	bpl.n	8009732 <_printf_float+0x1ba>
 800972e:	3302      	adds	r3, #2
 8009730:	e7f4      	b.n	800971c <_printf_float+0x1a4>
 8009732:	2301      	movs	r3, #1
 8009734:	e7f2      	b.n	800971c <_printf_float+0x1a4>
 8009736:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800973a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800973c:	4299      	cmp	r1, r3
 800973e:	db05      	blt.n	800974c <_printf_float+0x1d4>
 8009740:	6823      	ldr	r3, [r4, #0]
 8009742:	6121      	str	r1, [r4, #16]
 8009744:	07d8      	lsls	r0, r3, #31
 8009746:	d5ea      	bpl.n	800971e <_printf_float+0x1a6>
 8009748:	1c4b      	adds	r3, r1, #1
 800974a:	e7e7      	b.n	800971c <_printf_float+0x1a4>
 800974c:	2900      	cmp	r1, #0
 800974e:	bfd4      	ite	le
 8009750:	f1c1 0202 	rsble	r2, r1, #2
 8009754:	2201      	movgt	r2, #1
 8009756:	4413      	add	r3, r2
 8009758:	e7e0      	b.n	800971c <_printf_float+0x1a4>
 800975a:	6823      	ldr	r3, [r4, #0]
 800975c:	055a      	lsls	r2, r3, #21
 800975e:	d407      	bmi.n	8009770 <_printf_float+0x1f8>
 8009760:	6923      	ldr	r3, [r4, #16]
 8009762:	4642      	mov	r2, r8
 8009764:	4631      	mov	r1, r6
 8009766:	4628      	mov	r0, r5
 8009768:	47b8      	blx	r7
 800976a:	3001      	adds	r0, #1
 800976c:	d12c      	bne.n	80097c8 <_printf_float+0x250>
 800976e:	e764      	b.n	800963a <_printf_float+0xc2>
 8009770:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009774:	f240 80e0 	bls.w	8009938 <_printf_float+0x3c0>
 8009778:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800977c:	2200      	movs	r2, #0
 800977e:	2300      	movs	r3, #0
 8009780:	f7f7 f98a 	bl	8000a98 <__aeabi_dcmpeq>
 8009784:	2800      	cmp	r0, #0
 8009786:	d034      	beq.n	80097f2 <_printf_float+0x27a>
 8009788:	4a37      	ldr	r2, [pc, #220]	; (8009868 <_printf_float+0x2f0>)
 800978a:	2301      	movs	r3, #1
 800978c:	4631      	mov	r1, r6
 800978e:	4628      	mov	r0, r5
 8009790:	47b8      	blx	r7
 8009792:	3001      	adds	r0, #1
 8009794:	f43f af51 	beq.w	800963a <_printf_float+0xc2>
 8009798:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800979c:	429a      	cmp	r2, r3
 800979e:	db02      	blt.n	80097a6 <_printf_float+0x22e>
 80097a0:	6823      	ldr	r3, [r4, #0]
 80097a2:	07d8      	lsls	r0, r3, #31
 80097a4:	d510      	bpl.n	80097c8 <_printf_float+0x250>
 80097a6:	ee18 3a10 	vmov	r3, s16
 80097aa:	4652      	mov	r2, sl
 80097ac:	4631      	mov	r1, r6
 80097ae:	4628      	mov	r0, r5
 80097b0:	47b8      	blx	r7
 80097b2:	3001      	adds	r0, #1
 80097b4:	f43f af41 	beq.w	800963a <_printf_float+0xc2>
 80097b8:	f04f 0800 	mov.w	r8, #0
 80097bc:	f104 091a 	add.w	r9, r4, #26
 80097c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097c2:	3b01      	subs	r3, #1
 80097c4:	4543      	cmp	r3, r8
 80097c6:	dc09      	bgt.n	80097dc <_printf_float+0x264>
 80097c8:	6823      	ldr	r3, [r4, #0]
 80097ca:	079b      	lsls	r3, r3, #30
 80097cc:	f100 8105 	bmi.w	80099da <_printf_float+0x462>
 80097d0:	68e0      	ldr	r0, [r4, #12]
 80097d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097d4:	4298      	cmp	r0, r3
 80097d6:	bfb8      	it	lt
 80097d8:	4618      	movlt	r0, r3
 80097da:	e730      	b.n	800963e <_printf_float+0xc6>
 80097dc:	2301      	movs	r3, #1
 80097de:	464a      	mov	r2, r9
 80097e0:	4631      	mov	r1, r6
 80097e2:	4628      	mov	r0, r5
 80097e4:	47b8      	blx	r7
 80097e6:	3001      	adds	r0, #1
 80097e8:	f43f af27 	beq.w	800963a <_printf_float+0xc2>
 80097ec:	f108 0801 	add.w	r8, r8, #1
 80097f0:	e7e6      	b.n	80097c0 <_printf_float+0x248>
 80097f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	dc39      	bgt.n	800986c <_printf_float+0x2f4>
 80097f8:	4a1b      	ldr	r2, [pc, #108]	; (8009868 <_printf_float+0x2f0>)
 80097fa:	2301      	movs	r3, #1
 80097fc:	4631      	mov	r1, r6
 80097fe:	4628      	mov	r0, r5
 8009800:	47b8      	blx	r7
 8009802:	3001      	adds	r0, #1
 8009804:	f43f af19 	beq.w	800963a <_printf_float+0xc2>
 8009808:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800980c:	4313      	orrs	r3, r2
 800980e:	d102      	bne.n	8009816 <_printf_float+0x29e>
 8009810:	6823      	ldr	r3, [r4, #0]
 8009812:	07d9      	lsls	r1, r3, #31
 8009814:	d5d8      	bpl.n	80097c8 <_printf_float+0x250>
 8009816:	ee18 3a10 	vmov	r3, s16
 800981a:	4652      	mov	r2, sl
 800981c:	4631      	mov	r1, r6
 800981e:	4628      	mov	r0, r5
 8009820:	47b8      	blx	r7
 8009822:	3001      	adds	r0, #1
 8009824:	f43f af09 	beq.w	800963a <_printf_float+0xc2>
 8009828:	f04f 0900 	mov.w	r9, #0
 800982c:	f104 0a1a 	add.w	sl, r4, #26
 8009830:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009832:	425b      	negs	r3, r3
 8009834:	454b      	cmp	r3, r9
 8009836:	dc01      	bgt.n	800983c <_printf_float+0x2c4>
 8009838:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800983a:	e792      	b.n	8009762 <_printf_float+0x1ea>
 800983c:	2301      	movs	r3, #1
 800983e:	4652      	mov	r2, sl
 8009840:	4631      	mov	r1, r6
 8009842:	4628      	mov	r0, r5
 8009844:	47b8      	blx	r7
 8009846:	3001      	adds	r0, #1
 8009848:	f43f aef7 	beq.w	800963a <_printf_float+0xc2>
 800984c:	f109 0901 	add.w	r9, r9, #1
 8009850:	e7ee      	b.n	8009830 <_printf_float+0x2b8>
 8009852:	bf00      	nop
 8009854:	7fefffff 	.word	0x7fefffff
 8009858:	0800cedc 	.word	0x0800cedc
 800985c:	0800cee0 	.word	0x0800cee0
 8009860:	0800cee8 	.word	0x0800cee8
 8009864:	0800cee4 	.word	0x0800cee4
 8009868:	0800ceec 	.word	0x0800ceec
 800986c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800986e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009870:	429a      	cmp	r2, r3
 8009872:	bfa8      	it	ge
 8009874:	461a      	movge	r2, r3
 8009876:	2a00      	cmp	r2, #0
 8009878:	4691      	mov	r9, r2
 800987a:	dc37      	bgt.n	80098ec <_printf_float+0x374>
 800987c:	f04f 0b00 	mov.w	fp, #0
 8009880:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009884:	f104 021a 	add.w	r2, r4, #26
 8009888:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800988a:	9305      	str	r3, [sp, #20]
 800988c:	eba3 0309 	sub.w	r3, r3, r9
 8009890:	455b      	cmp	r3, fp
 8009892:	dc33      	bgt.n	80098fc <_printf_float+0x384>
 8009894:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009898:	429a      	cmp	r2, r3
 800989a:	db3b      	blt.n	8009914 <_printf_float+0x39c>
 800989c:	6823      	ldr	r3, [r4, #0]
 800989e:	07da      	lsls	r2, r3, #31
 80098a0:	d438      	bmi.n	8009914 <_printf_float+0x39c>
 80098a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098a4:	9a05      	ldr	r2, [sp, #20]
 80098a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80098a8:	1a9a      	subs	r2, r3, r2
 80098aa:	eba3 0901 	sub.w	r9, r3, r1
 80098ae:	4591      	cmp	r9, r2
 80098b0:	bfa8      	it	ge
 80098b2:	4691      	movge	r9, r2
 80098b4:	f1b9 0f00 	cmp.w	r9, #0
 80098b8:	dc35      	bgt.n	8009926 <_printf_float+0x3ae>
 80098ba:	f04f 0800 	mov.w	r8, #0
 80098be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80098c2:	f104 0a1a 	add.w	sl, r4, #26
 80098c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80098ca:	1a9b      	subs	r3, r3, r2
 80098cc:	eba3 0309 	sub.w	r3, r3, r9
 80098d0:	4543      	cmp	r3, r8
 80098d2:	f77f af79 	ble.w	80097c8 <_printf_float+0x250>
 80098d6:	2301      	movs	r3, #1
 80098d8:	4652      	mov	r2, sl
 80098da:	4631      	mov	r1, r6
 80098dc:	4628      	mov	r0, r5
 80098de:	47b8      	blx	r7
 80098e0:	3001      	adds	r0, #1
 80098e2:	f43f aeaa 	beq.w	800963a <_printf_float+0xc2>
 80098e6:	f108 0801 	add.w	r8, r8, #1
 80098ea:	e7ec      	b.n	80098c6 <_printf_float+0x34e>
 80098ec:	4613      	mov	r3, r2
 80098ee:	4631      	mov	r1, r6
 80098f0:	4642      	mov	r2, r8
 80098f2:	4628      	mov	r0, r5
 80098f4:	47b8      	blx	r7
 80098f6:	3001      	adds	r0, #1
 80098f8:	d1c0      	bne.n	800987c <_printf_float+0x304>
 80098fa:	e69e      	b.n	800963a <_printf_float+0xc2>
 80098fc:	2301      	movs	r3, #1
 80098fe:	4631      	mov	r1, r6
 8009900:	4628      	mov	r0, r5
 8009902:	9205      	str	r2, [sp, #20]
 8009904:	47b8      	blx	r7
 8009906:	3001      	adds	r0, #1
 8009908:	f43f ae97 	beq.w	800963a <_printf_float+0xc2>
 800990c:	9a05      	ldr	r2, [sp, #20]
 800990e:	f10b 0b01 	add.w	fp, fp, #1
 8009912:	e7b9      	b.n	8009888 <_printf_float+0x310>
 8009914:	ee18 3a10 	vmov	r3, s16
 8009918:	4652      	mov	r2, sl
 800991a:	4631      	mov	r1, r6
 800991c:	4628      	mov	r0, r5
 800991e:	47b8      	blx	r7
 8009920:	3001      	adds	r0, #1
 8009922:	d1be      	bne.n	80098a2 <_printf_float+0x32a>
 8009924:	e689      	b.n	800963a <_printf_float+0xc2>
 8009926:	9a05      	ldr	r2, [sp, #20]
 8009928:	464b      	mov	r3, r9
 800992a:	4442      	add	r2, r8
 800992c:	4631      	mov	r1, r6
 800992e:	4628      	mov	r0, r5
 8009930:	47b8      	blx	r7
 8009932:	3001      	adds	r0, #1
 8009934:	d1c1      	bne.n	80098ba <_printf_float+0x342>
 8009936:	e680      	b.n	800963a <_printf_float+0xc2>
 8009938:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800993a:	2a01      	cmp	r2, #1
 800993c:	dc01      	bgt.n	8009942 <_printf_float+0x3ca>
 800993e:	07db      	lsls	r3, r3, #31
 8009940:	d538      	bpl.n	80099b4 <_printf_float+0x43c>
 8009942:	2301      	movs	r3, #1
 8009944:	4642      	mov	r2, r8
 8009946:	4631      	mov	r1, r6
 8009948:	4628      	mov	r0, r5
 800994a:	47b8      	blx	r7
 800994c:	3001      	adds	r0, #1
 800994e:	f43f ae74 	beq.w	800963a <_printf_float+0xc2>
 8009952:	ee18 3a10 	vmov	r3, s16
 8009956:	4652      	mov	r2, sl
 8009958:	4631      	mov	r1, r6
 800995a:	4628      	mov	r0, r5
 800995c:	47b8      	blx	r7
 800995e:	3001      	adds	r0, #1
 8009960:	f43f ae6b 	beq.w	800963a <_printf_float+0xc2>
 8009964:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009968:	2200      	movs	r2, #0
 800996a:	2300      	movs	r3, #0
 800996c:	f7f7 f894 	bl	8000a98 <__aeabi_dcmpeq>
 8009970:	b9d8      	cbnz	r0, 80099aa <_printf_float+0x432>
 8009972:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009974:	f108 0201 	add.w	r2, r8, #1
 8009978:	3b01      	subs	r3, #1
 800997a:	4631      	mov	r1, r6
 800997c:	4628      	mov	r0, r5
 800997e:	47b8      	blx	r7
 8009980:	3001      	adds	r0, #1
 8009982:	d10e      	bne.n	80099a2 <_printf_float+0x42a>
 8009984:	e659      	b.n	800963a <_printf_float+0xc2>
 8009986:	2301      	movs	r3, #1
 8009988:	4652      	mov	r2, sl
 800998a:	4631      	mov	r1, r6
 800998c:	4628      	mov	r0, r5
 800998e:	47b8      	blx	r7
 8009990:	3001      	adds	r0, #1
 8009992:	f43f ae52 	beq.w	800963a <_printf_float+0xc2>
 8009996:	f108 0801 	add.w	r8, r8, #1
 800999a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800999c:	3b01      	subs	r3, #1
 800999e:	4543      	cmp	r3, r8
 80099a0:	dcf1      	bgt.n	8009986 <_printf_float+0x40e>
 80099a2:	464b      	mov	r3, r9
 80099a4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80099a8:	e6dc      	b.n	8009764 <_printf_float+0x1ec>
 80099aa:	f04f 0800 	mov.w	r8, #0
 80099ae:	f104 0a1a 	add.w	sl, r4, #26
 80099b2:	e7f2      	b.n	800999a <_printf_float+0x422>
 80099b4:	2301      	movs	r3, #1
 80099b6:	4642      	mov	r2, r8
 80099b8:	e7df      	b.n	800997a <_printf_float+0x402>
 80099ba:	2301      	movs	r3, #1
 80099bc:	464a      	mov	r2, r9
 80099be:	4631      	mov	r1, r6
 80099c0:	4628      	mov	r0, r5
 80099c2:	47b8      	blx	r7
 80099c4:	3001      	adds	r0, #1
 80099c6:	f43f ae38 	beq.w	800963a <_printf_float+0xc2>
 80099ca:	f108 0801 	add.w	r8, r8, #1
 80099ce:	68e3      	ldr	r3, [r4, #12]
 80099d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80099d2:	1a5b      	subs	r3, r3, r1
 80099d4:	4543      	cmp	r3, r8
 80099d6:	dcf0      	bgt.n	80099ba <_printf_float+0x442>
 80099d8:	e6fa      	b.n	80097d0 <_printf_float+0x258>
 80099da:	f04f 0800 	mov.w	r8, #0
 80099de:	f104 0919 	add.w	r9, r4, #25
 80099e2:	e7f4      	b.n	80099ce <_printf_float+0x456>

080099e4 <_printf_common>:
 80099e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099e8:	4616      	mov	r6, r2
 80099ea:	4699      	mov	r9, r3
 80099ec:	688a      	ldr	r2, [r1, #8]
 80099ee:	690b      	ldr	r3, [r1, #16]
 80099f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80099f4:	4293      	cmp	r3, r2
 80099f6:	bfb8      	it	lt
 80099f8:	4613      	movlt	r3, r2
 80099fa:	6033      	str	r3, [r6, #0]
 80099fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009a00:	4607      	mov	r7, r0
 8009a02:	460c      	mov	r4, r1
 8009a04:	b10a      	cbz	r2, 8009a0a <_printf_common+0x26>
 8009a06:	3301      	adds	r3, #1
 8009a08:	6033      	str	r3, [r6, #0]
 8009a0a:	6823      	ldr	r3, [r4, #0]
 8009a0c:	0699      	lsls	r1, r3, #26
 8009a0e:	bf42      	ittt	mi
 8009a10:	6833      	ldrmi	r3, [r6, #0]
 8009a12:	3302      	addmi	r3, #2
 8009a14:	6033      	strmi	r3, [r6, #0]
 8009a16:	6825      	ldr	r5, [r4, #0]
 8009a18:	f015 0506 	ands.w	r5, r5, #6
 8009a1c:	d106      	bne.n	8009a2c <_printf_common+0x48>
 8009a1e:	f104 0a19 	add.w	sl, r4, #25
 8009a22:	68e3      	ldr	r3, [r4, #12]
 8009a24:	6832      	ldr	r2, [r6, #0]
 8009a26:	1a9b      	subs	r3, r3, r2
 8009a28:	42ab      	cmp	r3, r5
 8009a2a:	dc26      	bgt.n	8009a7a <_printf_common+0x96>
 8009a2c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009a30:	1e13      	subs	r3, r2, #0
 8009a32:	6822      	ldr	r2, [r4, #0]
 8009a34:	bf18      	it	ne
 8009a36:	2301      	movne	r3, #1
 8009a38:	0692      	lsls	r2, r2, #26
 8009a3a:	d42b      	bmi.n	8009a94 <_printf_common+0xb0>
 8009a3c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009a40:	4649      	mov	r1, r9
 8009a42:	4638      	mov	r0, r7
 8009a44:	47c0      	blx	r8
 8009a46:	3001      	adds	r0, #1
 8009a48:	d01e      	beq.n	8009a88 <_printf_common+0xa4>
 8009a4a:	6823      	ldr	r3, [r4, #0]
 8009a4c:	68e5      	ldr	r5, [r4, #12]
 8009a4e:	6832      	ldr	r2, [r6, #0]
 8009a50:	f003 0306 	and.w	r3, r3, #6
 8009a54:	2b04      	cmp	r3, #4
 8009a56:	bf08      	it	eq
 8009a58:	1aad      	subeq	r5, r5, r2
 8009a5a:	68a3      	ldr	r3, [r4, #8]
 8009a5c:	6922      	ldr	r2, [r4, #16]
 8009a5e:	bf0c      	ite	eq
 8009a60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a64:	2500      	movne	r5, #0
 8009a66:	4293      	cmp	r3, r2
 8009a68:	bfc4      	itt	gt
 8009a6a:	1a9b      	subgt	r3, r3, r2
 8009a6c:	18ed      	addgt	r5, r5, r3
 8009a6e:	2600      	movs	r6, #0
 8009a70:	341a      	adds	r4, #26
 8009a72:	42b5      	cmp	r5, r6
 8009a74:	d11a      	bne.n	8009aac <_printf_common+0xc8>
 8009a76:	2000      	movs	r0, #0
 8009a78:	e008      	b.n	8009a8c <_printf_common+0xa8>
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	4652      	mov	r2, sl
 8009a7e:	4649      	mov	r1, r9
 8009a80:	4638      	mov	r0, r7
 8009a82:	47c0      	blx	r8
 8009a84:	3001      	adds	r0, #1
 8009a86:	d103      	bne.n	8009a90 <_printf_common+0xac>
 8009a88:	f04f 30ff 	mov.w	r0, #4294967295
 8009a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a90:	3501      	adds	r5, #1
 8009a92:	e7c6      	b.n	8009a22 <_printf_common+0x3e>
 8009a94:	18e1      	adds	r1, r4, r3
 8009a96:	1c5a      	adds	r2, r3, #1
 8009a98:	2030      	movs	r0, #48	; 0x30
 8009a9a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009a9e:	4422      	add	r2, r4
 8009aa0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009aa4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009aa8:	3302      	adds	r3, #2
 8009aaa:	e7c7      	b.n	8009a3c <_printf_common+0x58>
 8009aac:	2301      	movs	r3, #1
 8009aae:	4622      	mov	r2, r4
 8009ab0:	4649      	mov	r1, r9
 8009ab2:	4638      	mov	r0, r7
 8009ab4:	47c0      	blx	r8
 8009ab6:	3001      	adds	r0, #1
 8009ab8:	d0e6      	beq.n	8009a88 <_printf_common+0xa4>
 8009aba:	3601      	adds	r6, #1
 8009abc:	e7d9      	b.n	8009a72 <_printf_common+0x8e>
	...

08009ac0 <_printf_i>:
 8009ac0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ac4:	7e0f      	ldrb	r7, [r1, #24]
 8009ac6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009ac8:	2f78      	cmp	r7, #120	; 0x78
 8009aca:	4691      	mov	r9, r2
 8009acc:	4680      	mov	r8, r0
 8009ace:	460c      	mov	r4, r1
 8009ad0:	469a      	mov	sl, r3
 8009ad2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009ad6:	d807      	bhi.n	8009ae8 <_printf_i+0x28>
 8009ad8:	2f62      	cmp	r7, #98	; 0x62
 8009ada:	d80a      	bhi.n	8009af2 <_printf_i+0x32>
 8009adc:	2f00      	cmp	r7, #0
 8009ade:	f000 80d8 	beq.w	8009c92 <_printf_i+0x1d2>
 8009ae2:	2f58      	cmp	r7, #88	; 0x58
 8009ae4:	f000 80a3 	beq.w	8009c2e <_printf_i+0x16e>
 8009ae8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009aec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009af0:	e03a      	b.n	8009b68 <_printf_i+0xa8>
 8009af2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009af6:	2b15      	cmp	r3, #21
 8009af8:	d8f6      	bhi.n	8009ae8 <_printf_i+0x28>
 8009afa:	a101      	add	r1, pc, #4	; (adr r1, 8009b00 <_printf_i+0x40>)
 8009afc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009b00:	08009b59 	.word	0x08009b59
 8009b04:	08009b6d 	.word	0x08009b6d
 8009b08:	08009ae9 	.word	0x08009ae9
 8009b0c:	08009ae9 	.word	0x08009ae9
 8009b10:	08009ae9 	.word	0x08009ae9
 8009b14:	08009ae9 	.word	0x08009ae9
 8009b18:	08009b6d 	.word	0x08009b6d
 8009b1c:	08009ae9 	.word	0x08009ae9
 8009b20:	08009ae9 	.word	0x08009ae9
 8009b24:	08009ae9 	.word	0x08009ae9
 8009b28:	08009ae9 	.word	0x08009ae9
 8009b2c:	08009c79 	.word	0x08009c79
 8009b30:	08009b9d 	.word	0x08009b9d
 8009b34:	08009c5b 	.word	0x08009c5b
 8009b38:	08009ae9 	.word	0x08009ae9
 8009b3c:	08009ae9 	.word	0x08009ae9
 8009b40:	08009c9b 	.word	0x08009c9b
 8009b44:	08009ae9 	.word	0x08009ae9
 8009b48:	08009b9d 	.word	0x08009b9d
 8009b4c:	08009ae9 	.word	0x08009ae9
 8009b50:	08009ae9 	.word	0x08009ae9
 8009b54:	08009c63 	.word	0x08009c63
 8009b58:	682b      	ldr	r3, [r5, #0]
 8009b5a:	1d1a      	adds	r2, r3, #4
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	602a      	str	r2, [r5, #0]
 8009b60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009b68:	2301      	movs	r3, #1
 8009b6a:	e0a3      	b.n	8009cb4 <_printf_i+0x1f4>
 8009b6c:	6820      	ldr	r0, [r4, #0]
 8009b6e:	6829      	ldr	r1, [r5, #0]
 8009b70:	0606      	lsls	r6, r0, #24
 8009b72:	f101 0304 	add.w	r3, r1, #4
 8009b76:	d50a      	bpl.n	8009b8e <_printf_i+0xce>
 8009b78:	680e      	ldr	r6, [r1, #0]
 8009b7a:	602b      	str	r3, [r5, #0]
 8009b7c:	2e00      	cmp	r6, #0
 8009b7e:	da03      	bge.n	8009b88 <_printf_i+0xc8>
 8009b80:	232d      	movs	r3, #45	; 0x2d
 8009b82:	4276      	negs	r6, r6
 8009b84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b88:	485e      	ldr	r0, [pc, #376]	; (8009d04 <_printf_i+0x244>)
 8009b8a:	230a      	movs	r3, #10
 8009b8c:	e019      	b.n	8009bc2 <_printf_i+0x102>
 8009b8e:	680e      	ldr	r6, [r1, #0]
 8009b90:	602b      	str	r3, [r5, #0]
 8009b92:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009b96:	bf18      	it	ne
 8009b98:	b236      	sxthne	r6, r6
 8009b9a:	e7ef      	b.n	8009b7c <_printf_i+0xbc>
 8009b9c:	682b      	ldr	r3, [r5, #0]
 8009b9e:	6820      	ldr	r0, [r4, #0]
 8009ba0:	1d19      	adds	r1, r3, #4
 8009ba2:	6029      	str	r1, [r5, #0]
 8009ba4:	0601      	lsls	r1, r0, #24
 8009ba6:	d501      	bpl.n	8009bac <_printf_i+0xec>
 8009ba8:	681e      	ldr	r6, [r3, #0]
 8009baa:	e002      	b.n	8009bb2 <_printf_i+0xf2>
 8009bac:	0646      	lsls	r6, r0, #25
 8009bae:	d5fb      	bpl.n	8009ba8 <_printf_i+0xe8>
 8009bb0:	881e      	ldrh	r6, [r3, #0]
 8009bb2:	4854      	ldr	r0, [pc, #336]	; (8009d04 <_printf_i+0x244>)
 8009bb4:	2f6f      	cmp	r7, #111	; 0x6f
 8009bb6:	bf0c      	ite	eq
 8009bb8:	2308      	moveq	r3, #8
 8009bba:	230a      	movne	r3, #10
 8009bbc:	2100      	movs	r1, #0
 8009bbe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009bc2:	6865      	ldr	r5, [r4, #4]
 8009bc4:	60a5      	str	r5, [r4, #8]
 8009bc6:	2d00      	cmp	r5, #0
 8009bc8:	bfa2      	ittt	ge
 8009bca:	6821      	ldrge	r1, [r4, #0]
 8009bcc:	f021 0104 	bicge.w	r1, r1, #4
 8009bd0:	6021      	strge	r1, [r4, #0]
 8009bd2:	b90e      	cbnz	r6, 8009bd8 <_printf_i+0x118>
 8009bd4:	2d00      	cmp	r5, #0
 8009bd6:	d04d      	beq.n	8009c74 <_printf_i+0x1b4>
 8009bd8:	4615      	mov	r5, r2
 8009bda:	fbb6 f1f3 	udiv	r1, r6, r3
 8009bde:	fb03 6711 	mls	r7, r3, r1, r6
 8009be2:	5dc7      	ldrb	r7, [r0, r7]
 8009be4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009be8:	4637      	mov	r7, r6
 8009bea:	42bb      	cmp	r3, r7
 8009bec:	460e      	mov	r6, r1
 8009bee:	d9f4      	bls.n	8009bda <_printf_i+0x11a>
 8009bf0:	2b08      	cmp	r3, #8
 8009bf2:	d10b      	bne.n	8009c0c <_printf_i+0x14c>
 8009bf4:	6823      	ldr	r3, [r4, #0]
 8009bf6:	07de      	lsls	r6, r3, #31
 8009bf8:	d508      	bpl.n	8009c0c <_printf_i+0x14c>
 8009bfa:	6923      	ldr	r3, [r4, #16]
 8009bfc:	6861      	ldr	r1, [r4, #4]
 8009bfe:	4299      	cmp	r1, r3
 8009c00:	bfde      	ittt	le
 8009c02:	2330      	movle	r3, #48	; 0x30
 8009c04:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009c08:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009c0c:	1b52      	subs	r2, r2, r5
 8009c0e:	6122      	str	r2, [r4, #16]
 8009c10:	f8cd a000 	str.w	sl, [sp]
 8009c14:	464b      	mov	r3, r9
 8009c16:	aa03      	add	r2, sp, #12
 8009c18:	4621      	mov	r1, r4
 8009c1a:	4640      	mov	r0, r8
 8009c1c:	f7ff fee2 	bl	80099e4 <_printf_common>
 8009c20:	3001      	adds	r0, #1
 8009c22:	d14c      	bne.n	8009cbe <_printf_i+0x1fe>
 8009c24:	f04f 30ff 	mov.w	r0, #4294967295
 8009c28:	b004      	add	sp, #16
 8009c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c2e:	4835      	ldr	r0, [pc, #212]	; (8009d04 <_printf_i+0x244>)
 8009c30:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009c34:	6829      	ldr	r1, [r5, #0]
 8009c36:	6823      	ldr	r3, [r4, #0]
 8009c38:	f851 6b04 	ldr.w	r6, [r1], #4
 8009c3c:	6029      	str	r1, [r5, #0]
 8009c3e:	061d      	lsls	r5, r3, #24
 8009c40:	d514      	bpl.n	8009c6c <_printf_i+0x1ac>
 8009c42:	07df      	lsls	r7, r3, #31
 8009c44:	bf44      	itt	mi
 8009c46:	f043 0320 	orrmi.w	r3, r3, #32
 8009c4a:	6023      	strmi	r3, [r4, #0]
 8009c4c:	b91e      	cbnz	r6, 8009c56 <_printf_i+0x196>
 8009c4e:	6823      	ldr	r3, [r4, #0]
 8009c50:	f023 0320 	bic.w	r3, r3, #32
 8009c54:	6023      	str	r3, [r4, #0]
 8009c56:	2310      	movs	r3, #16
 8009c58:	e7b0      	b.n	8009bbc <_printf_i+0xfc>
 8009c5a:	6823      	ldr	r3, [r4, #0]
 8009c5c:	f043 0320 	orr.w	r3, r3, #32
 8009c60:	6023      	str	r3, [r4, #0]
 8009c62:	2378      	movs	r3, #120	; 0x78
 8009c64:	4828      	ldr	r0, [pc, #160]	; (8009d08 <_printf_i+0x248>)
 8009c66:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009c6a:	e7e3      	b.n	8009c34 <_printf_i+0x174>
 8009c6c:	0659      	lsls	r1, r3, #25
 8009c6e:	bf48      	it	mi
 8009c70:	b2b6      	uxthmi	r6, r6
 8009c72:	e7e6      	b.n	8009c42 <_printf_i+0x182>
 8009c74:	4615      	mov	r5, r2
 8009c76:	e7bb      	b.n	8009bf0 <_printf_i+0x130>
 8009c78:	682b      	ldr	r3, [r5, #0]
 8009c7a:	6826      	ldr	r6, [r4, #0]
 8009c7c:	6961      	ldr	r1, [r4, #20]
 8009c7e:	1d18      	adds	r0, r3, #4
 8009c80:	6028      	str	r0, [r5, #0]
 8009c82:	0635      	lsls	r5, r6, #24
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	d501      	bpl.n	8009c8c <_printf_i+0x1cc>
 8009c88:	6019      	str	r1, [r3, #0]
 8009c8a:	e002      	b.n	8009c92 <_printf_i+0x1d2>
 8009c8c:	0670      	lsls	r0, r6, #25
 8009c8e:	d5fb      	bpl.n	8009c88 <_printf_i+0x1c8>
 8009c90:	8019      	strh	r1, [r3, #0]
 8009c92:	2300      	movs	r3, #0
 8009c94:	6123      	str	r3, [r4, #16]
 8009c96:	4615      	mov	r5, r2
 8009c98:	e7ba      	b.n	8009c10 <_printf_i+0x150>
 8009c9a:	682b      	ldr	r3, [r5, #0]
 8009c9c:	1d1a      	adds	r2, r3, #4
 8009c9e:	602a      	str	r2, [r5, #0]
 8009ca0:	681d      	ldr	r5, [r3, #0]
 8009ca2:	6862      	ldr	r2, [r4, #4]
 8009ca4:	2100      	movs	r1, #0
 8009ca6:	4628      	mov	r0, r5
 8009ca8:	f7f6 fa82 	bl	80001b0 <memchr>
 8009cac:	b108      	cbz	r0, 8009cb2 <_printf_i+0x1f2>
 8009cae:	1b40      	subs	r0, r0, r5
 8009cb0:	6060      	str	r0, [r4, #4]
 8009cb2:	6863      	ldr	r3, [r4, #4]
 8009cb4:	6123      	str	r3, [r4, #16]
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009cbc:	e7a8      	b.n	8009c10 <_printf_i+0x150>
 8009cbe:	6923      	ldr	r3, [r4, #16]
 8009cc0:	462a      	mov	r2, r5
 8009cc2:	4649      	mov	r1, r9
 8009cc4:	4640      	mov	r0, r8
 8009cc6:	47d0      	blx	sl
 8009cc8:	3001      	adds	r0, #1
 8009cca:	d0ab      	beq.n	8009c24 <_printf_i+0x164>
 8009ccc:	6823      	ldr	r3, [r4, #0]
 8009cce:	079b      	lsls	r3, r3, #30
 8009cd0:	d413      	bmi.n	8009cfa <_printf_i+0x23a>
 8009cd2:	68e0      	ldr	r0, [r4, #12]
 8009cd4:	9b03      	ldr	r3, [sp, #12]
 8009cd6:	4298      	cmp	r0, r3
 8009cd8:	bfb8      	it	lt
 8009cda:	4618      	movlt	r0, r3
 8009cdc:	e7a4      	b.n	8009c28 <_printf_i+0x168>
 8009cde:	2301      	movs	r3, #1
 8009ce0:	4632      	mov	r2, r6
 8009ce2:	4649      	mov	r1, r9
 8009ce4:	4640      	mov	r0, r8
 8009ce6:	47d0      	blx	sl
 8009ce8:	3001      	adds	r0, #1
 8009cea:	d09b      	beq.n	8009c24 <_printf_i+0x164>
 8009cec:	3501      	adds	r5, #1
 8009cee:	68e3      	ldr	r3, [r4, #12]
 8009cf0:	9903      	ldr	r1, [sp, #12]
 8009cf2:	1a5b      	subs	r3, r3, r1
 8009cf4:	42ab      	cmp	r3, r5
 8009cf6:	dcf2      	bgt.n	8009cde <_printf_i+0x21e>
 8009cf8:	e7eb      	b.n	8009cd2 <_printf_i+0x212>
 8009cfa:	2500      	movs	r5, #0
 8009cfc:	f104 0619 	add.w	r6, r4, #25
 8009d00:	e7f5      	b.n	8009cee <_printf_i+0x22e>
 8009d02:	bf00      	nop
 8009d04:	0800ceee 	.word	0x0800ceee
 8009d08:	0800ceff 	.word	0x0800ceff

08009d0c <iprintf>:
 8009d0c:	b40f      	push	{r0, r1, r2, r3}
 8009d0e:	4b0a      	ldr	r3, [pc, #40]	; (8009d38 <iprintf+0x2c>)
 8009d10:	b513      	push	{r0, r1, r4, lr}
 8009d12:	681c      	ldr	r4, [r3, #0]
 8009d14:	b124      	cbz	r4, 8009d20 <iprintf+0x14>
 8009d16:	69a3      	ldr	r3, [r4, #24]
 8009d18:	b913      	cbnz	r3, 8009d20 <iprintf+0x14>
 8009d1a:	4620      	mov	r0, r4
 8009d1c:	f001 f9a4 	bl	800b068 <__sinit>
 8009d20:	ab05      	add	r3, sp, #20
 8009d22:	9a04      	ldr	r2, [sp, #16]
 8009d24:	68a1      	ldr	r1, [r4, #8]
 8009d26:	9301      	str	r3, [sp, #4]
 8009d28:	4620      	mov	r0, r4
 8009d2a:	f001 ffd3 	bl	800bcd4 <_vfiprintf_r>
 8009d2e:	b002      	add	sp, #8
 8009d30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d34:	b004      	add	sp, #16
 8009d36:	4770      	bx	lr
 8009d38:	20000010 	.word	0x20000010

08009d3c <_puts_r>:
 8009d3c:	b570      	push	{r4, r5, r6, lr}
 8009d3e:	460e      	mov	r6, r1
 8009d40:	4605      	mov	r5, r0
 8009d42:	b118      	cbz	r0, 8009d4c <_puts_r+0x10>
 8009d44:	6983      	ldr	r3, [r0, #24]
 8009d46:	b90b      	cbnz	r3, 8009d4c <_puts_r+0x10>
 8009d48:	f001 f98e 	bl	800b068 <__sinit>
 8009d4c:	69ab      	ldr	r3, [r5, #24]
 8009d4e:	68ac      	ldr	r4, [r5, #8]
 8009d50:	b913      	cbnz	r3, 8009d58 <_puts_r+0x1c>
 8009d52:	4628      	mov	r0, r5
 8009d54:	f001 f988 	bl	800b068 <__sinit>
 8009d58:	4b2c      	ldr	r3, [pc, #176]	; (8009e0c <_puts_r+0xd0>)
 8009d5a:	429c      	cmp	r4, r3
 8009d5c:	d120      	bne.n	8009da0 <_puts_r+0x64>
 8009d5e:	686c      	ldr	r4, [r5, #4]
 8009d60:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009d62:	07db      	lsls	r3, r3, #31
 8009d64:	d405      	bmi.n	8009d72 <_puts_r+0x36>
 8009d66:	89a3      	ldrh	r3, [r4, #12]
 8009d68:	0598      	lsls	r0, r3, #22
 8009d6a:	d402      	bmi.n	8009d72 <_puts_r+0x36>
 8009d6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d6e:	f001 fa1e 	bl	800b1ae <__retarget_lock_acquire_recursive>
 8009d72:	89a3      	ldrh	r3, [r4, #12]
 8009d74:	0719      	lsls	r1, r3, #28
 8009d76:	d51d      	bpl.n	8009db4 <_puts_r+0x78>
 8009d78:	6923      	ldr	r3, [r4, #16]
 8009d7a:	b1db      	cbz	r3, 8009db4 <_puts_r+0x78>
 8009d7c:	3e01      	subs	r6, #1
 8009d7e:	68a3      	ldr	r3, [r4, #8]
 8009d80:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009d84:	3b01      	subs	r3, #1
 8009d86:	60a3      	str	r3, [r4, #8]
 8009d88:	bb39      	cbnz	r1, 8009dda <_puts_r+0x9e>
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	da38      	bge.n	8009e00 <_puts_r+0xc4>
 8009d8e:	4622      	mov	r2, r4
 8009d90:	210a      	movs	r1, #10
 8009d92:	4628      	mov	r0, r5
 8009d94:	f000 f912 	bl	8009fbc <__swbuf_r>
 8009d98:	3001      	adds	r0, #1
 8009d9a:	d011      	beq.n	8009dc0 <_puts_r+0x84>
 8009d9c:	250a      	movs	r5, #10
 8009d9e:	e011      	b.n	8009dc4 <_puts_r+0x88>
 8009da0:	4b1b      	ldr	r3, [pc, #108]	; (8009e10 <_puts_r+0xd4>)
 8009da2:	429c      	cmp	r4, r3
 8009da4:	d101      	bne.n	8009daa <_puts_r+0x6e>
 8009da6:	68ac      	ldr	r4, [r5, #8]
 8009da8:	e7da      	b.n	8009d60 <_puts_r+0x24>
 8009daa:	4b1a      	ldr	r3, [pc, #104]	; (8009e14 <_puts_r+0xd8>)
 8009dac:	429c      	cmp	r4, r3
 8009dae:	bf08      	it	eq
 8009db0:	68ec      	ldreq	r4, [r5, #12]
 8009db2:	e7d5      	b.n	8009d60 <_puts_r+0x24>
 8009db4:	4621      	mov	r1, r4
 8009db6:	4628      	mov	r0, r5
 8009db8:	f000 f952 	bl	800a060 <__swsetup_r>
 8009dbc:	2800      	cmp	r0, #0
 8009dbe:	d0dd      	beq.n	8009d7c <_puts_r+0x40>
 8009dc0:	f04f 35ff 	mov.w	r5, #4294967295
 8009dc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009dc6:	07da      	lsls	r2, r3, #31
 8009dc8:	d405      	bmi.n	8009dd6 <_puts_r+0x9a>
 8009dca:	89a3      	ldrh	r3, [r4, #12]
 8009dcc:	059b      	lsls	r3, r3, #22
 8009dce:	d402      	bmi.n	8009dd6 <_puts_r+0x9a>
 8009dd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009dd2:	f001 f9ed 	bl	800b1b0 <__retarget_lock_release_recursive>
 8009dd6:	4628      	mov	r0, r5
 8009dd8:	bd70      	pop	{r4, r5, r6, pc}
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	da04      	bge.n	8009de8 <_puts_r+0xac>
 8009dde:	69a2      	ldr	r2, [r4, #24]
 8009de0:	429a      	cmp	r2, r3
 8009de2:	dc06      	bgt.n	8009df2 <_puts_r+0xb6>
 8009de4:	290a      	cmp	r1, #10
 8009de6:	d004      	beq.n	8009df2 <_puts_r+0xb6>
 8009de8:	6823      	ldr	r3, [r4, #0]
 8009dea:	1c5a      	adds	r2, r3, #1
 8009dec:	6022      	str	r2, [r4, #0]
 8009dee:	7019      	strb	r1, [r3, #0]
 8009df0:	e7c5      	b.n	8009d7e <_puts_r+0x42>
 8009df2:	4622      	mov	r2, r4
 8009df4:	4628      	mov	r0, r5
 8009df6:	f000 f8e1 	bl	8009fbc <__swbuf_r>
 8009dfa:	3001      	adds	r0, #1
 8009dfc:	d1bf      	bne.n	8009d7e <_puts_r+0x42>
 8009dfe:	e7df      	b.n	8009dc0 <_puts_r+0x84>
 8009e00:	6823      	ldr	r3, [r4, #0]
 8009e02:	250a      	movs	r5, #10
 8009e04:	1c5a      	adds	r2, r3, #1
 8009e06:	6022      	str	r2, [r4, #0]
 8009e08:	701d      	strb	r5, [r3, #0]
 8009e0a:	e7db      	b.n	8009dc4 <_puts_r+0x88>
 8009e0c:	0800d0c4 	.word	0x0800d0c4
 8009e10:	0800d0e4 	.word	0x0800d0e4
 8009e14:	0800d0a4 	.word	0x0800d0a4

08009e18 <puts>:
 8009e18:	4b02      	ldr	r3, [pc, #8]	; (8009e24 <puts+0xc>)
 8009e1a:	4601      	mov	r1, r0
 8009e1c:	6818      	ldr	r0, [r3, #0]
 8009e1e:	f7ff bf8d 	b.w	8009d3c <_puts_r>
 8009e22:	bf00      	nop
 8009e24:	20000010 	.word	0x20000010

08009e28 <_sbrk_r>:
 8009e28:	b538      	push	{r3, r4, r5, lr}
 8009e2a:	4d06      	ldr	r5, [pc, #24]	; (8009e44 <_sbrk_r+0x1c>)
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	4604      	mov	r4, r0
 8009e30:	4608      	mov	r0, r1
 8009e32:	602b      	str	r3, [r5, #0]
 8009e34:	f7f8 fa1a 	bl	800226c <_sbrk>
 8009e38:	1c43      	adds	r3, r0, #1
 8009e3a:	d102      	bne.n	8009e42 <_sbrk_r+0x1a>
 8009e3c:	682b      	ldr	r3, [r5, #0]
 8009e3e:	b103      	cbz	r3, 8009e42 <_sbrk_r+0x1a>
 8009e40:	6023      	str	r3, [r4, #0]
 8009e42:	bd38      	pop	{r3, r4, r5, pc}
 8009e44:	20000544 	.word	0x20000544

08009e48 <siprintf>:
 8009e48:	b40e      	push	{r1, r2, r3}
 8009e4a:	b500      	push	{lr}
 8009e4c:	b09c      	sub	sp, #112	; 0x70
 8009e4e:	ab1d      	add	r3, sp, #116	; 0x74
 8009e50:	9002      	str	r0, [sp, #8]
 8009e52:	9006      	str	r0, [sp, #24]
 8009e54:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009e58:	4809      	ldr	r0, [pc, #36]	; (8009e80 <siprintf+0x38>)
 8009e5a:	9107      	str	r1, [sp, #28]
 8009e5c:	9104      	str	r1, [sp, #16]
 8009e5e:	4909      	ldr	r1, [pc, #36]	; (8009e84 <siprintf+0x3c>)
 8009e60:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e64:	9105      	str	r1, [sp, #20]
 8009e66:	6800      	ldr	r0, [r0, #0]
 8009e68:	9301      	str	r3, [sp, #4]
 8009e6a:	a902      	add	r1, sp, #8
 8009e6c:	f001 fe08 	bl	800ba80 <_svfiprintf_r>
 8009e70:	9b02      	ldr	r3, [sp, #8]
 8009e72:	2200      	movs	r2, #0
 8009e74:	701a      	strb	r2, [r3, #0]
 8009e76:	b01c      	add	sp, #112	; 0x70
 8009e78:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e7c:	b003      	add	sp, #12
 8009e7e:	4770      	bx	lr
 8009e80:	20000010 	.word	0x20000010
 8009e84:	ffff0208 	.word	0xffff0208

08009e88 <strchr>:
 8009e88:	b2c9      	uxtb	r1, r1
 8009e8a:	4603      	mov	r3, r0
 8009e8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e90:	b11a      	cbz	r2, 8009e9a <strchr+0x12>
 8009e92:	428a      	cmp	r2, r1
 8009e94:	d1f9      	bne.n	8009e8a <strchr+0x2>
 8009e96:	4618      	mov	r0, r3
 8009e98:	4770      	bx	lr
 8009e9a:	2900      	cmp	r1, #0
 8009e9c:	bf18      	it	ne
 8009e9e:	2300      	movne	r3, #0
 8009ea0:	e7f9      	b.n	8009e96 <strchr+0xe>
	...

08009ea4 <_strtol_l.constprop.0>:
 8009ea4:	2b01      	cmp	r3, #1
 8009ea6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009eaa:	d001      	beq.n	8009eb0 <_strtol_l.constprop.0+0xc>
 8009eac:	2b24      	cmp	r3, #36	; 0x24
 8009eae:	d906      	bls.n	8009ebe <_strtol_l.constprop.0+0x1a>
 8009eb0:	f7ff f99a 	bl	80091e8 <__errno>
 8009eb4:	2316      	movs	r3, #22
 8009eb6:	6003      	str	r3, [r0, #0]
 8009eb8:	2000      	movs	r0, #0
 8009eba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ebe:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009fa4 <_strtol_l.constprop.0+0x100>
 8009ec2:	460d      	mov	r5, r1
 8009ec4:	462e      	mov	r6, r5
 8009ec6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009eca:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009ece:	f017 0708 	ands.w	r7, r7, #8
 8009ed2:	d1f7      	bne.n	8009ec4 <_strtol_l.constprop.0+0x20>
 8009ed4:	2c2d      	cmp	r4, #45	; 0x2d
 8009ed6:	d132      	bne.n	8009f3e <_strtol_l.constprop.0+0x9a>
 8009ed8:	782c      	ldrb	r4, [r5, #0]
 8009eda:	2701      	movs	r7, #1
 8009edc:	1cb5      	adds	r5, r6, #2
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d05b      	beq.n	8009f9a <_strtol_l.constprop.0+0xf6>
 8009ee2:	2b10      	cmp	r3, #16
 8009ee4:	d109      	bne.n	8009efa <_strtol_l.constprop.0+0x56>
 8009ee6:	2c30      	cmp	r4, #48	; 0x30
 8009ee8:	d107      	bne.n	8009efa <_strtol_l.constprop.0+0x56>
 8009eea:	782c      	ldrb	r4, [r5, #0]
 8009eec:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009ef0:	2c58      	cmp	r4, #88	; 0x58
 8009ef2:	d14d      	bne.n	8009f90 <_strtol_l.constprop.0+0xec>
 8009ef4:	786c      	ldrb	r4, [r5, #1]
 8009ef6:	2310      	movs	r3, #16
 8009ef8:	3502      	adds	r5, #2
 8009efa:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009efe:	f108 38ff 	add.w	r8, r8, #4294967295
 8009f02:	f04f 0c00 	mov.w	ip, #0
 8009f06:	fbb8 f9f3 	udiv	r9, r8, r3
 8009f0a:	4666      	mov	r6, ip
 8009f0c:	fb03 8a19 	mls	sl, r3, r9, r8
 8009f10:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009f14:	f1be 0f09 	cmp.w	lr, #9
 8009f18:	d816      	bhi.n	8009f48 <_strtol_l.constprop.0+0xa4>
 8009f1a:	4674      	mov	r4, lr
 8009f1c:	42a3      	cmp	r3, r4
 8009f1e:	dd24      	ble.n	8009f6a <_strtol_l.constprop.0+0xc6>
 8009f20:	f1bc 0f00 	cmp.w	ip, #0
 8009f24:	db1e      	blt.n	8009f64 <_strtol_l.constprop.0+0xc0>
 8009f26:	45b1      	cmp	r9, r6
 8009f28:	d31c      	bcc.n	8009f64 <_strtol_l.constprop.0+0xc0>
 8009f2a:	d101      	bne.n	8009f30 <_strtol_l.constprop.0+0x8c>
 8009f2c:	45a2      	cmp	sl, r4
 8009f2e:	db19      	blt.n	8009f64 <_strtol_l.constprop.0+0xc0>
 8009f30:	fb06 4603 	mla	r6, r6, r3, r4
 8009f34:	f04f 0c01 	mov.w	ip, #1
 8009f38:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009f3c:	e7e8      	b.n	8009f10 <_strtol_l.constprop.0+0x6c>
 8009f3e:	2c2b      	cmp	r4, #43	; 0x2b
 8009f40:	bf04      	itt	eq
 8009f42:	782c      	ldrbeq	r4, [r5, #0]
 8009f44:	1cb5      	addeq	r5, r6, #2
 8009f46:	e7ca      	b.n	8009ede <_strtol_l.constprop.0+0x3a>
 8009f48:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009f4c:	f1be 0f19 	cmp.w	lr, #25
 8009f50:	d801      	bhi.n	8009f56 <_strtol_l.constprop.0+0xb2>
 8009f52:	3c37      	subs	r4, #55	; 0x37
 8009f54:	e7e2      	b.n	8009f1c <_strtol_l.constprop.0+0x78>
 8009f56:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009f5a:	f1be 0f19 	cmp.w	lr, #25
 8009f5e:	d804      	bhi.n	8009f6a <_strtol_l.constprop.0+0xc6>
 8009f60:	3c57      	subs	r4, #87	; 0x57
 8009f62:	e7db      	b.n	8009f1c <_strtol_l.constprop.0+0x78>
 8009f64:	f04f 3cff 	mov.w	ip, #4294967295
 8009f68:	e7e6      	b.n	8009f38 <_strtol_l.constprop.0+0x94>
 8009f6a:	f1bc 0f00 	cmp.w	ip, #0
 8009f6e:	da05      	bge.n	8009f7c <_strtol_l.constprop.0+0xd8>
 8009f70:	2322      	movs	r3, #34	; 0x22
 8009f72:	6003      	str	r3, [r0, #0]
 8009f74:	4646      	mov	r6, r8
 8009f76:	b942      	cbnz	r2, 8009f8a <_strtol_l.constprop.0+0xe6>
 8009f78:	4630      	mov	r0, r6
 8009f7a:	e79e      	b.n	8009eba <_strtol_l.constprop.0+0x16>
 8009f7c:	b107      	cbz	r7, 8009f80 <_strtol_l.constprop.0+0xdc>
 8009f7e:	4276      	negs	r6, r6
 8009f80:	2a00      	cmp	r2, #0
 8009f82:	d0f9      	beq.n	8009f78 <_strtol_l.constprop.0+0xd4>
 8009f84:	f1bc 0f00 	cmp.w	ip, #0
 8009f88:	d000      	beq.n	8009f8c <_strtol_l.constprop.0+0xe8>
 8009f8a:	1e69      	subs	r1, r5, #1
 8009f8c:	6011      	str	r1, [r2, #0]
 8009f8e:	e7f3      	b.n	8009f78 <_strtol_l.constprop.0+0xd4>
 8009f90:	2430      	movs	r4, #48	; 0x30
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d1b1      	bne.n	8009efa <_strtol_l.constprop.0+0x56>
 8009f96:	2308      	movs	r3, #8
 8009f98:	e7af      	b.n	8009efa <_strtol_l.constprop.0+0x56>
 8009f9a:	2c30      	cmp	r4, #48	; 0x30
 8009f9c:	d0a5      	beq.n	8009eea <_strtol_l.constprop.0+0x46>
 8009f9e:	230a      	movs	r3, #10
 8009fa0:	e7ab      	b.n	8009efa <_strtol_l.constprop.0+0x56>
 8009fa2:	bf00      	nop
 8009fa4:	0800cf11 	.word	0x0800cf11

08009fa8 <strtol>:
 8009fa8:	4613      	mov	r3, r2
 8009faa:	460a      	mov	r2, r1
 8009fac:	4601      	mov	r1, r0
 8009fae:	4802      	ldr	r0, [pc, #8]	; (8009fb8 <strtol+0x10>)
 8009fb0:	6800      	ldr	r0, [r0, #0]
 8009fb2:	f7ff bf77 	b.w	8009ea4 <_strtol_l.constprop.0>
 8009fb6:	bf00      	nop
 8009fb8:	20000010 	.word	0x20000010

08009fbc <__swbuf_r>:
 8009fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fbe:	460e      	mov	r6, r1
 8009fc0:	4614      	mov	r4, r2
 8009fc2:	4605      	mov	r5, r0
 8009fc4:	b118      	cbz	r0, 8009fce <__swbuf_r+0x12>
 8009fc6:	6983      	ldr	r3, [r0, #24]
 8009fc8:	b90b      	cbnz	r3, 8009fce <__swbuf_r+0x12>
 8009fca:	f001 f84d 	bl	800b068 <__sinit>
 8009fce:	4b21      	ldr	r3, [pc, #132]	; (800a054 <__swbuf_r+0x98>)
 8009fd0:	429c      	cmp	r4, r3
 8009fd2:	d12b      	bne.n	800a02c <__swbuf_r+0x70>
 8009fd4:	686c      	ldr	r4, [r5, #4]
 8009fd6:	69a3      	ldr	r3, [r4, #24]
 8009fd8:	60a3      	str	r3, [r4, #8]
 8009fda:	89a3      	ldrh	r3, [r4, #12]
 8009fdc:	071a      	lsls	r2, r3, #28
 8009fde:	d52f      	bpl.n	800a040 <__swbuf_r+0x84>
 8009fe0:	6923      	ldr	r3, [r4, #16]
 8009fe2:	b36b      	cbz	r3, 800a040 <__swbuf_r+0x84>
 8009fe4:	6923      	ldr	r3, [r4, #16]
 8009fe6:	6820      	ldr	r0, [r4, #0]
 8009fe8:	1ac0      	subs	r0, r0, r3
 8009fea:	6963      	ldr	r3, [r4, #20]
 8009fec:	b2f6      	uxtb	r6, r6
 8009fee:	4283      	cmp	r3, r0
 8009ff0:	4637      	mov	r7, r6
 8009ff2:	dc04      	bgt.n	8009ffe <__swbuf_r+0x42>
 8009ff4:	4621      	mov	r1, r4
 8009ff6:	4628      	mov	r0, r5
 8009ff8:	f000 ffa2 	bl	800af40 <_fflush_r>
 8009ffc:	bb30      	cbnz	r0, 800a04c <__swbuf_r+0x90>
 8009ffe:	68a3      	ldr	r3, [r4, #8]
 800a000:	3b01      	subs	r3, #1
 800a002:	60a3      	str	r3, [r4, #8]
 800a004:	6823      	ldr	r3, [r4, #0]
 800a006:	1c5a      	adds	r2, r3, #1
 800a008:	6022      	str	r2, [r4, #0]
 800a00a:	701e      	strb	r6, [r3, #0]
 800a00c:	6963      	ldr	r3, [r4, #20]
 800a00e:	3001      	adds	r0, #1
 800a010:	4283      	cmp	r3, r0
 800a012:	d004      	beq.n	800a01e <__swbuf_r+0x62>
 800a014:	89a3      	ldrh	r3, [r4, #12]
 800a016:	07db      	lsls	r3, r3, #31
 800a018:	d506      	bpl.n	800a028 <__swbuf_r+0x6c>
 800a01a:	2e0a      	cmp	r6, #10
 800a01c:	d104      	bne.n	800a028 <__swbuf_r+0x6c>
 800a01e:	4621      	mov	r1, r4
 800a020:	4628      	mov	r0, r5
 800a022:	f000 ff8d 	bl	800af40 <_fflush_r>
 800a026:	b988      	cbnz	r0, 800a04c <__swbuf_r+0x90>
 800a028:	4638      	mov	r0, r7
 800a02a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a02c:	4b0a      	ldr	r3, [pc, #40]	; (800a058 <__swbuf_r+0x9c>)
 800a02e:	429c      	cmp	r4, r3
 800a030:	d101      	bne.n	800a036 <__swbuf_r+0x7a>
 800a032:	68ac      	ldr	r4, [r5, #8]
 800a034:	e7cf      	b.n	8009fd6 <__swbuf_r+0x1a>
 800a036:	4b09      	ldr	r3, [pc, #36]	; (800a05c <__swbuf_r+0xa0>)
 800a038:	429c      	cmp	r4, r3
 800a03a:	bf08      	it	eq
 800a03c:	68ec      	ldreq	r4, [r5, #12]
 800a03e:	e7ca      	b.n	8009fd6 <__swbuf_r+0x1a>
 800a040:	4621      	mov	r1, r4
 800a042:	4628      	mov	r0, r5
 800a044:	f000 f80c 	bl	800a060 <__swsetup_r>
 800a048:	2800      	cmp	r0, #0
 800a04a:	d0cb      	beq.n	8009fe4 <__swbuf_r+0x28>
 800a04c:	f04f 37ff 	mov.w	r7, #4294967295
 800a050:	e7ea      	b.n	800a028 <__swbuf_r+0x6c>
 800a052:	bf00      	nop
 800a054:	0800d0c4 	.word	0x0800d0c4
 800a058:	0800d0e4 	.word	0x0800d0e4
 800a05c:	0800d0a4 	.word	0x0800d0a4

0800a060 <__swsetup_r>:
 800a060:	4b32      	ldr	r3, [pc, #200]	; (800a12c <__swsetup_r+0xcc>)
 800a062:	b570      	push	{r4, r5, r6, lr}
 800a064:	681d      	ldr	r5, [r3, #0]
 800a066:	4606      	mov	r6, r0
 800a068:	460c      	mov	r4, r1
 800a06a:	b125      	cbz	r5, 800a076 <__swsetup_r+0x16>
 800a06c:	69ab      	ldr	r3, [r5, #24]
 800a06e:	b913      	cbnz	r3, 800a076 <__swsetup_r+0x16>
 800a070:	4628      	mov	r0, r5
 800a072:	f000 fff9 	bl	800b068 <__sinit>
 800a076:	4b2e      	ldr	r3, [pc, #184]	; (800a130 <__swsetup_r+0xd0>)
 800a078:	429c      	cmp	r4, r3
 800a07a:	d10f      	bne.n	800a09c <__swsetup_r+0x3c>
 800a07c:	686c      	ldr	r4, [r5, #4]
 800a07e:	89a3      	ldrh	r3, [r4, #12]
 800a080:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a084:	0719      	lsls	r1, r3, #28
 800a086:	d42c      	bmi.n	800a0e2 <__swsetup_r+0x82>
 800a088:	06dd      	lsls	r5, r3, #27
 800a08a:	d411      	bmi.n	800a0b0 <__swsetup_r+0x50>
 800a08c:	2309      	movs	r3, #9
 800a08e:	6033      	str	r3, [r6, #0]
 800a090:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a094:	81a3      	strh	r3, [r4, #12]
 800a096:	f04f 30ff 	mov.w	r0, #4294967295
 800a09a:	e03e      	b.n	800a11a <__swsetup_r+0xba>
 800a09c:	4b25      	ldr	r3, [pc, #148]	; (800a134 <__swsetup_r+0xd4>)
 800a09e:	429c      	cmp	r4, r3
 800a0a0:	d101      	bne.n	800a0a6 <__swsetup_r+0x46>
 800a0a2:	68ac      	ldr	r4, [r5, #8]
 800a0a4:	e7eb      	b.n	800a07e <__swsetup_r+0x1e>
 800a0a6:	4b24      	ldr	r3, [pc, #144]	; (800a138 <__swsetup_r+0xd8>)
 800a0a8:	429c      	cmp	r4, r3
 800a0aa:	bf08      	it	eq
 800a0ac:	68ec      	ldreq	r4, [r5, #12]
 800a0ae:	e7e6      	b.n	800a07e <__swsetup_r+0x1e>
 800a0b0:	0758      	lsls	r0, r3, #29
 800a0b2:	d512      	bpl.n	800a0da <__swsetup_r+0x7a>
 800a0b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a0b6:	b141      	cbz	r1, 800a0ca <__swsetup_r+0x6a>
 800a0b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a0bc:	4299      	cmp	r1, r3
 800a0be:	d002      	beq.n	800a0c6 <__swsetup_r+0x66>
 800a0c0:	4630      	mov	r0, r6
 800a0c2:	f7ff f8d9 	bl	8009278 <_free_r>
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	6363      	str	r3, [r4, #52]	; 0x34
 800a0ca:	89a3      	ldrh	r3, [r4, #12]
 800a0cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a0d0:	81a3      	strh	r3, [r4, #12]
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	6063      	str	r3, [r4, #4]
 800a0d6:	6923      	ldr	r3, [r4, #16]
 800a0d8:	6023      	str	r3, [r4, #0]
 800a0da:	89a3      	ldrh	r3, [r4, #12]
 800a0dc:	f043 0308 	orr.w	r3, r3, #8
 800a0e0:	81a3      	strh	r3, [r4, #12]
 800a0e2:	6923      	ldr	r3, [r4, #16]
 800a0e4:	b94b      	cbnz	r3, 800a0fa <__swsetup_r+0x9a>
 800a0e6:	89a3      	ldrh	r3, [r4, #12]
 800a0e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a0ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a0f0:	d003      	beq.n	800a0fa <__swsetup_r+0x9a>
 800a0f2:	4621      	mov	r1, r4
 800a0f4:	4630      	mov	r0, r6
 800a0f6:	f001 f881 	bl	800b1fc <__smakebuf_r>
 800a0fa:	89a0      	ldrh	r0, [r4, #12]
 800a0fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a100:	f010 0301 	ands.w	r3, r0, #1
 800a104:	d00a      	beq.n	800a11c <__swsetup_r+0xbc>
 800a106:	2300      	movs	r3, #0
 800a108:	60a3      	str	r3, [r4, #8]
 800a10a:	6963      	ldr	r3, [r4, #20]
 800a10c:	425b      	negs	r3, r3
 800a10e:	61a3      	str	r3, [r4, #24]
 800a110:	6923      	ldr	r3, [r4, #16]
 800a112:	b943      	cbnz	r3, 800a126 <__swsetup_r+0xc6>
 800a114:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a118:	d1ba      	bne.n	800a090 <__swsetup_r+0x30>
 800a11a:	bd70      	pop	{r4, r5, r6, pc}
 800a11c:	0781      	lsls	r1, r0, #30
 800a11e:	bf58      	it	pl
 800a120:	6963      	ldrpl	r3, [r4, #20]
 800a122:	60a3      	str	r3, [r4, #8]
 800a124:	e7f4      	b.n	800a110 <__swsetup_r+0xb0>
 800a126:	2000      	movs	r0, #0
 800a128:	e7f7      	b.n	800a11a <__swsetup_r+0xba>
 800a12a:	bf00      	nop
 800a12c:	20000010 	.word	0x20000010
 800a130:	0800d0c4 	.word	0x0800d0c4
 800a134:	0800d0e4 	.word	0x0800d0e4
 800a138:	0800d0a4 	.word	0x0800d0a4

0800a13c <quorem>:
 800a13c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a140:	6903      	ldr	r3, [r0, #16]
 800a142:	690c      	ldr	r4, [r1, #16]
 800a144:	42a3      	cmp	r3, r4
 800a146:	4607      	mov	r7, r0
 800a148:	f2c0 8081 	blt.w	800a24e <quorem+0x112>
 800a14c:	3c01      	subs	r4, #1
 800a14e:	f101 0814 	add.w	r8, r1, #20
 800a152:	f100 0514 	add.w	r5, r0, #20
 800a156:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a15a:	9301      	str	r3, [sp, #4]
 800a15c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a160:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a164:	3301      	adds	r3, #1
 800a166:	429a      	cmp	r2, r3
 800a168:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a16c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a170:	fbb2 f6f3 	udiv	r6, r2, r3
 800a174:	d331      	bcc.n	800a1da <quorem+0x9e>
 800a176:	f04f 0e00 	mov.w	lr, #0
 800a17a:	4640      	mov	r0, r8
 800a17c:	46ac      	mov	ip, r5
 800a17e:	46f2      	mov	sl, lr
 800a180:	f850 2b04 	ldr.w	r2, [r0], #4
 800a184:	b293      	uxth	r3, r2
 800a186:	fb06 e303 	mla	r3, r6, r3, lr
 800a18a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a18e:	b29b      	uxth	r3, r3
 800a190:	ebaa 0303 	sub.w	r3, sl, r3
 800a194:	f8dc a000 	ldr.w	sl, [ip]
 800a198:	0c12      	lsrs	r2, r2, #16
 800a19a:	fa13 f38a 	uxtah	r3, r3, sl
 800a19e:	fb06 e202 	mla	r2, r6, r2, lr
 800a1a2:	9300      	str	r3, [sp, #0]
 800a1a4:	9b00      	ldr	r3, [sp, #0]
 800a1a6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a1aa:	b292      	uxth	r2, r2
 800a1ac:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a1b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a1b4:	f8bd 3000 	ldrh.w	r3, [sp]
 800a1b8:	4581      	cmp	r9, r0
 800a1ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a1be:	f84c 3b04 	str.w	r3, [ip], #4
 800a1c2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a1c6:	d2db      	bcs.n	800a180 <quorem+0x44>
 800a1c8:	f855 300b 	ldr.w	r3, [r5, fp]
 800a1cc:	b92b      	cbnz	r3, 800a1da <quorem+0x9e>
 800a1ce:	9b01      	ldr	r3, [sp, #4]
 800a1d0:	3b04      	subs	r3, #4
 800a1d2:	429d      	cmp	r5, r3
 800a1d4:	461a      	mov	r2, r3
 800a1d6:	d32e      	bcc.n	800a236 <quorem+0xfa>
 800a1d8:	613c      	str	r4, [r7, #16]
 800a1da:	4638      	mov	r0, r7
 800a1dc:	f001 fadc 	bl	800b798 <__mcmp>
 800a1e0:	2800      	cmp	r0, #0
 800a1e2:	db24      	blt.n	800a22e <quorem+0xf2>
 800a1e4:	3601      	adds	r6, #1
 800a1e6:	4628      	mov	r0, r5
 800a1e8:	f04f 0c00 	mov.w	ip, #0
 800a1ec:	f858 2b04 	ldr.w	r2, [r8], #4
 800a1f0:	f8d0 e000 	ldr.w	lr, [r0]
 800a1f4:	b293      	uxth	r3, r2
 800a1f6:	ebac 0303 	sub.w	r3, ip, r3
 800a1fa:	0c12      	lsrs	r2, r2, #16
 800a1fc:	fa13 f38e 	uxtah	r3, r3, lr
 800a200:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a204:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a208:	b29b      	uxth	r3, r3
 800a20a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a20e:	45c1      	cmp	r9, r8
 800a210:	f840 3b04 	str.w	r3, [r0], #4
 800a214:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a218:	d2e8      	bcs.n	800a1ec <quorem+0xb0>
 800a21a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a21e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a222:	b922      	cbnz	r2, 800a22e <quorem+0xf2>
 800a224:	3b04      	subs	r3, #4
 800a226:	429d      	cmp	r5, r3
 800a228:	461a      	mov	r2, r3
 800a22a:	d30a      	bcc.n	800a242 <quorem+0x106>
 800a22c:	613c      	str	r4, [r7, #16]
 800a22e:	4630      	mov	r0, r6
 800a230:	b003      	add	sp, #12
 800a232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a236:	6812      	ldr	r2, [r2, #0]
 800a238:	3b04      	subs	r3, #4
 800a23a:	2a00      	cmp	r2, #0
 800a23c:	d1cc      	bne.n	800a1d8 <quorem+0x9c>
 800a23e:	3c01      	subs	r4, #1
 800a240:	e7c7      	b.n	800a1d2 <quorem+0x96>
 800a242:	6812      	ldr	r2, [r2, #0]
 800a244:	3b04      	subs	r3, #4
 800a246:	2a00      	cmp	r2, #0
 800a248:	d1f0      	bne.n	800a22c <quorem+0xf0>
 800a24a:	3c01      	subs	r4, #1
 800a24c:	e7eb      	b.n	800a226 <quorem+0xea>
 800a24e:	2000      	movs	r0, #0
 800a250:	e7ee      	b.n	800a230 <quorem+0xf4>
 800a252:	0000      	movs	r0, r0
 800a254:	0000      	movs	r0, r0
	...

0800a258 <_dtoa_r>:
 800a258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a25c:	ed2d 8b04 	vpush	{d8-d9}
 800a260:	ec57 6b10 	vmov	r6, r7, d0
 800a264:	b093      	sub	sp, #76	; 0x4c
 800a266:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a268:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a26c:	9106      	str	r1, [sp, #24]
 800a26e:	ee10 aa10 	vmov	sl, s0
 800a272:	4604      	mov	r4, r0
 800a274:	9209      	str	r2, [sp, #36]	; 0x24
 800a276:	930c      	str	r3, [sp, #48]	; 0x30
 800a278:	46bb      	mov	fp, r7
 800a27a:	b975      	cbnz	r5, 800a29a <_dtoa_r+0x42>
 800a27c:	2010      	movs	r0, #16
 800a27e:	f7fe ffdd 	bl	800923c <malloc>
 800a282:	4602      	mov	r2, r0
 800a284:	6260      	str	r0, [r4, #36]	; 0x24
 800a286:	b920      	cbnz	r0, 800a292 <_dtoa_r+0x3a>
 800a288:	4ba7      	ldr	r3, [pc, #668]	; (800a528 <_dtoa_r+0x2d0>)
 800a28a:	21ea      	movs	r1, #234	; 0xea
 800a28c:	48a7      	ldr	r0, [pc, #668]	; (800a52c <_dtoa_r+0x2d4>)
 800a28e:	f001 fea7 	bl	800bfe0 <__assert_func>
 800a292:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a296:	6005      	str	r5, [r0, #0]
 800a298:	60c5      	str	r5, [r0, #12]
 800a29a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a29c:	6819      	ldr	r1, [r3, #0]
 800a29e:	b151      	cbz	r1, 800a2b6 <_dtoa_r+0x5e>
 800a2a0:	685a      	ldr	r2, [r3, #4]
 800a2a2:	604a      	str	r2, [r1, #4]
 800a2a4:	2301      	movs	r3, #1
 800a2a6:	4093      	lsls	r3, r2
 800a2a8:	608b      	str	r3, [r1, #8]
 800a2aa:	4620      	mov	r0, r4
 800a2ac:	f001 f832 	bl	800b314 <_Bfree>
 800a2b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	601a      	str	r2, [r3, #0]
 800a2b6:	1e3b      	subs	r3, r7, #0
 800a2b8:	bfaa      	itet	ge
 800a2ba:	2300      	movge	r3, #0
 800a2bc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a2c0:	f8c8 3000 	strge.w	r3, [r8]
 800a2c4:	4b9a      	ldr	r3, [pc, #616]	; (800a530 <_dtoa_r+0x2d8>)
 800a2c6:	bfbc      	itt	lt
 800a2c8:	2201      	movlt	r2, #1
 800a2ca:	f8c8 2000 	strlt.w	r2, [r8]
 800a2ce:	ea33 030b 	bics.w	r3, r3, fp
 800a2d2:	d11b      	bne.n	800a30c <_dtoa_r+0xb4>
 800a2d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a2d6:	f242 730f 	movw	r3, #9999	; 0x270f
 800a2da:	6013      	str	r3, [r2, #0]
 800a2dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a2e0:	4333      	orrs	r3, r6
 800a2e2:	f000 8592 	beq.w	800ae0a <_dtoa_r+0xbb2>
 800a2e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2e8:	b963      	cbnz	r3, 800a304 <_dtoa_r+0xac>
 800a2ea:	4b92      	ldr	r3, [pc, #584]	; (800a534 <_dtoa_r+0x2dc>)
 800a2ec:	e022      	b.n	800a334 <_dtoa_r+0xdc>
 800a2ee:	4b92      	ldr	r3, [pc, #584]	; (800a538 <_dtoa_r+0x2e0>)
 800a2f0:	9301      	str	r3, [sp, #4]
 800a2f2:	3308      	adds	r3, #8
 800a2f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a2f6:	6013      	str	r3, [r2, #0]
 800a2f8:	9801      	ldr	r0, [sp, #4]
 800a2fa:	b013      	add	sp, #76	; 0x4c
 800a2fc:	ecbd 8b04 	vpop	{d8-d9}
 800a300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a304:	4b8b      	ldr	r3, [pc, #556]	; (800a534 <_dtoa_r+0x2dc>)
 800a306:	9301      	str	r3, [sp, #4]
 800a308:	3303      	adds	r3, #3
 800a30a:	e7f3      	b.n	800a2f4 <_dtoa_r+0x9c>
 800a30c:	2200      	movs	r2, #0
 800a30e:	2300      	movs	r3, #0
 800a310:	4650      	mov	r0, sl
 800a312:	4659      	mov	r1, fp
 800a314:	f7f6 fbc0 	bl	8000a98 <__aeabi_dcmpeq>
 800a318:	ec4b ab19 	vmov	d9, sl, fp
 800a31c:	4680      	mov	r8, r0
 800a31e:	b158      	cbz	r0, 800a338 <_dtoa_r+0xe0>
 800a320:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a322:	2301      	movs	r3, #1
 800a324:	6013      	str	r3, [r2, #0]
 800a326:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a328:	2b00      	cmp	r3, #0
 800a32a:	f000 856b 	beq.w	800ae04 <_dtoa_r+0xbac>
 800a32e:	4883      	ldr	r0, [pc, #524]	; (800a53c <_dtoa_r+0x2e4>)
 800a330:	6018      	str	r0, [r3, #0]
 800a332:	1e43      	subs	r3, r0, #1
 800a334:	9301      	str	r3, [sp, #4]
 800a336:	e7df      	b.n	800a2f8 <_dtoa_r+0xa0>
 800a338:	ec4b ab10 	vmov	d0, sl, fp
 800a33c:	aa10      	add	r2, sp, #64	; 0x40
 800a33e:	a911      	add	r1, sp, #68	; 0x44
 800a340:	4620      	mov	r0, r4
 800a342:	f001 facf 	bl	800b8e4 <__d2b>
 800a346:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a34a:	ee08 0a10 	vmov	s16, r0
 800a34e:	2d00      	cmp	r5, #0
 800a350:	f000 8084 	beq.w	800a45c <_dtoa_r+0x204>
 800a354:	ee19 3a90 	vmov	r3, s19
 800a358:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a35c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a360:	4656      	mov	r6, sl
 800a362:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a366:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a36a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a36e:	4b74      	ldr	r3, [pc, #464]	; (800a540 <_dtoa_r+0x2e8>)
 800a370:	2200      	movs	r2, #0
 800a372:	4630      	mov	r0, r6
 800a374:	4639      	mov	r1, r7
 800a376:	f7f5 ff6f 	bl	8000258 <__aeabi_dsub>
 800a37a:	a365      	add	r3, pc, #404	; (adr r3, 800a510 <_dtoa_r+0x2b8>)
 800a37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a380:	f7f6 f922 	bl	80005c8 <__aeabi_dmul>
 800a384:	a364      	add	r3, pc, #400	; (adr r3, 800a518 <_dtoa_r+0x2c0>)
 800a386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a38a:	f7f5 ff67 	bl	800025c <__adddf3>
 800a38e:	4606      	mov	r6, r0
 800a390:	4628      	mov	r0, r5
 800a392:	460f      	mov	r7, r1
 800a394:	f7f6 f8ae 	bl	80004f4 <__aeabi_i2d>
 800a398:	a361      	add	r3, pc, #388	; (adr r3, 800a520 <_dtoa_r+0x2c8>)
 800a39a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a39e:	f7f6 f913 	bl	80005c8 <__aeabi_dmul>
 800a3a2:	4602      	mov	r2, r0
 800a3a4:	460b      	mov	r3, r1
 800a3a6:	4630      	mov	r0, r6
 800a3a8:	4639      	mov	r1, r7
 800a3aa:	f7f5 ff57 	bl	800025c <__adddf3>
 800a3ae:	4606      	mov	r6, r0
 800a3b0:	460f      	mov	r7, r1
 800a3b2:	f7f6 fbb9 	bl	8000b28 <__aeabi_d2iz>
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	9000      	str	r0, [sp, #0]
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	4630      	mov	r0, r6
 800a3be:	4639      	mov	r1, r7
 800a3c0:	f7f6 fb74 	bl	8000aac <__aeabi_dcmplt>
 800a3c4:	b150      	cbz	r0, 800a3dc <_dtoa_r+0x184>
 800a3c6:	9800      	ldr	r0, [sp, #0]
 800a3c8:	f7f6 f894 	bl	80004f4 <__aeabi_i2d>
 800a3cc:	4632      	mov	r2, r6
 800a3ce:	463b      	mov	r3, r7
 800a3d0:	f7f6 fb62 	bl	8000a98 <__aeabi_dcmpeq>
 800a3d4:	b910      	cbnz	r0, 800a3dc <_dtoa_r+0x184>
 800a3d6:	9b00      	ldr	r3, [sp, #0]
 800a3d8:	3b01      	subs	r3, #1
 800a3da:	9300      	str	r3, [sp, #0]
 800a3dc:	9b00      	ldr	r3, [sp, #0]
 800a3de:	2b16      	cmp	r3, #22
 800a3e0:	d85a      	bhi.n	800a498 <_dtoa_r+0x240>
 800a3e2:	9a00      	ldr	r2, [sp, #0]
 800a3e4:	4b57      	ldr	r3, [pc, #348]	; (800a544 <_dtoa_r+0x2ec>)
 800a3e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ee:	ec51 0b19 	vmov	r0, r1, d9
 800a3f2:	f7f6 fb5b 	bl	8000aac <__aeabi_dcmplt>
 800a3f6:	2800      	cmp	r0, #0
 800a3f8:	d050      	beq.n	800a49c <_dtoa_r+0x244>
 800a3fa:	9b00      	ldr	r3, [sp, #0]
 800a3fc:	3b01      	subs	r3, #1
 800a3fe:	9300      	str	r3, [sp, #0]
 800a400:	2300      	movs	r3, #0
 800a402:	930b      	str	r3, [sp, #44]	; 0x2c
 800a404:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a406:	1b5d      	subs	r5, r3, r5
 800a408:	1e6b      	subs	r3, r5, #1
 800a40a:	9305      	str	r3, [sp, #20]
 800a40c:	bf45      	ittet	mi
 800a40e:	f1c5 0301 	rsbmi	r3, r5, #1
 800a412:	9304      	strmi	r3, [sp, #16]
 800a414:	2300      	movpl	r3, #0
 800a416:	2300      	movmi	r3, #0
 800a418:	bf4c      	ite	mi
 800a41a:	9305      	strmi	r3, [sp, #20]
 800a41c:	9304      	strpl	r3, [sp, #16]
 800a41e:	9b00      	ldr	r3, [sp, #0]
 800a420:	2b00      	cmp	r3, #0
 800a422:	db3d      	blt.n	800a4a0 <_dtoa_r+0x248>
 800a424:	9b05      	ldr	r3, [sp, #20]
 800a426:	9a00      	ldr	r2, [sp, #0]
 800a428:	920a      	str	r2, [sp, #40]	; 0x28
 800a42a:	4413      	add	r3, r2
 800a42c:	9305      	str	r3, [sp, #20]
 800a42e:	2300      	movs	r3, #0
 800a430:	9307      	str	r3, [sp, #28]
 800a432:	9b06      	ldr	r3, [sp, #24]
 800a434:	2b09      	cmp	r3, #9
 800a436:	f200 8089 	bhi.w	800a54c <_dtoa_r+0x2f4>
 800a43a:	2b05      	cmp	r3, #5
 800a43c:	bfc4      	itt	gt
 800a43e:	3b04      	subgt	r3, #4
 800a440:	9306      	strgt	r3, [sp, #24]
 800a442:	9b06      	ldr	r3, [sp, #24]
 800a444:	f1a3 0302 	sub.w	r3, r3, #2
 800a448:	bfcc      	ite	gt
 800a44a:	2500      	movgt	r5, #0
 800a44c:	2501      	movle	r5, #1
 800a44e:	2b03      	cmp	r3, #3
 800a450:	f200 8087 	bhi.w	800a562 <_dtoa_r+0x30a>
 800a454:	e8df f003 	tbb	[pc, r3]
 800a458:	59383a2d 	.word	0x59383a2d
 800a45c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a460:	441d      	add	r5, r3
 800a462:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a466:	2b20      	cmp	r3, #32
 800a468:	bfc1      	itttt	gt
 800a46a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a46e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a472:	fa0b f303 	lslgt.w	r3, fp, r3
 800a476:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a47a:	bfda      	itte	le
 800a47c:	f1c3 0320 	rsble	r3, r3, #32
 800a480:	fa06 f003 	lslle.w	r0, r6, r3
 800a484:	4318      	orrgt	r0, r3
 800a486:	f7f6 f825 	bl	80004d4 <__aeabi_ui2d>
 800a48a:	2301      	movs	r3, #1
 800a48c:	4606      	mov	r6, r0
 800a48e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a492:	3d01      	subs	r5, #1
 800a494:	930e      	str	r3, [sp, #56]	; 0x38
 800a496:	e76a      	b.n	800a36e <_dtoa_r+0x116>
 800a498:	2301      	movs	r3, #1
 800a49a:	e7b2      	b.n	800a402 <_dtoa_r+0x1aa>
 800a49c:	900b      	str	r0, [sp, #44]	; 0x2c
 800a49e:	e7b1      	b.n	800a404 <_dtoa_r+0x1ac>
 800a4a0:	9b04      	ldr	r3, [sp, #16]
 800a4a2:	9a00      	ldr	r2, [sp, #0]
 800a4a4:	1a9b      	subs	r3, r3, r2
 800a4a6:	9304      	str	r3, [sp, #16]
 800a4a8:	4253      	negs	r3, r2
 800a4aa:	9307      	str	r3, [sp, #28]
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	930a      	str	r3, [sp, #40]	; 0x28
 800a4b0:	e7bf      	b.n	800a432 <_dtoa_r+0x1da>
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	9308      	str	r3, [sp, #32]
 800a4b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	dc55      	bgt.n	800a568 <_dtoa_r+0x310>
 800a4bc:	2301      	movs	r3, #1
 800a4be:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a4c2:	461a      	mov	r2, r3
 800a4c4:	9209      	str	r2, [sp, #36]	; 0x24
 800a4c6:	e00c      	b.n	800a4e2 <_dtoa_r+0x28a>
 800a4c8:	2301      	movs	r3, #1
 800a4ca:	e7f3      	b.n	800a4b4 <_dtoa_r+0x25c>
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4d0:	9308      	str	r3, [sp, #32]
 800a4d2:	9b00      	ldr	r3, [sp, #0]
 800a4d4:	4413      	add	r3, r2
 800a4d6:	9302      	str	r3, [sp, #8]
 800a4d8:	3301      	adds	r3, #1
 800a4da:	2b01      	cmp	r3, #1
 800a4dc:	9303      	str	r3, [sp, #12]
 800a4de:	bfb8      	it	lt
 800a4e0:	2301      	movlt	r3, #1
 800a4e2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	6042      	str	r2, [r0, #4]
 800a4e8:	2204      	movs	r2, #4
 800a4ea:	f102 0614 	add.w	r6, r2, #20
 800a4ee:	429e      	cmp	r6, r3
 800a4f0:	6841      	ldr	r1, [r0, #4]
 800a4f2:	d93d      	bls.n	800a570 <_dtoa_r+0x318>
 800a4f4:	4620      	mov	r0, r4
 800a4f6:	f000 fecd 	bl	800b294 <_Balloc>
 800a4fa:	9001      	str	r0, [sp, #4]
 800a4fc:	2800      	cmp	r0, #0
 800a4fe:	d13b      	bne.n	800a578 <_dtoa_r+0x320>
 800a500:	4b11      	ldr	r3, [pc, #68]	; (800a548 <_dtoa_r+0x2f0>)
 800a502:	4602      	mov	r2, r0
 800a504:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a508:	e6c0      	b.n	800a28c <_dtoa_r+0x34>
 800a50a:	2301      	movs	r3, #1
 800a50c:	e7df      	b.n	800a4ce <_dtoa_r+0x276>
 800a50e:	bf00      	nop
 800a510:	636f4361 	.word	0x636f4361
 800a514:	3fd287a7 	.word	0x3fd287a7
 800a518:	8b60c8b3 	.word	0x8b60c8b3
 800a51c:	3fc68a28 	.word	0x3fc68a28
 800a520:	509f79fb 	.word	0x509f79fb
 800a524:	3fd34413 	.word	0x3fd34413
 800a528:	0800d01e 	.word	0x0800d01e
 800a52c:	0800d035 	.word	0x0800d035
 800a530:	7ff00000 	.word	0x7ff00000
 800a534:	0800d01a 	.word	0x0800d01a
 800a538:	0800d011 	.word	0x0800d011
 800a53c:	0800ceed 	.word	0x0800ceed
 800a540:	3ff80000 	.word	0x3ff80000
 800a544:	0800d188 	.word	0x0800d188
 800a548:	0800d090 	.word	0x0800d090
 800a54c:	2501      	movs	r5, #1
 800a54e:	2300      	movs	r3, #0
 800a550:	9306      	str	r3, [sp, #24]
 800a552:	9508      	str	r5, [sp, #32]
 800a554:	f04f 33ff 	mov.w	r3, #4294967295
 800a558:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a55c:	2200      	movs	r2, #0
 800a55e:	2312      	movs	r3, #18
 800a560:	e7b0      	b.n	800a4c4 <_dtoa_r+0x26c>
 800a562:	2301      	movs	r3, #1
 800a564:	9308      	str	r3, [sp, #32]
 800a566:	e7f5      	b.n	800a554 <_dtoa_r+0x2fc>
 800a568:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a56a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a56e:	e7b8      	b.n	800a4e2 <_dtoa_r+0x28a>
 800a570:	3101      	adds	r1, #1
 800a572:	6041      	str	r1, [r0, #4]
 800a574:	0052      	lsls	r2, r2, #1
 800a576:	e7b8      	b.n	800a4ea <_dtoa_r+0x292>
 800a578:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a57a:	9a01      	ldr	r2, [sp, #4]
 800a57c:	601a      	str	r2, [r3, #0]
 800a57e:	9b03      	ldr	r3, [sp, #12]
 800a580:	2b0e      	cmp	r3, #14
 800a582:	f200 809d 	bhi.w	800a6c0 <_dtoa_r+0x468>
 800a586:	2d00      	cmp	r5, #0
 800a588:	f000 809a 	beq.w	800a6c0 <_dtoa_r+0x468>
 800a58c:	9b00      	ldr	r3, [sp, #0]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	dd32      	ble.n	800a5f8 <_dtoa_r+0x3a0>
 800a592:	4ab7      	ldr	r2, [pc, #732]	; (800a870 <_dtoa_r+0x618>)
 800a594:	f003 030f 	and.w	r3, r3, #15
 800a598:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a59c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a5a0:	9b00      	ldr	r3, [sp, #0]
 800a5a2:	05d8      	lsls	r0, r3, #23
 800a5a4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a5a8:	d516      	bpl.n	800a5d8 <_dtoa_r+0x380>
 800a5aa:	4bb2      	ldr	r3, [pc, #712]	; (800a874 <_dtoa_r+0x61c>)
 800a5ac:	ec51 0b19 	vmov	r0, r1, d9
 800a5b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a5b4:	f7f6 f932 	bl	800081c <__aeabi_ddiv>
 800a5b8:	f007 070f 	and.w	r7, r7, #15
 800a5bc:	4682      	mov	sl, r0
 800a5be:	468b      	mov	fp, r1
 800a5c0:	2503      	movs	r5, #3
 800a5c2:	4eac      	ldr	r6, [pc, #688]	; (800a874 <_dtoa_r+0x61c>)
 800a5c4:	b957      	cbnz	r7, 800a5dc <_dtoa_r+0x384>
 800a5c6:	4642      	mov	r2, r8
 800a5c8:	464b      	mov	r3, r9
 800a5ca:	4650      	mov	r0, sl
 800a5cc:	4659      	mov	r1, fp
 800a5ce:	f7f6 f925 	bl	800081c <__aeabi_ddiv>
 800a5d2:	4682      	mov	sl, r0
 800a5d4:	468b      	mov	fp, r1
 800a5d6:	e028      	b.n	800a62a <_dtoa_r+0x3d2>
 800a5d8:	2502      	movs	r5, #2
 800a5da:	e7f2      	b.n	800a5c2 <_dtoa_r+0x36a>
 800a5dc:	07f9      	lsls	r1, r7, #31
 800a5de:	d508      	bpl.n	800a5f2 <_dtoa_r+0x39a>
 800a5e0:	4640      	mov	r0, r8
 800a5e2:	4649      	mov	r1, r9
 800a5e4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a5e8:	f7f5 ffee 	bl	80005c8 <__aeabi_dmul>
 800a5ec:	3501      	adds	r5, #1
 800a5ee:	4680      	mov	r8, r0
 800a5f0:	4689      	mov	r9, r1
 800a5f2:	107f      	asrs	r7, r7, #1
 800a5f4:	3608      	adds	r6, #8
 800a5f6:	e7e5      	b.n	800a5c4 <_dtoa_r+0x36c>
 800a5f8:	f000 809b 	beq.w	800a732 <_dtoa_r+0x4da>
 800a5fc:	9b00      	ldr	r3, [sp, #0]
 800a5fe:	4f9d      	ldr	r7, [pc, #628]	; (800a874 <_dtoa_r+0x61c>)
 800a600:	425e      	negs	r6, r3
 800a602:	4b9b      	ldr	r3, [pc, #620]	; (800a870 <_dtoa_r+0x618>)
 800a604:	f006 020f 	and.w	r2, r6, #15
 800a608:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a60c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a610:	ec51 0b19 	vmov	r0, r1, d9
 800a614:	f7f5 ffd8 	bl	80005c8 <__aeabi_dmul>
 800a618:	1136      	asrs	r6, r6, #4
 800a61a:	4682      	mov	sl, r0
 800a61c:	468b      	mov	fp, r1
 800a61e:	2300      	movs	r3, #0
 800a620:	2502      	movs	r5, #2
 800a622:	2e00      	cmp	r6, #0
 800a624:	d17a      	bne.n	800a71c <_dtoa_r+0x4c4>
 800a626:	2b00      	cmp	r3, #0
 800a628:	d1d3      	bne.n	800a5d2 <_dtoa_r+0x37a>
 800a62a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	f000 8082 	beq.w	800a736 <_dtoa_r+0x4de>
 800a632:	4b91      	ldr	r3, [pc, #580]	; (800a878 <_dtoa_r+0x620>)
 800a634:	2200      	movs	r2, #0
 800a636:	4650      	mov	r0, sl
 800a638:	4659      	mov	r1, fp
 800a63a:	f7f6 fa37 	bl	8000aac <__aeabi_dcmplt>
 800a63e:	2800      	cmp	r0, #0
 800a640:	d079      	beq.n	800a736 <_dtoa_r+0x4de>
 800a642:	9b03      	ldr	r3, [sp, #12]
 800a644:	2b00      	cmp	r3, #0
 800a646:	d076      	beq.n	800a736 <_dtoa_r+0x4de>
 800a648:	9b02      	ldr	r3, [sp, #8]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	dd36      	ble.n	800a6bc <_dtoa_r+0x464>
 800a64e:	9b00      	ldr	r3, [sp, #0]
 800a650:	4650      	mov	r0, sl
 800a652:	4659      	mov	r1, fp
 800a654:	1e5f      	subs	r7, r3, #1
 800a656:	2200      	movs	r2, #0
 800a658:	4b88      	ldr	r3, [pc, #544]	; (800a87c <_dtoa_r+0x624>)
 800a65a:	f7f5 ffb5 	bl	80005c8 <__aeabi_dmul>
 800a65e:	9e02      	ldr	r6, [sp, #8]
 800a660:	4682      	mov	sl, r0
 800a662:	468b      	mov	fp, r1
 800a664:	3501      	adds	r5, #1
 800a666:	4628      	mov	r0, r5
 800a668:	f7f5 ff44 	bl	80004f4 <__aeabi_i2d>
 800a66c:	4652      	mov	r2, sl
 800a66e:	465b      	mov	r3, fp
 800a670:	f7f5 ffaa 	bl	80005c8 <__aeabi_dmul>
 800a674:	4b82      	ldr	r3, [pc, #520]	; (800a880 <_dtoa_r+0x628>)
 800a676:	2200      	movs	r2, #0
 800a678:	f7f5 fdf0 	bl	800025c <__adddf3>
 800a67c:	46d0      	mov	r8, sl
 800a67e:	46d9      	mov	r9, fp
 800a680:	4682      	mov	sl, r0
 800a682:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a686:	2e00      	cmp	r6, #0
 800a688:	d158      	bne.n	800a73c <_dtoa_r+0x4e4>
 800a68a:	4b7e      	ldr	r3, [pc, #504]	; (800a884 <_dtoa_r+0x62c>)
 800a68c:	2200      	movs	r2, #0
 800a68e:	4640      	mov	r0, r8
 800a690:	4649      	mov	r1, r9
 800a692:	f7f5 fde1 	bl	8000258 <__aeabi_dsub>
 800a696:	4652      	mov	r2, sl
 800a698:	465b      	mov	r3, fp
 800a69a:	4680      	mov	r8, r0
 800a69c:	4689      	mov	r9, r1
 800a69e:	f7f6 fa23 	bl	8000ae8 <__aeabi_dcmpgt>
 800a6a2:	2800      	cmp	r0, #0
 800a6a4:	f040 8295 	bne.w	800abd2 <_dtoa_r+0x97a>
 800a6a8:	4652      	mov	r2, sl
 800a6aa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a6ae:	4640      	mov	r0, r8
 800a6b0:	4649      	mov	r1, r9
 800a6b2:	f7f6 f9fb 	bl	8000aac <__aeabi_dcmplt>
 800a6b6:	2800      	cmp	r0, #0
 800a6b8:	f040 8289 	bne.w	800abce <_dtoa_r+0x976>
 800a6bc:	ec5b ab19 	vmov	sl, fp, d9
 800a6c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	f2c0 8148 	blt.w	800a958 <_dtoa_r+0x700>
 800a6c8:	9a00      	ldr	r2, [sp, #0]
 800a6ca:	2a0e      	cmp	r2, #14
 800a6cc:	f300 8144 	bgt.w	800a958 <_dtoa_r+0x700>
 800a6d0:	4b67      	ldr	r3, [pc, #412]	; (800a870 <_dtoa_r+0x618>)
 800a6d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6d6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a6da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	f280 80d5 	bge.w	800a88c <_dtoa_r+0x634>
 800a6e2:	9b03      	ldr	r3, [sp, #12]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	f300 80d1 	bgt.w	800a88c <_dtoa_r+0x634>
 800a6ea:	f040 826f 	bne.w	800abcc <_dtoa_r+0x974>
 800a6ee:	4b65      	ldr	r3, [pc, #404]	; (800a884 <_dtoa_r+0x62c>)
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	4640      	mov	r0, r8
 800a6f4:	4649      	mov	r1, r9
 800a6f6:	f7f5 ff67 	bl	80005c8 <__aeabi_dmul>
 800a6fa:	4652      	mov	r2, sl
 800a6fc:	465b      	mov	r3, fp
 800a6fe:	f7f6 f9e9 	bl	8000ad4 <__aeabi_dcmpge>
 800a702:	9e03      	ldr	r6, [sp, #12]
 800a704:	4637      	mov	r7, r6
 800a706:	2800      	cmp	r0, #0
 800a708:	f040 8245 	bne.w	800ab96 <_dtoa_r+0x93e>
 800a70c:	9d01      	ldr	r5, [sp, #4]
 800a70e:	2331      	movs	r3, #49	; 0x31
 800a710:	f805 3b01 	strb.w	r3, [r5], #1
 800a714:	9b00      	ldr	r3, [sp, #0]
 800a716:	3301      	adds	r3, #1
 800a718:	9300      	str	r3, [sp, #0]
 800a71a:	e240      	b.n	800ab9e <_dtoa_r+0x946>
 800a71c:	07f2      	lsls	r2, r6, #31
 800a71e:	d505      	bpl.n	800a72c <_dtoa_r+0x4d4>
 800a720:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a724:	f7f5 ff50 	bl	80005c8 <__aeabi_dmul>
 800a728:	3501      	adds	r5, #1
 800a72a:	2301      	movs	r3, #1
 800a72c:	1076      	asrs	r6, r6, #1
 800a72e:	3708      	adds	r7, #8
 800a730:	e777      	b.n	800a622 <_dtoa_r+0x3ca>
 800a732:	2502      	movs	r5, #2
 800a734:	e779      	b.n	800a62a <_dtoa_r+0x3d2>
 800a736:	9f00      	ldr	r7, [sp, #0]
 800a738:	9e03      	ldr	r6, [sp, #12]
 800a73a:	e794      	b.n	800a666 <_dtoa_r+0x40e>
 800a73c:	9901      	ldr	r1, [sp, #4]
 800a73e:	4b4c      	ldr	r3, [pc, #304]	; (800a870 <_dtoa_r+0x618>)
 800a740:	4431      	add	r1, r6
 800a742:	910d      	str	r1, [sp, #52]	; 0x34
 800a744:	9908      	ldr	r1, [sp, #32]
 800a746:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a74a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a74e:	2900      	cmp	r1, #0
 800a750:	d043      	beq.n	800a7da <_dtoa_r+0x582>
 800a752:	494d      	ldr	r1, [pc, #308]	; (800a888 <_dtoa_r+0x630>)
 800a754:	2000      	movs	r0, #0
 800a756:	f7f6 f861 	bl	800081c <__aeabi_ddiv>
 800a75a:	4652      	mov	r2, sl
 800a75c:	465b      	mov	r3, fp
 800a75e:	f7f5 fd7b 	bl	8000258 <__aeabi_dsub>
 800a762:	9d01      	ldr	r5, [sp, #4]
 800a764:	4682      	mov	sl, r0
 800a766:	468b      	mov	fp, r1
 800a768:	4649      	mov	r1, r9
 800a76a:	4640      	mov	r0, r8
 800a76c:	f7f6 f9dc 	bl	8000b28 <__aeabi_d2iz>
 800a770:	4606      	mov	r6, r0
 800a772:	f7f5 febf 	bl	80004f4 <__aeabi_i2d>
 800a776:	4602      	mov	r2, r0
 800a778:	460b      	mov	r3, r1
 800a77a:	4640      	mov	r0, r8
 800a77c:	4649      	mov	r1, r9
 800a77e:	f7f5 fd6b 	bl	8000258 <__aeabi_dsub>
 800a782:	3630      	adds	r6, #48	; 0x30
 800a784:	f805 6b01 	strb.w	r6, [r5], #1
 800a788:	4652      	mov	r2, sl
 800a78a:	465b      	mov	r3, fp
 800a78c:	4680      	mov	r8, r0
 800a78e:	4689      	mov	r9, r1
 800a790:	f7f6 f98c 	bl	8000aac <__aeabi_dcmplt>
 800a794:	2800      	cmp	r0, #0
 800a796:	d163      	bne.n	800a860 <_dtoa_r+0x608>
 800a798:	4642      	mov	r2, r8
 800a79a:	464b      	mov	r3, r9
 800a79c:	4936      	ldr	r1, [pc, #216]	; (800a878 <_dtoa_r+0x620>)
 800a79e:	2000      	movs	r0, #0
 800a7a0:	f7f5 fd5a 	bl	8000258 <__aeabi_dsub>
 800a7a4:	4652      	mov	r2, sl
 800a7a6:	465b      	mov	r3, fp
 800a7a8:	f7f6 f980 	bl	8000aac <__aeabi_dcmplt>
 800a7ac:	2800      	cmp	r0, #0
 800a7ae:	f040 80b5 	bne.w	800a91c <_dtoa_r+0x6c4>
 800a7b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7b4:	429d      	cmp	r5, r3
 800a7b6:	d081      	beq.n	800a6bc <_dtoa_r+0x464>
 800a7b8:	4b30      	ldr	r3, [pc, #192]	; (800a87c <_dtoa_r+0x624>)
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	4650      	mov	r0, sl
 800a7be:	4659      	mov	r1, fp
 800a7c0:	f7f5 ff02 	bl	80005c8 <__aeabi_dmul>
 800a7c4:	4b2d      	ldr	r3, [pc, #180]	; (800a87c <_dtoa_r+0x624>)
 800a7c6:	4682      	mov	sl, r0
 800a7c8:	468b      	mov	fp, r1
 800a7ca:	4640      	mov	r0, r8
 800a7cc:	4649      	mov	r1, r9
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	f7f5 fefa 	bl	80005c8 <__aeabi_dmul>
 800a7d4:	4680      	mov	r8, r0
 800a7d6:	4689      	mov	r9, r1
 800a7d8:	e7c6      	b.n	800a768 <_dtoa_r+0x510>
 800a7da:	4650      	mov	r0, sl
 800a7dc:	4659      	mov	r1, fp
 800a7de:	f7f5 fef3 	bl	80005c8 <__aeabi_dmul>
 800a7e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7e4:	9d01      	ldr	r5, [sp, #4]
 800a7e6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a7e8:	4682      	mov	sl, r0
 800a7ea:	468b      	mov	fp, r1
 800a7ec:	4649      	mov	r1, r9
 800a7ee:	4640      	mov	r0, r8
 800a7f0:	f7f6 f99a 	bl	8000b28 <__aeabi_d2iz>
 800a7f4:	4606      	mov	r6, r0
 800a7f6:	f7f5 fe7d 	bl	80004f4 <__aeabi_i2d>
 800a7fa:	3630      	adds	r6, #48	; 0x30
 800a7fc:	4602      	mov	r2, r0
 800a7fe:	460b      	mov	r3, r1
 800a800:	4640      	mov	r0, r8
 800a802:	4649      	mov	r1, r9
 800a804:	f7f5 fd28 	bl	8000258 <__aeabi_dsub>
 800a808:	f805 6b01 	strb.w	r6, [r5], #1
 800a80c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a80e:	429d      	cmp	r5, r3
 800a810:	4680      	mov	r8, r0
 800a812:	4689      	mov	r9, r1
 800a814:	f04f 0200 	mov.w	r2, #0
 800a818:	d124      	bne.n	800a864 <_dtoa_r+0x60c>
 800a81a:	4b1b      	ldr	r3, [pc, #108]	; (800a888 <_dtoa_r+0x630>)
 800a81c:	4650      	mov	r0, sl
 800a81e:	4659      	mov	r1, fp
 800a820:	f7f5 fd1c 	bl	800025c <__adddf3>
 800a824:	4602      	mov	r2, r0
 800a826:	460b      	mov	r3, r1
 800a828:	4640      	mov	r0, r8
 800a82a:	4649      	mov	r1, r9
 800a82c:	f7f6 f95c 	bl	8000ae8 <__aeabi_dcmpgt>
 800a830:	2800      	cmp	r0, #0
 800a832:	d173      	bne.n	800a91c <_dtoa_r+0x6c4>
 800a834:	4652      	mov	r2, sl
 800a836:	465b      	mov	r3, fp
 800a838:	4913      	ldr	r1, [pc, #76]	; (800a888 <_dtoa_r+0x630>)
 800a83a:	2000      	movs	r0, #0
 800a83c:	f7f5 fd0c 	bl	8000258 <__aeabi_dsub>
 800a840:	4602      	mov	r2, r0
 800a842:	460b      	mov	r3, r1
 800a844:	4640      	mov	r0, r8
 800a846:	4649      	mov	r1, r9
 800a848:	f7f6 f930 	bl	8000aac <__aeabi_dcmplt>
 800a84c:	2800      	cmp	r0, #0
 800a84e:	f43f af35 	beq.w	800a6bc <_dtoa_r+0x464>
 800a852:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a854:	1e6b      	subs	r3, r5, #1
 800a856:	930f      	str	r3, [sp, #60]	; 0x3c
 800a858:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a85c:	2b30      	cmp	r3, #48	; 0x30
 800a85e:	d0f8      	beq.n	800a852 <_dtoa_r+0x5fa>
 800a860:	9700      	str	r7, [sp, #0]
 800a862:	e049      	b.n	800a8f8 <_dtoa_r+0x6a0>
 800a864:	4b05      	ldr	r3, [pc, #20]	; (800a87c <_dtoa_r+0x624>)
 800a866:	f7f5 feaf 	bl	80005c8 <__aeabi_dmul>
 800a86a:	4680      	mov	r8, r0
 800a86c:	4689      	mov	r9, r1
 800a86e:	e7bd      	b.n	800a7ec <_dtoa_r+0x594>
 800a870:	0800d188 	.word	0x0800d188
 800a874:	0800d160 	.word	0x0800d160
 800a878:	3ff00000 	.word	0x3ff00000
 800a87c:	40240000 	.word	0x40240000
 800a880:	401c0000 	.word	0x401c0000
 800a884:	40140000 	.word	0x40140000
 800a888:	3fe00000 	.word	0x3fe00000
 800a88c:	9d01      	ldr	r5, [sp, #4]
 800a88e:	4656      	mov	r6, sl
 800a890:	465f      	mov	r7, fp
 800a892:	4642      	mov	r2, r8
 800a894:	464b      	mov	r3, r9
 800a896:	4630      	mov	r0, r6
 800a898:	4639      	mov	r1, r7
 800a89a:	f7f5 ffbf 	bl	800081c <__aeabi_ddiv>
 800a89e:	f7f6 f943 	bl	8000b28 <__aeabi_d2iz>
 800a8a2:	4682      	mov	sl, r0
 800a8a4:	f7f5 fe26 	bl	80004f4 <__aeabi_i2d>
 800a8a8:	4642      	mov	r2, r8
 800a8aa:	464b      	mov	r3, r9
 800a8ac:	f7f5 fe8c 	bl	80005c8 <__aeabi_dmul>
 800a8b0:	4602      	mov	r2, r0
 800a8b2:	460b      	mov	r3, r1
 800a8b4:	4630      	mov	r0, r6
 800a8b6:	4639      	mov	r1, r7
 800a8b8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a8bc:	f7f5 fccc 	bl	8000258 <__aeabi_dsub>
 800a8c0:	f805 6b01 	strb.w	r6, [r5], #1
 800a8c4:	9e01      	ldr	r6, [sp, #4]
 800a8c6:	9f03      	ldr	r7, [sp, #12]
 800a8c8:	1bae      	subs	r6, r5, r6
 800a8ca:	42b7      	cmp	r7, r6
 800a8cc:	4602      	mov	r2, r0
 800a8ce:	460b      	mov	r3, r1
 800a8d0:	d135      	bne.n	800a93e <_dtoa_r+0x6e6>
 800a8d2:	f7f5 fcc3 	bl	800025c <__adddf3>
 800a8d6:	4642      	mov	r2, r8
 800a8d8:	464b      	mov	r3, r9
 800a8da:	4606      	mov	r6, r0
 800a8dc:	460f      	mov	r7, r1
 800a8de:	f7f6 f903 	bl	8000ae8 <__aeabi_dcmpgt>
 800a8e2:	b9d0      	cbnz	r0, 800a91a <_dtoa_r+0x6c2>
 800a8e4:	4642      	mov	r2, r8
 800a8e6:	464b      	mov	r3, r9
 800a8e8:	4630      	mov	r0, r6
 800a8ea:	4639      	mov	r1, r7
 800a8ec:	f7f6 f8d4 	bl	8000a98 <__aeabi_dcmpeq>
 800a8f0:	b110      	cbz	r0, 800a8f8 <_dtoa_r+0x6a0>
 800a8f2:	f01a 0f01 	tst.w	sl, #1
 800a8f6:	d110      	bne.n	800a91a <_dtoa_r+0x6c2>
 800a8f8:	4620      	mov	r0, r4
 800a8fa:	ee18 1a10 	vmov	r1, s16
 800a8fe:	f000 fd09 	bl	800b314 <_Bfree>
 800a902:	2300      	movs	r3, #0
 800a904:	9800      	ldr	r0, [sp, #0]
 800a906:	702b      	strb	r3, [r5, #0]
 800a908:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a90a:	3001      	adds	r0, #1
 800a90c:	6018      	str	r0, [r3, #0]
 800a90e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a910:	2b00      	cmp	r3, #0
 800a912:	f43f acf1 	beq.w	800a2f8 <_dtoa_r+0xa0>
 800a916:	601d      	str	r5, [r3, #0]
 800a918:	e4ee      	b.n	800a2f8 <_dtoa_r+0xa0>
 800a91a:	9f00      	ldr	r7, [sp, #0]
 800a91c:	462b      	mov	r3, r5
 800a91e:	461d      	mov	r5, r3
 800a920:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a924:	2a39      	cmp	r2, #57	; 0x39
 800a926:	d106      	bne.n	800a936 <_dtoa_r+0x6de>
 800a928:	9a01      	ldr	r2, [sp, #4]
 800a92a:	429a      	cmp	r2, r3
 800a92c:	d1f7      	bne.n	800a91e <_dtoa_r+0x6c6>
 800a92e:	9901      	ldr	r1, [sp, #4]
 800a930:	2230      	movs	r2, #48	; 0x30
 800a932:	3701      	adds	r7, #1
 800a934:	700a      	strb	r2, [r1, #0]
 800a936:	781a      	ldrb	r2, [r3, #0]
 800a938:	3201      	adds	r2, #1
 800a93a:	701a      	strb	r2, [r3, #0]
 800a93c:	e790      	b.n	800a860 <_dtoa_r+0x608>
 800a93e:	4ba6      	ldr	r3, [pc, #664]	; (800abd8 <_dtoa_r+0x980>)
 800a940:	2200      	movs	r2, #0
 800a942:	f7f5 fe41 	bl	80005c8 <__aeabi_dmul>
 800a946:	2200      	movs	r2, #0
 800a948:	2300      	movs	r3, #0
 800a94a:	4606      	mov	r6, r0
 800a94c:	460f      	mov	r7, r1
 800a94e:	f7f6 f8a3 	bl	8000a98 <__aeabi_dcmpeq>
 800a952:	2800      	cmp	r0, #0
 800a954:	d09d      	beq.n	800a892 <_dtoa_r+0x63a>
 800a956:	e7cf      	b.n	800a8f8 <_dtoa_r+0x6a0>
 800a958:	9a08      	ldr	r2, [sp, #32]
 800a95a:	2a00      	cmp	r2, #0
 800a95c:	f000 80d7 	beq.w	800ab0e <_dtoa_r+0x8b6>
 800a960:	9a06      	ldr	r2, [sp, #24]
 800a962:	2a01      	cmp	r2, #1
 800a964:	f300 80ba 	bgt.w	800aadc <_dtoa_r+0x884>
 800a968:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a96a:	2a00      	cmp	r2, #0
 800a96c:	f000 80b2 	beq.w	800aad4 <_dtoa_r+0x87c>
 800a970:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a974:	9e07      	ldr	r6, [sp, #28]
 800a976:	9d04      	ldr	r5, [sp, #16]
 800a978:	9a04      	ldr	r2, [sp, #16]
 800a97a:	441a      	add	r2, r3
 800a97c:	9204      	str	r2, [sp, #16]
 800a97e:	9a05      	ldr	r2, [sp, #20]
 800a980:	2101      	movs	r1, #1
 800a982:	441a      	add	r2, r3
 800a984:	4620      	mov	r0, r4
 800a986:	9205      	str	r2, [sp, #20]
 800a988:	f000 fd7c 	bl	800b484 <__i2b>
 800a98c:	4607      	mov	r7, r0
 800a98e:	2d00      	cmp	r5, #0
 800a990:	dd0c      	ble.n	800a9ac <_dtoa_r+0x754>
 800a992:	9b05      	ldr	r3, [sp, #20]
 800a994:	2b00      	cmp	r3, #0
 800a996:	dd09      	ble.n	800a9ac <_dtoa_r+0x754>
 800a998:	42ab      	cmp	r3, r5
 800a99a:	9a04      	ldr	r2, [sp, #16]
 800a99c:	bfa8      	it	ge
 800a99e:	462b      	movge	r3, r5
 800a9a0:	1ad2      	subs	r2, r2, r3
 800a9a2:	9204      	str	r2, [sp, #16]
 800a9a4:	9a05      	ldr	r2, [sp, #20]
 800a9a6:	1aed      	subs	r5, r5, r3
 800a9a8:	1ad3      	subs	r3, r2, r3
 800a9aa:	9305      	str	r3, [sp, #20]
 800a9ac:	9b07      	ldr	r3, [sp, #28]
 800a9ae:	b31b      	cbz	r3, 800a9f8 <_dtoa_r+0x7a0>
 800a9b0:	9b08      	ldr	r3, [sp, #32]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	f000 80af 	beq.w	800ab16 <_dtoa_r+0x8be>
 800a9b8:	2e00      	cmp	r6, #0
 800a9ba:	dd13      	ble.n	800a9e4 <_dtoa_r+0x78c>
 800a9bc:	4639      	mov	r1, r7
 800a9be:	4632      	mov	r2, r6
 800a9c0:	4620      	mov	r0, r4
 800a9c2:	f000 fe1f 	bl	800b604 <__pow5mult>
 800a9c6:	ee18 2a10 	vmov	r2, s16
 800a9ca:	4601      	mov	r1, r0
 800a9cc:	4607      	mov	r7, r0
 800a9ce:	4620      	mov	r0, r4
 800a9d0:	f000 fd6e 	bl	800b4b0 <__multiply>
 800a9d4:	ee18 1a10 	vmov	r1, s16
 800a9d8:	4680      	mov	r8, r0
 800a9da:	4620      	mov	r0, r4
 800a9dc:	f000 fc9a 	bl	800b314 <_Bfree>
 800a9e0:	ee08 8a10 	vmov	s16, r8
 800a9e4:	9b07      	ldr	r3, [sp, #28]
 800a9e6:	1b9a      	subs	r2, r3, r6
 800a9e8:	d006      	beq.n	800a9f8 <_dtoa_r+0x7a0>
 800a9ea:	ee18 1a10 	vmov	r1, s16
 800a9ee:	4620      	mov	r0, r4
 800a9f0:	f000 fe08 	bl	800b604 <__pow5mult>
 800a9f4:	ee08 0a10 	vmov	s16, r0
 800a9f8:	2101      	movs	r1, #1
 800a9fa:	4620      	mov	r0, r4
 800a9fc:	f000 fd42 	bl	800b484 <__i2b>
 800aa00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	4606      	mov	r6, r0
 800aa06:	f340 8088 	ble.w	800ab1a <_dtoa_r+0x8c2>
 800aa0a:	461a      	mov	r2, r3
 800aa0c:	4601      	mov	r1, r0
 800aa0e:	4620      	mov	r0, r4
 800aa10:	f000 fdf8 	bl	800b604 <__pow5mult>
 800aa14:	9b06      	ldr	r3, [sp, #24]
 800aa16:	2b01      	cmp	r3, #1
 800aa18:	4606      	mov	r6, r0
 800aa1a:	f340 8081 	ble.w	800ab20 <_dtoa_r+0x8c8>
 800aa1e:	f04f 0800 	mov.w	r8, #0
 800aa22:	6933      	ldr	r3, [r6, #16]
 800aa24:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800aa28:	6918      	ldr	r0, [r3, #16]
 800aa2a:	f000 fcdb 	bl	800b3e4 <__hi0bits>
 800aa2e:	f1c0 0020 	rsb	r0, r0, #32
 800aa32:	9b05      	ldr	r3, [sp, #20]
 800aa34:	4418      	add	r0, r3
 800aa36:	f010 001f 	ands.w	r0, r0, #31
 800aa3a:	f000 8092 	beq.w	800ab62 <_dtoa_r+0x90a>
 800aa3e:	f1c0 0320 	rsb	r3, r0, #32
 800aa42:	2b04      	cmp	r3, #4
 800aa44:	f340 808a 	ble.w	800ab5c <_dtoa_r+0x904>
 800aa48:	f1c0 001c 	rsb	r0, r0, #28
 800aa4c:	9b04      	ldr	r3, [sp, #16]
 800aa4e:	4403      	add	r3, r0
 800aa50:	9304      	str	r3, [sp, #16]
 800aa52:	9b05      	ldr	r3, [sp, #20]
 800aa54:	4403      	add	r3, r0
 800aa56:	4405      	add	r5, r0
 800aa58:	9305      	str	r3, [sp, #20]
 800aa5a:	9b04      	ldr	r3, [sp, #16]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	dd07      	ble.n	800aa70 <_dtoa_r+0x818>
 800aa60:	ee18 1a10 	vmov	r1, s16
 800aa64:	461a      	mov	r2, r3
 800aa66:	4620      	mov	r0, r4
 800aa68:	f000 fe26 	bl	800b6b8 <__lshift>
 800aa6c:	ee08 0a10 	vmov	s16, r0
 800aa70:	9b05      	ldr	r3, [sp, #20]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	dd05      	ble.n	800aa82 <_dtoa_r+0x82a>
 800aa76:	4631      	mov	r1, r6
 800aa78:	461a      	mov	r2, r3
 800aa7a:	4620      	mov	r0, r4
 800aa7c:	f000 fe1c 	bl	800b6b8 <__lshift>
 800aa80:	4606      	mov	r6, r0
 800aa82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d06e      	beq.n	800ab66 <_dtoa_r+0x90e>
 800aa88:	ee18 0a10 	vmov	r0, s16
 800aa8c:	4631      	mov	r1, r6
 800aa8e:	f000 fe83 	bl	800b798 <__mcmp>
 800aa92:	2800      	cmp	r0, #0
 800aa94:	da67      	bge.n	800ab66 <_dtoa_r+0x90e>
 800aa96:	9b00      	ldr	r3, [sp, #0]
 800aa98:	3b01      	subs	r3, #1
 800aa9a:	ee18 1a10 	vmov	r1, s16
 800aa9e:	9300      	str	r3, [sp, #0]
 800aaa0:	220a      	movs	r2, #10
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	4620      	mov	r0, r4
 800aaa6:	f000 fc57 	bl	800b358 <__multadd>
 800aaaa:	9b08      	ldr	r3, [sp, #32]
 800aaac:	ee08 0a10 	vmov	s16, r0
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	f000 81b1 	beq.w	800ae18 <_dtoa_r+0xbc0>
 800aab6:	2300      	movs	r3, #0
 800aab8:	4639      	mov	r1, r7
 800aaba:	220a      	movs	r2, #10
 800aabc:	4620      	mov	r0, r4
 800aabe:	f000 fc4b 	bl	800b358 <__multadd>
 800aac2:	9b02      	ldr	r3, [sp, #8]
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	4607      	mov	r7, r0
 800aac8:	f300 808e 	bgt.w	800abe8 <_dtoa_r+0x990>
 800aacc:	9b06      	ldr	r3, [sp, #24]
 800aace:	2b02      	cmp	r3, #2
 800aad0:	dc51      	bgt.n	800ab76 <_dtoa_r+0x91e>
 800aad2:	e089      	b.n	800abe8 <_dtoa_r+0x990>
 800aad4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aad6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aada:	e74b      	b.n	800a974 <_dtoa_r+0x71c>
 800aadc:	9b03      	ldr	r3, [sp, #12]
 800aade:	1e5e      	subs	r6, r3, #1
 800aae0:	9b07      	ldr	r3, [sp, #28]
 800aae2:	42b3      	cmp	r3, r6
 800aae4:	bfbf      	itttt	lt
 800aae6:	9b07      	ldrlt	r3, [sp, #28]
 800aae8:	9607      	strlt	r6, [sp, #28]
 800aaea:	1af2      	sublt	r2, r6, r3
 800aaec:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800aaee:	bfb6      	itet	lt
 800aaf0:	189b      	addlt	r3, r3, r2
 800aaf2:	1b9e      	subge	r6, r3, r6
 800aaf4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800aaf6:	9b03      	ldr	r3, [sp, #12]
 800aaf8:	bfb8      	it	lt
 800aafa:	2600      	movlt	r6, #0
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	bfb7      	itett	lt
 800ab00:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800ab04:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800ab08:	1a9d      	sublt	r5, r3, r2
 800ab0a:	2300      	movlt	r3, #0
 800ab0c:	e734      	b.n	800a978 <_dtoa_r+0x720>
 800ab0e:	9e07      	ldr	r6, [sp, #28]
 800ab10:	9d04      	ldr	r5, [sp, #16]
 800ab12:	9f08      	ldr	r7, [sp, #32]
 800ab14:	e73b      	b.n	800a98e <_dtoa_r+0x736>
 800ab16:	9a07      	ldr	r2, [sp, #28]
 800ab18:	e767      	b.n	800a9ea <_dtoa_r+0x792>
 800ab1a:	9b06      	ldr	r3, [sp, #24]
 800ab1c:	2b01      	cmp	r3, #1
 800ab1e:	dc18      	bgt.n	800ab52 <_dtoa_r+0x8fa>
 800ab20:	f1ba 0f00 	cmp.w	sl, #0
 800ab24:	d115      	bne.n	800ab52 <_dtoa_r+0x8fa>
 800ab26:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ab2a:	b993      	cbnz	r3, 800ab52 <_dtoa_r+0x8fa>
 800ab2c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ab30:	0d1b      	lsrs	r3, r3, #20
 800ab32:	051b      	lsls	r3, r3, #20
 800ab34:	b183      	cbz	r3, 800ab58 <_dtoa_r+0x900>
 800ab36:	9b04      	ldr	r3, [sp, #16]
 800ab38:	3301      	adds	r3, #1
 800ab3a:	9304      	str	r3, [sp, #16]
 800ab3c:	9b05      	ldr	r3, [sp, #20]
 800ab3e:	3301      	adds	r3, #1
 800ab40:	9305      	str	r3, [sp, #20]
 800ab42:	f04f 0801 	mov.w	r8, #1
 800ab46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	f47f af6a 	bne.w	800aa22 <_dtoa_r+0x7ca>
 800ab4e:	2001      	movs	r0, #1
 800ab50:	e76f      	b.n	800aa32 <_dtoa_r+0x7da>
 800ab52:	f04f 0800 	mov.w	r8, #0
 800ab56:	e7f6      	b.n	800ab46 <_dtoa_r+0x8ee>
 800ab58:	4698      	mov	r8, r3
 800ab5a:	e7f4      	b.n	800ab46 <_dtoa_r+0x8ee>
 800ab5c:	f43f af7d 	beq.w	800aa5a <_dtoa_r+0x802>
 800ab60:	4618      	mov	r0, r3
 800ab62:	301c      	adds	r0, #28
 800ab64:	e772      	b.n	800aa4c <_dtoa_r+0x7f4>
 800ab66:	9b03      	ldr	r3, [sp, #12]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	dc37      	bgt.n	800abdc <_dtoa_r+0x984>
 800ab6c:	9b06      	ldr	r3, [sp, #24]
 800ab6e:	2b02      	cmp	r3, #2
 800ab70:	dd34      	ble.n	800abdc <_dtoa_r+0x984>
 800ab72:	9b03      	ldr	r3, [sp, #12]
 800ab74:	9302      	str	r3, [sp, #8]
 800ab76:	9b02      	ldr	r3, [sp, #8]
 800ab78:	b96b      	cbnz	r3, 800ab96 <_dtoa_r+0x93e>
 800ab7a:	4631      	mov	r1, r6
 800ab7c:	2205      	movs	r2, #5
 800ab7e:	4620      	mov	r0, r4
 800ab80:	f000 fbea 	bl	800b358 <__multadd>
 800ab84:	4601      	mov	r1, r0
 800ab86:	4606      	mov	r6, r0
 800ab88:	ee18 0a10 	vmov	r0, s16
 800ab8c:	f000 fe04 	bl	800b798 <__mcmp>
 800ab90:	2800      	cmp	r0, #0
 800ab92:	f73f adbb 	bgt.w	800a70c <_dtoa_r+0x4b4>
 800ab96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab98:	9d01      	ldr	r5, [sp, #4]
 800ab9a:	43db      	mvns	r3, r3
 800ab9c:	9300      	str	r3, [sp, #0]
 800ab9e:	f04f 0800 	mov.w	r8, #0
 800aba2:	4631      	mov	r1, r6
 800aba4:	4620      	mov	r0, r4
 800aba6:	f000 fbb5 	bl	800b314 <_Bfree>
 800abaa:	2f00      	cmp	r7, #0
 800abac:	f43f aea4 	beq.w	800a8f8 <_dtoa_r+0x6a0>
 800abb0:	f1b8 0f00 	cmp.w	r8, #0
 800abb4:	d005      	beq.n	800abc2 <_dtoa_r+0x96a>
 800abb6:	45b8      	cmp	r8, r7
 800abb8:	d003      	beq.n	800abc2 <_dtoa_r+0x96a>
 800abba:	4641      	mov	r1, r8
 800abbc:	4620      	mov	r0, r4
 800abbe:	f000 fba9 	bl	800b314 <_Bfree>
 800abc2:	4639      	mov	r1, r7
 800abc4:	4620      	mov	r0, r4
 800abc6:	f000 fba5 	bl	800b314 <_Bfree>
 800abca:	e695      	b.n	800a8f8 <_dtoa_r+0x6a0>
 800abcc:	2600      	movs	r6, #0
 800abce:	4637      	mov	r7, r6
 800abd0:	e7e1      	b.n	800ab96 <_dtoa_r+0x93e>
 800abd2:	9700      	str	r7, [sp, #0]
 800abd4:	4637      	mov	r7, r6
 800abd6:	e599      	b.n	800a70c <_dtoa_r+0x4b4>
 800abd8:	40240000 	.word	0x40240000
 800abdc:	9b08      	ldr	r3, [sp, #32]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	f000 80ca 	beq.w	800ad78 <_dtoa_r+0xb20>
 800abe4:	9b03      	ldr	r3, [sp, #12]
 800abe6:	9302      	str	r3, [sp, #8]
 800abe8:	2d00      	cmp	r5, #0
 800abea:	dd05      	ble.n	800abf8 <_dtoa_r+0x9a0>
 800abec:	4639      	mov	r1, r7
 800abee:	462a      	mov	r2, r5
 800abf0:	4620      	mov	r0, r4
 800abf2:	f000 fd61 	bl	800b6b8 <__lshift>
 800abf6:	4607      	mov	r7, r0
 800abf8:	f1b8 0f00 	cmp.w	r8, #0
 800abfc:	d05b      	beq.n	800acb6 <_dtoa_r+0xa5e>
 800abfe:	6879      	ldr	r1, [r7, #4]
 800ac00:	4620      	mov	r0, r4
 800ac02:	f000 fb47 	bl	800b294 <_Balloc>
 800ac06:	4605      	mov	r5, r0
 800ac08:	b928      	cbnz	r0, 800ac16 <_dtoa_r+0x9be>
 800ac0a:	4b87      	ldr	r3, [pc, #540]	; (800ae28 <_dtoa_r+0xbd0>)
 800ac0c:	4602      	mov	r2, r0
 800ac0e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ac12:	f7ff bb3b 	b.w	800a28c <_dtoa_r+0x34>
 800ac16:	693a      	ldr	r2, [r7, #16]
 800ac18:	3202      	adds	r2, #2
 800ac1a:	0092      	lsls	r2, r2, #2
 800ac1c:	f107 010c 	add.w	r1, r7, #12
 800ac20:	300c      	adds	r0, #12
 800ac22:	f7fe fb13 	bl	800924c <memcpy>
 800ac26:	2201      	movs	r2, #1
 800ac28:	4629      	mov	r1, r5
 800ac2a:	4620      	mov	r0, r4
 800ac2c:	f000 fd44 	bl	800b6b8 <__lshift>
 800ac30:	9b01      	ldr	r3, [sp, #4]
 800ac32:	f103 0901 	add.w	r9, r3, #1
 800ac36:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800ac3a:	4413      	add	r3, r2
 800ac3c:	9305      	str	r3, [sp, #20]
 800ac3e:	f00a 0301 	and.w	r3, sl, #1
 800ac42:	46b8      	mov	r8, r7
 800ac44:	9304      	str	r3, [sp, #16]
 800ac46:	4607      	mov	r7, r0
 800ac48:	4631      	mov	r1, r6
 800ac4a:	ee18 0a10 	vmov	r0, s16
 800ac4e:	f7ff fa75 	bl	800a13c <quorem>
 800ac52:	4641      	mov	r1, r8
 800ac54:	9002      	str	r0, [sp, #8]
 800ac56:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ac5a:	ee18 0a10 	vmov	r0, s16
 800ac5e:	f000 fd9b 	bl	800b798 <__mcmp>
 800ac62:	463a      	mov	r2, r7
 800ac64:	9003      	str	r0, [sp, #12]
 800ac66:	4631      	mov	r1, r6
 800ac68:	4620      	mov	r0, r4
 800ac6a:	f000 fdb1 	bl	800b7d0 <__mdiff>
 800ac6e:	68c2      	ldr	r2, [r0, #12]
 800ac70:	f109 3bff 	add.w	fp, r9, #4294967295
 800ac74:	4605      	mov	r5, r0
 800ac76:	bb02      	cbnz	r2, 800acba <_dtoa_r+0xa62>
 800ac78:	4601      	mov	r1, r0
 800ac7a:	ee18 0a10 	vmov	r0, s16
 800ac7e:	f000 fd8b 	bl	800b798 <__mcmp>
 800ac82:	4602      	mov	r2, r0
 800ac84:	4629      	mov	r1, r5
 800ac86:	4620      	mov	r0, r4
 800ac88:	9207      	str	r2, [sp, #28]
 800ac8a:	f000 fb43 	bl	800b314 <_Bfree>
 800ac8e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800ac92:	ea43 0102 	orr.w	r1, r3, r2
 800ac96:	9b04      	ldr	r3, [sp, #16]
 800ac98:	430b      	orrs	r3, r1
 800ac9a:	464d      	mov	r5, r9
 800ac9c:	d10f      	bne.n	800acbe <_dtoa_r+0xa66>
 800ac9e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800aca2:	d02a      	beq.n	800acfa <_dtoa_r+0xaa2>
 800aca4:	9b03      	ldr	r3, [sp, #12]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	dd02      	ble.n	800acb0 <_dtoa_r+0xa58>
 800acaa:	9b02      	ldr	r3, [sp, #8]
 800acac:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800acb0:	f88b a000 	strb.w	sl, [fp]
 800acb4:	e775      	b.n	800aba2 <_dtoa_r+0x94a>
 800acb6:	4638      	mov	r0, r7
 800acb8:	e7ba      	b.n	800ac30 <_dtoa_r+0x9d8>
 800acba:	2201      	movs	r2, #1
 800acbc:	e7e2      	b.n	800ac84 <_dtoa_r+0xa2c>
 800acbe:	9b03      	ldr	r3, [sp, #12]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	db04      	blt.n	800acce <_dtoa_r+0xa76>
 800acc4:	9906      	ldr	r1, [sp, #24]
 800acc6:	430b      	orrs	r3, r1
 800acc8:	9904      	ldr	r1, [sp, #16]
 800acca:	430b      	orrs	r3, r1
 800accc:	d122      	bne.n	800ad14 <_dtoa_r+0xabc>
 800acce:	2a00      	cmp	r2, #0
 800acd0:	ddee      	ble.n	800acb0 <_dtoa_r+0xa58>
 800acd2:	ee18 1a10 	vmov	r1, s16
 800acd6:	2201      	movs	r2, #1
 800acd8:	4620      	mov	r0, r4
 800acda:	f000 fced 	bl	800b6b8 <__lshift>
 800acde:	4631      	mov	r1, r6
 800ace0:	ee08 0a10 	vmov	s16, r0
 800ace4:	f000 fd58 	bl	800b798 <__mcmp>
 800ace8:	2800      	cmp	r0, #0
 800acea:	dc03      	bgt.n	800acf4 <_dtoa_r+0xa9c>
 800acec:	d1e0      	bne.n	800acb0 <_dtoa_r+0xa58>
 800acee:	f01a 0f01 	tst.w	sl, #1
 800acf2:	d0dd      	beq.n	800acb0 <_dtoa_r+0xa58>
 800acf4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800acf8:	d1d7      	bne.n	800acaa <_dtoa_r+0xa52>
 800acfa:	2339      	movs	r3, #57	; 0x39
 800acfc:	f88b 3000 	strb.w	r3, [fp]
 800ad00:	462b      	mov	r3, r5
 800ad02:	461d      	mov	r5, r3
 800ad04:	3b01      	subs	r3, #1
 800ad06:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ad0a:	2a39      	cmp	r2, #57	; 0x39
 800ad0c:	d071      	beq.n	800adf2 <_dtoa_r+0xb9a>
 800ad0e:	3201      	adds	r2, #1
 800ad10:	701a      	strb	r2, [r3, #0]
 800ad12:	e746      	b.n	800aba2 <_dtoa_r+0x94a>
 800ad14:	2a00      	cmp	r2, #0
 800ad16:	dd07      	ble.n	800ad28 <_dtoa_r+0xad0>
 800ad18:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ad1c:	d0ed      	beq.n	800acfa <_dtoa_r+0xaa2>
 800ad1e:	f10a 0301 	add.w	r3, sl, #1
 800ad22:	f88b 3000 	strb.w	r3, [fp]
 800ad26:	e73c      	b.n	800aba2 <_dtoa_r+0x94a>
 800ad28:	9b05      	ldr	r3, [sp, #20]
 800ad2a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800ad2e:	4599      	cmp	r9, r3
 800ad30:	d047      	beq.n	800adc2 <_dtoa_r+0xb6a>
 800ad32:	ee18 1a10 	vmov	r1, s16
 800ad36:	2300      	movs	r3, #0
 800ad38:	220a      	movs	r2, #10
 800ad3a:	4620      	mov	r0, r4
 800ad3c:	f000 fb0c 	bl	800b358 <__multadd>
 800ad40:	45b8      	cmp	r8, r7
 800ad42:	ee08 0a10 	vmov	s16, r0
 800ad46:	f04f 0300 	mov.w	r3, #0
 800ad4a:	f04f 020a 	mov.w	r2, #10
 800ad4e:	4641      	mov	r1, r8
 800ad50:	4620      	mov	r0, r4
 800ad52:	d106      	bne.n	800ad62 <_dtoa_r+0xb0a>
 800ad54:	f000 fb00 	bl	800b358 <__multadd>
 800ad58:	4680      	mov	r8, r0
 800ad5a:	4607      	mov	r7, r0
 800ad5c:	f109 0901 	add.w	r9, r9, #1
 800ad60:	e772      	b.n	800ac48 <_dtoa_r+0x9f0>
 800ad62:	f000 faf9 	bl	800b358 <__multadd>
 800ad66:	4639      	mov	r1, r7
 800ad68:	4680      	mov	r8, r0
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	220a      	movs	r2, #10
 800ad6e:	4620      	mov	r0, r4
 800ad70:	f000 faf2 	bl	800b358 <__multadd>
 800ad74:	4607      	mov	r7, r0
 800ad76:	e7f1      	b.n	800ad5c <_dtoa_r+0xb04>
 800ad78:	9b03      	ldr	r3, [sp, #12]
 800ad7a:	9302      	str	r3, [sp, #8]
 800ad7c:	9d01      	ldr	r5, [sp, #4]
 800ad7e:	ee18 0a10 	vmov	r0, s16
 800ad82:	4631      	mov	r1, r6
 800ad84:	f7ff f9da 	bl	800a13c <quorem>
 800ad88:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ad8c:	9b01      	ldr	r3, [sp, #4]
 800ad8e:	f805 ab01 	strb.w	sl, [r5], #1
 800ad92:	1aea      	subs	r2, r5, r3
 800ad94:	9b02      	ldr	r3, [sp, #8]
 800ad96:	4293      	cmp	r3, r2
 800ad98:	dd09      	ble.n	800adae <_dtoa_r+0xb56>
 800ad9a:	ee18 1a10 	vmov	r1, s16
 800ad9e:	2300      	movs	r3, #0
 800ada0:	220a      	movs	r2, #10
 800ada2:	4620      	mov	r0, r4
 800ada4:	f000 fad8 	bl	800b358 <__multadd>
 800ada8:	ee08 0a10 	vmov	s16, r0
 800adac:	e7e7      	b.n	800ad7e <_dtoa_r+0xb26>
 800adae:	9b02      	ldr	r3, [sp, #8]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	bfc8      	it	gt
 800adb4:	461d      	movgt	r5, r3
 800adb6:	9b01      	ldr	r3, [sp, #4]
 800adb8:	bfd8      	it	le
 800adba:	2501      	movle	r5, #1
 800adbc:	441d      	add	r5, r3
 800adbe:	f04f 0800 	mov.w	r8, #0
 800adc2:	ee18 1a10 	vmov	r1, s16
 800adc6:	2201      	movs	r2, #1
 800adc8:	4620      	mov	r0, r4
 800adca:	f000 fc75 	bl	800b6b8 <__lshift>
 800adce:	4631      	mov	r1, r6
 800add0:	ee08 0a10 	vmov	s16, r0
 800add4:	f000 fce0 	bl	800b798 <__mcmp>
 800add8:	2800      	cmp	r0, #0
 800adda:	dc91      	bgt.n	800ad00 <_dtoa_r+0xaa8>
 800addc:	d102      	bne.n	800ade4 <_dtoa_r+0xb8c>
 800adde:	f01a 0f01 	tst.w	sl, #1
 800ade2:	d18d      	bne.n	800ad00 <_dtoa_r+0xaa8>
 800ade4:	462b      	mov	r3, r5
 800ade6:	461d      	mov	r5, r3
 800ade8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800adec:	2a30      	cmp	r2, #48	; 0x30
 800adee:	d0fa      	beq.n	800ade6 <_dtoa_r+0xb8e>
 800adf0:	e6d7      	b.n	800aba2 <_dtoa_r+0x94a>
 800adf2:	9a01      	ldr	r2, [sp, #4]
 800adf4:	429a      	cmp	r2, r3
 800adf6:	d184      	bne.n	800ad02 <_dtoa_r+0xaaa>
 800adf8:	9b00      	ldr	r3, [sp, #0]
 800adfa:	3301      	adds	r3, #1
 800adfc:	9300      	str	r3, [sp, #0]
 800adfe:	2331      	movs	r3, #49	; 0x31
 800ae00:	7013      	strb	r3, [r2, #0]
 800ae02:	e6ce      	b.n	800aba2 <_dtoa_r+0x94a>
 800ae04:	4b09      	ldr	r3, [pc, #36]	; (800ae2c <_dtoa_r+0xbd4>)
 800ae06:	f7ff ba95 	b.w	800a334 <_dtoa_r+0xdc>
 800ae0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	f47f aa6e 	bne.w	800a2ee <_dtoa_r+0x96>
 800ae12:	4b07      	ldr	r3, [pc, #28]	; (800ae30 <_dtoa_r+0xbd8>)
 800ae14:	f7ff ba8e 	b.w	800a334 <_dtoa_r+0xdc>
 800ae18:	9b02      	ldr	r3, [sp, #8]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	dcae      	bgt.n	800ad7c <_dtoa_r+0xb24>
 800ae1e:	9b06      	ldr	r3, [sp, #24]
 800ae20:	2b02      	cmp	r3, #2
 800ae22:	f73f aea8 	bgt.w	800ab76 <_dtoa_r+0x91e>
 800ae26:	e7a9      	b.n	800ad7c <_dtoa_r+0xb24>
 800ae28:	0800d090 	.word	0x0800d090
 800ae2c:	0800ceec 	.word	0x0800ceec
 800ae30:	0800d011 	.word	0x0800d011

0800ae34 <__sflush_r>:
 800ae34:	898a      	ldrh	r2, [r1, #12]
 800ae36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae3a:	4605      	mov	r5, r0
 800ae3c:	0710      	lsls	r0, r2, #28
 800ae3e:	460c      	mov	r4, r1
 800ae40:	d458      	bmi.n	800aef4 <__sflush_r+0xc0>
 800ae42:	684b      	ldr	r3, [r1, #4]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	dc05      	bgt.n	800ae54 <__sflush_r+0x20>
 800ae48:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	dc02      	bgt.n	800ae54 <__sflush_r+0x20>
 800ae4e:	2000      	movs	r0, #0
 800ae50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ae56:	2e00      	cmp	r6, #0
 800ae58:	d0f9      	beq.n	800ae4e <__sflush_r+0x1a>
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ae60:	682f      	ldr	r7, [r5, #0]
 800ae62:	602b      	str	r3, [r5, #0]
 800ae64:	d032      	beq.n	800aecc <__sflush_r+0x98>
 800ae66:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ae68:	89a3      	ldrh	r3, [r4, #12]
 800ae6a:	075a      	lsls	r2, r3, #29
 800ae6c:	d505      	bpl.n	800ae7a <__sflush_r+0x46>
 800ae6e:	6863      	ldr	r3, [r4, #4]
 800ae70:	1ac0      	subs	r0, r0, r3
 800ae72:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ae74:	b10b      	cbz	r3, 800ae7a <__sflush_r+0x46>
 800ae76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ae78:	1ac0      	subs	r0, r0, r3
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	4602      	mov	r2, r0
 800ae7e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ae80:	6a21      	ldr	r1, [r4, #32]
 800ae82:	4628      	mov	r0, r5
 800ae84:	47b0      	blx	r6
 800ae86:	1c43      	adds	r3, r0, #1
 800ae88:	89a3      	ldrh	r3, [r4, #12]
 800ae8a:	d106      	bne.n	800ae9a <__sflush_r+0x66>
 800ae8c:	6829      	ldr	r1, [r5, #0]
 800ae8e:	291d      	cmp	r1, #29
 800ae90:	d82c      	bhi.n	800aeec <__sflush_r+0xb8>
 800ae92:	4a2a      	ldr	r2, [pc, #168]	; (800af3c <__sflush_r+0x108>)
 800ae94:	40ca      	lsrs	r2, r1
 800ae96:	07d6      	lsls	r6, r2, #31
 800ae98:	d528      	bpl.n	800aeec <__sflush_r+0xb8>
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	6062      	str	r2, [r4, #4]
 800ae9e:	04d9      	lsls	r1, r3, #19
 800aea0:	6922      	ldr	r2, [r4, #16]
 800aea2:	6022      	str	r2, [r4, #0]
 800aea4:	d504      	bpl.n	800aeb0 <__sflush_r+0x7c>
 800aea6:	1c42      	adds	r2, r0, #1
 800aea8:	d101      	bne.n	800aeae <__sflush_r+0x7a>
 800aeaa:	682b      	ldr	r3, [r5, #0]
 800aeac:	b903      	cbnz	r3, 800aeb0 <__sflush_r+0x7c>
 800aeae:	6560      	str	r0, [r4, #84]	; 0x54
 800aeb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aeb2:	602f      	str	r7, [r5, #0]
 800aeb4:	2900      	cmp	r1, #0
 800aeb6:	d0ca      	beq.n	800ae4e <__sflush_r+0x1a>
 800aeb8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aebc:	4299      	cmp	r1, r3
 800aebe:	d002      	beq.n	800aec6 <__sflush_r+0x92>
 800aec0:	4628      	mov	r0, r5
 800aec2:	f7fe f9d9 	bl	8009278 <_free_r>
 800aec6:	2000      	movs	r0, #0
 800aec8:	6360      	str	r0, [r4, #52]	; 0x34
 800aeca:	e7c1      	b.n	800ae50 <__sflush_r+0x1c>
 800aecc:	6a21      	ldr	r1, [r4, #32]
 800aece:	2301      	movs	r3, #1
 800aed0:	4628      	mov	r0, r5
 800aed2:	47b0      	blx	r6
 800aed4:	1c41      	adds	r1, r0, #1
 800aed6:	d1c7      	bne.n	800ae68 <__sflush_r+0x34>
 800aed8:	682b      	ldr	r3, [r5, #0]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d0c4      	beq.n	800ae68 <__sflush_r+0x34>
 800aede:	2b1d      	cmp	r3, #29
 800aee0:	d001      	beq.n	800aee6 <__sflush_r+0xb2>
 800aee2:	2b16      	cmp	r3, #22
 800aee4:	d101      	bne.n	800aeea <__sflush_r+0xb6>
 800aee6:	602f      	str	r7, [r5, #0]
 800aee8:	e7b1      	b.n	800ae4e <__sflush_r+0x1a>
 800aeea:	89a3      	ldrh	r3, [r4, #12]
 800aeec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aef0:	81a3      	strh	r3, [r4, #12]
 800aef2:	e7ad      	b.n	800ae50 <__sflush_r+0x1c>
 800aef4:	690f      	ldr	r7, [r1, #16]
 800aef6:	2f00      	cmp	r7, #0
 800aef8:	d0a9      	beq.n	800ae4e <__sflush_r+0x1a>
 800aefa:	0793      	lsls	r3, r2, #30
 800aefc:	680e      	ldr	r6, [r1, #0]
 800aefe:	bf08      	it	eq
 800af00:	694b      	ldreq	r3, [r1, #20]
 800af02:	600f      	str	r7, [r1, #0]
 800af04:	bf18      	it	ne
 800af06:	2300      	movne	r3, #0
 800af08:	eba6 0807 	sub.w	r8, r6, r7
 800af0c:	608b      	str	r3, [r1, #8]
 800af0e:	f1b8 0f00 	cmp.w	r8, #0
 800af12:	dd9c      	ble.n	800ae4e <__sflush_r+0x1a>
 800af14:	6a21      	ldr	r1, [r4, #32]
 800af16:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800af18:	4643      	mov	r3, r8
 800af1a:	463a      	mov	r2, r7
 800af1c:	4628      	mov	r0, r5
 800af1e:	47b0      	blx	r6
 800af20:	2800      	cmp	r0, #0
 800af22:	dc06      	bgt.n	800af32 <__sflush_r+0xfe>
 800af24:	89a3      	ldrh	r3, [r4, #12]
 800af26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af2a:	81a3      	strh	r3, [r4, #12]
 800af2c:	f04f 30ff 	mov.w	r0, #4294967295
 800af30:	e78e      	b.n	800ae50 <__sflush_r+0x1c>
 800af32:	4407      	add	r7, r0
 800af34:	eba8 0800 	sub.w	r8, r8, r0
 800af38:	e7e9      	b.n	800af0e <__sflush_r+0xda>
 800af3a:	bf00      	nop
 800af3c:	20400001 	.word	0x20400001

0800af40 <_fflush_r>:
 800af40:	b538      	push	{r3, r4, r5, lr}
 800af42:	690b      	ldr	r3, [r1, #16]
 800af44:	4605      	mov	r5, r0
 800af46:	460c      	mov	r4, r1
 800af48:	b913      	cbnz	r3, 800af50 <_fflush_r+0x10>
 800af4a:	2500      	movs	r5, #0
 800af4c:	4628      	mov	r0, r5
 800af4e:	bd38      	pop	{r3, r4, r5, pc}
 800af50:	b118      	cbz	r0, 800af5a <_fflush_r+0x1a>
 800af52:	6983      	ldr	r3, [r0, #24]
 800af54:	b90b      	cbnz	r3, 800af5a <_fflush_r+0x1a>
 800af56:	f000 f887 	bl	800b068 <__sinit>
 800af5a:	4b14      	ldr	r3, [pc, #80]	; (800afac <_fflush_r+0x6c>)
 800af5c:	429c      	cmp	r4, r3
 800af5e:	d11b      	bne.n	800af98 <_fflush_r+0x58>
 800af60:	686c      	ldr	r4, [r5, #4]
 800af62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d0ef      	beq.n	800af4a <_fflush_r+0xa>
 800af6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800af6c:	07d0      	lsls	r0, r2, #31
 800af6e:	d404      	bmi.n	800af7a <_fflush_r+0x3a>
 800af70:	0599      	lsls	r1, r3, #22
 800af72:	d402      	bmi.n	800af7a <_fflush_r+0x3a>
 800af74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af76:	f000 f91a 	bl	800b1ae <__retarget_lock_acquire_recursive>
 800af7a:	4628      	mov	r0, r5
 800af7c:	4621      	mov	r1, r4
 800af7e:	f7ff ff59 	bl	800ae34 <__sflush_r>
 800af82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af84:	07da      	lsls	r2, r3, #31
 800af86:	4605      	mov	r5, r0
 800af88:	d4e0      	bmi.n	800af4c <_fflush_r+0xc>
 800af8a:	89a3      	ldrh	r3, [r4, #12]
 800af8c:	059b      	lsls	r3, r3, #22
 800af8e:	d4dd      	bmi.n	800af4c <_fflush_r+0xc>
 800af90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af92:	f000 f90d 	bl	800b1b0 <__retarget_lock_release_recursive>
 800af96:	e7d9      	b.n	800af4c <_fflush_r+0xc>
 800af98:	4b05      	ldr	r3, [pc, #20]	; (800afb0 <_fflush_r+0x70>)
 800af9a:	429c      	cmp	r4, r3
 800af9c:	d101      	bne.n	800afa2 <_fflush_r+0x62>
 800af9e:	68ac      	ldr	r4, [r5, #8]
 800afa0:	e7df      	b.n	800af62 <_fflush_r+0x22>
 800afa2:	4b04      	ldr	r3, [pc, #16]	; (800afb4 <_fflush_r+0x74>)
 800afa4:	429c      	cmp	r4, r3
 800afa6:	bf08      	it	eq
 800afa8:	68ec      	ldreq	r4, [r5, #12]
 800afaa:	e7da      	b.n	800af62 <_fflush_r+0x22>
 800afac:	0800d0c4 	.word	0x0800d0c4
 800afb0:	0800d0e4 	.word	0x0800d0e4
 800afb4:	0800d0a4 	.word	0x0800d0a4

0800afb8 <std>:
 800afb8:	2300      	movs	r3, #0
 800afba:	b510      	push	{r4, lr}
 800afbc:	4604      	mov	r4, r0
 800afbe:	e9c0 3300 	strd	r3, r3, [r0]
 800afc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800afc6:	6083      	str	r3, [r0, #8]
 800afc8:	8181      	strh	r1, [r0, #12]
 800afca:	6643      	str	r3, [r0, #100]	; 0x64
 800afcc:	81c2      	strh	r2, [r0, #14]
 800afce:	6183      	str	r3, [r0, #24]
 800afd0:	4619      	mov	r1, r3
 800afd2:	2208      	movs	r2, #8
 800afd4:	305c      	adds	r0, #92	; 0x5c
 800afd6:	f7fe f947 	bl	8009268 <memset>
 800afda:	4b05      	ldr	r3, [pc, #20]	; (800aff0 <std+0x38>)
 800afdc:	6263      	str	r3, [r4, #36]	; 0x24
 800afde:	4b05      	ldr	r3, [pc, #20]	; (800aff4 <std+0x3c>)
 800afe0:	62a3      	str	r3, [r4, #40]	; 0x28
 800afe2:	4b05      	ldr	r3, [pc, #20]	; (800aff8 <std+0x40>)
 800afe4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800afe6:	4b05      	ldr	r3, [pc, #20]	; (800affc <std+0x44>)
 800afe8:	6224      	str	r4, [r4, #32]
 800afea:	6323      	str	r3, [r4, #48]	; 0x30
 800afec:	bd10      	pop	{r4, pc}
 800afee:	bf00      	nop
 800aff0:	0800bf35 	.word	0x0800bf35
 800aff4:	0800bf57 	.word	0x0800bf57
 800aff8:	0800bf8f 	.word	0x0800bf8f
 800affc:	0800bfb3 	.word	0x0800bfb3

0800b000 <_cleanup_r>:
 800b000:	4901      	ldr	r1, [pc, #4]	; (800b008 <_cleanup_r+0x8>)
 800b002:	f000 b8af 	b.w	800b164 <_fwalk_reent>
 800b006:	bf00      	nop
 800b008:	0800af41 	.word	0x0800af41

0800b00c <__sfmoreglue>:
 800b00c:	b570      	push	{r4, r5, r6, lr}
 800b00e:	2268      	movs	r2, #104	; 0x68
 800b010:	1e4d      	subs	r5, r1, #1
 800b012:	4355      	muls	r5, r2
 800b014:	460e      	mov	r6, r1
 800b016:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b01a:	f7fe f999 	bl	8009350 <_malloc_r>
 800b01e:	4604      	mov	r4, r0
 800b020:	b140      	cbz	r0, 800b034 <__sfmoreglue+0x28>
 800b022:	2100      	movs	r1, #0
 800b024:	e9c0 1600 	strd	r1, r6, [r0]
 800b028:	300c      	adds	r0, #12
 800b02a:	60a0      	str	r0, [r4, #8]
 800b02c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b030:	f7fe f91a 	bl	8009268 <memset>
 800b034:	4620      	mov	r0, r4
 800b036:	bd70      	pop	{r4, r5, r6, pc}

0800b038 <__sfp_lock_acquire>:
 800b038:	4801      	ldr	r0, [pc, #4]	; (800b040 <__sfp_lock_acquire+0x8>)
 800b03a:	f000 b8b8 	b.w	800b1ae <__retarget_lock_acquire_recursive>
 800b03e:	bf00      	nop
 800b040:	20000541 	.word	0x20000541

0800b044 <__sfp_lock_release>:
 800b044:	4801      	ldr	r0, [pc, #4]	; (800b04c <__sfp_lock_release+0x8>)
 800b046:	f000 b8b3 	b.w	800b1b0 <__retarget_lock_release_recursive>
 800b04a:	bf00      	nop
 800b04c:	20000541 	.word	0x20000541

0800b050 <__sinit_lock_acquire>:
 800b050:	4801      	ldr	r0, [pc, #4]	; (800b058 <__sinit_lock_acquire+0x8>)
 800b052:	f000 b8ac 	b.w	800b1ae <__retarget_lock_acquire_recursive>
 800b056:	bf00      	nop
 800b058:	20000542 	.word	0x20000542

0800b05c <__sinit_lock_release>:
 800b05c:	4801      	ldr	r0, [pc, #4]	; (800b064 <__sinit_lock_release+0x8>)
 800b05e:	f000 b8a7 	b.w	800b1b0 <__retarget_lock_release_recursive>
 800b062:	bf00      	nop
 800b064:	20000542 	.word	0x20000542

0800b068 <__sinit>:
 800b068:	b510      	push	{r4, lr}
 800b06a:	4604      	mov	r4, r0
 800b06c:	f7ff fff0 	bl	800b050 <__sinit_lock_acquire>
 800b070:	69a3      	ldr	r3, [r4, #24]
 800b072:	b11b      	cbz	r3, 800b07c <__sinit+0x14>
 800b074:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b078:	f7ff bff0 	b.w	800b05c <__sinit_lock_release>
 800b07c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b080:	6523      	str	r3, [r4, #80]	; 0x50
 800b082:	4b13      	ldr	r3, [pc, #76]	; (800b0d0 <__sinit+0x68>)
 800b084:	4a13      	ldr	r2, [pc, #76]	; (800b0d4 <__sinit+0x6c>)
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	62a2      	str	r2, [r4, #40]	; 0x28
 800b08a:	42a3      	cmp	r3, r4
 800b08c:	bf04      	itt	eq
 800b08e:	2301      	moveq	r3, #1
 800b090:	61a3      	streq	r3, [r4, #24]
 800b092:	4620      	mov	r0, r4
 800b094:	f000 f820 	bl	800b0d8 <__sfp>
 800b098:	6060      	str	r0, [r4, #4]
 800b09a:	4620      	mov	r0, r4
 800b09c:	f000 f81c 	bl	800b0d8 <__sfp>
 800b0a0:	60a0      	str	r0, [r4, #8]
 800b0a2:	4620      	mov	r0, r4
 800b0a4:	f000 f818 	bl	800b0d8 <__sfp>
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	60e0      	str	r0, [r4, #12]
 800b0ac:	2104      	movs	r1, #4
 800b0ae:	6860      	ldr	r0, [r4, #4]
 800b0b0:	f7ff ff82 	bl	800afb8 <std>
 800b0b4:	68a0      	ldr	r0, [r4, #8]
 800b0b6:	2201      	movs	r2, #1
 800b0b8:	2109      	movs	r1, #9
 800b0ba:	f7ff ff7d 	bl	800afb8 <std>
 800b0be:	68e0      	ldr	r0, [r4, #12]
 800b0c0:	2202      	movs	r2, #2
 800b0c2:	2112      	movs	r1, #18
 800b0c4:	f7ff ff78 	bl	800afb8 <std>
 800b0c8:	2301      	movs	r3, #1
 800b0ca:	61a3      	str	r3, [r4, #24]
 800b0cc:	e7d2      	b.n	800b074 <__sinit+0xc>
 800b0ce:	bf00      	nop
 800b0d0:	0800ced8 	.word	0x0800ced8
 800b0d4:	0800b001 	.word	0x0800b001

0800b0d8 <__sfp>:
 800b0d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0da:	4607      	mov	r7, r0
 800b0dc:	f7ff ffac 	bl	800b038 <__sfp_lock_acquire>
 800b0e0:	4b1e      	ldr	r3, [pc, #120]	; (800b15c <__sfp+0x84>)
 800b0e2:	681e      	ldr	r6, [r3, #0]
 800b0e4:	69b3      	ldr	r3, [r6, #24]
 800b0e6:	b913      	cbnz	r3, 800b0ee <__sfp+0x16>
 800b0e8:	4630      	mov	r0, r6
 800b0ea:	f7ff ffbd 	bl	800b068 <__sinit>
 800b0ee:	3648      	adds	r6, #72	; 0x48
 800b0f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b0f4:	3b01      	subs	r3, #1
 800b0f6:	d503      	bpl.n	800b100 <__sfp+0x28>
 800b0f8:	6833      	ldr	r3, [r6, #0]
 800b0fa:	b30b      	cbz	r3, 800b140 <__sfp+0x68>
 800b0fc:	6836      	ldr	r6, [r6, #0]
 800b0fe:	e7f7      	b.n	800b0f0 <__sfp+0x18>
 800b100:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b104:	b9d5      	cbnz	r5, 800b13c <__sfp+0x64>
 800b106:	4b16      	ldr	r3, [pc, #88]	; (800b160 <__sfp+0x88>)
 800b108:	60e3      	str	r3, [r4, #12]
 800b10a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b10e:	6665      	str	r5, [r4, #100]	; 0x64
 800b110:	f000 f84c 	bl	800b1ac <__retarget_lock_init_recursive>
 800b114:	f7ff ff96 	bl	800b044 <__sfp_lock_release>
 800b118:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b11c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b120:	6025      	str	r5, [r4, #0]
 800b122:	61a5      	str	r5, [r4, #24]
 800b124:	2208      	movs	r2, #8
 800b126:	4629      	mov	r1, r5
 800b128:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b12c:	f7fe f89c 	bl	8009268 <memset>
 800b130:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b134:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b138:	4620      	mov	r0, r4
 800b13a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b13c:	3468      	adds	r4, #104	; 0x68
 800b13e:	e7d9      	b.n	800b0f4 <__sfp+0x1c>
 800b140:	2104      	movs	r1, #4
 800b142:	4638      	mov	r0, r7
 800b144:	f7ff ff62 	bl	800b00c <__sfmoreglue>
 800b148:	4604      	mov	r4, r0
 800b14a:	6030      	str	r0, [r6, #0]
 800b14c:	2800      	cmp	r0, #0
 800b14e:	d1d5      	bne.n	800b0fc <__sfp+0x24>
 800b150:	f7ff ff78 	bl	800b044 <__sfp_lock_release>
 800b154:	230c      	movs	r3, #12
 800b156:	603b      	str	r3, [r7, #0]
 800b158:	e7ee      	b.n	800b138 <__sfp+0x60>
 800b15a:	bf00      	nop
 800b15c:	0800ced8 	.word	0x0800ced8
 800b160:	ffff0001 	.word	0xffff0001

0800b164 <_fwalk_reent>:
 800b164:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b168:	4606      	mov	r6, r0
 800b16a:	4688      	mov	r8, r1
 800b16c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b170:	2700      	movs	r7, #0
 800b172:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b176:	f1b9 0901 	subs.w	r9, r9, #1
 800b17a:	d505      	bpl.n	800b188 <_fwalk_reent+0x24>
 800b17c:	6824      	ldr	r4, [r4, #0]
 800b17e:	2c00      	cmp	r4, #0
 800b180:	d1f7      	bne.n	800b172 <_fwalk_reent+0xe>
 800b182:	4638      	mov	r0, r7
 800b184:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b188:	89ab      	ldrh	r3, [r5, #12]
 800b18a:	2b01      	cmp	r3, #1
 800b18c:	d907      	bls.n	800b19e <_fwalk_reent+0x3a>
 800b18e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b192:	3301      	adds	r3, #1
 800b194:	d003      	beq.n	800b19e <_fwalk_reent+0x3a>
 800b196:	4629      	mov	r1, r5
 800b198:	4630      	mov	r0, r6
 800b19a:	47c0      	blx	r8
 800b19c:	4307      	orrs	r7, r0
 800b19e:	3568      	adds	r5, #104	; 0x68
 800b1a0:	e7e9      	b.n	800b176 <_fwalk_reent+0x12>
	...

0800b1a4 <_localeconv_r>:
 800b1a4:	4800      	ldr	r0, [pc, #0]	; (800b1a8 <_localeconv_r+0x4>)
 800b1a6:	4770      	bx	lr
 800b1a8:	20000164 	.word	0x20000164

0800b1ac <__retarget_lock_init_recursive>:
 800b1ac:	4770      	bx	lr

0800b1ae <__retarget_lock_acquire_recursive>:
 800b1ae:	4770      	bx	lr

0800b1b0 <__retarget_lock_release_recursive>:
 800b1b0:	4770      	bx	lr

0800b1b2 <__swhatbuf_r>:
 800b1b2:	b570      	push	{r4, r5, r6, lr}
 800b1b4:	460e      	mov	r6, r1
 800b1b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1ba:	2900      	cmp	r1, #0
 800b1bc:	b096      	sub	sp, #88	; 0x58
 800b1be:	4614      	mov	r4, r2
 800b1c0:	461d      	mov	r5, r3
 800b1c2:	da08      	bge.n	800b1d6 <__swhatbuf_r+0x24>
 800b1c4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	602a      	str	r2, [r5, #0]
 800b1cc:	061a      	lsls	r2, r3, #24
 800b1ce:	d410      	bmi.n	800b1f2 <__swhatbuf_r+0x40>
 800b1d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1d4:	e00e      	b.n	800b1f4 <__swhatbuf_r+0x42>
 800b1d6:	466a      	mov	r2, sp
 800b1d8:	f000 ff42 	bl	800c060 <_fstat_r>
 800b1dc:	2800      	cmp	r0, #0
 800b1de:	dbf1      	blt.n	800b1c4 <__swhatbuf_r+0x12>
 800b1e0:	9a01      	ldr	r2, [sp, #4]
 800b1e2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b1e6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b1ea:	425a      	negs	r2, r3
 800b1ec:	415a      	adcs	r2, r3
 800b1ee:	602a      	str	r2, [r5, #0]
 800b1f0:	e7ee      	b.n	800b1d0 <__swhatbuf_r+0x1e>
 800b1f2:	2340      	movs	r3, #64	; 0x40
 800b1f4:	2000      	movs	r0, #0
 800b1f6:	6023      	str	r3, [r4, #0]
 800b1f8:	b016      	add	sp, #88	; 0x58
 800b1fa:	bd70      	pop	{r4, r5, r6, pc}

0800b1fc <__smakebuf_r>:
 800b1fc:	898b      	ldrh	r3, [r1, #12]
 800b1fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b200:	079d      	lsls	r5, r3, #30
 800b202:	4606      	mov	r6, r0
 800b204:	460c      	mov	r4, r1
 800b206:	d507      	bpl.n	800b218 <__smakebuf_r+0x1c>
 800b208:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b20c:	6023      	str	r3, [r4, #0]
 800b20e:	6123      	str	r3, [r4, #16]
 800b210:	2301      	movs	r3, #1
 800b212:	6163      	str	r3, [r4, #20]
 800b214:	b002      	add	sp, #8
 800b216:	bd70      	pop	{r4, r5, r6, pc}
 800b218:	ab01      	add	r3, sp, #4
 800b21a:	466a      	mov	r2, sp
 800b21c:	f7ff ffc9 	bl	800b1b2 <__swhatbuf_r>
 800b220:	9900      	ldr	r1, [sp, #0]
 800b222:	4605      	mov	r5, r0
 800b224:	4630      	mov	r0, r6
 800b226:	f7fe f893 	bl	8009350 <_malloc_r>
 800b22a:	b948      	cbnz	r0, 800b240 <__smakebuf_r+0x44>
 800b22c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b230:	059a      	lsls	r2, r3, #22
 800b232:	d4ef      	bmi.n	800b214 <__smakebuf_r+0x18>
 800b234:	f023 0303 	bic.w	r3, r3, #3
 800b238:	f043 0302 	orr.w	r3, r3, #2
 800b23c:	81a3      	strh	r3, [r4, #12]
 800b23e:	e7e3      	b.n	800b208 <__smakebuf_r+0xc>
 800b240:	4b0d      	ldr	r3, [pc, #52]	; (800b278 <__smakebuf_r+0x7c>)
 800b242:	62b3      	str	r3, [r6, #40]	; 0x28
 800b244:	89a3      	ldrh	r3, [r4, #12]
 800b246:	6020      	str	r0, [r4, #0]
 800b248:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b24c:	81a3      	strh	r3, [r4, #12]
 800b24e:	9b00      	ldr	r3, [sp, #0]
 800b250:	6163      	str	r3, [r4, #20]
 800b252:	9b01      	ldr	r3, [sp, #4]
 800b254:	6120      	str	r0, [r4, #16]
 800b256:	b15b      	cbz	r3, 800b270 <__smakebuf_r+0x74>
 800b258:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b25c:	4630      	mov	r0, r6
 800b25e:	f000 ff11 	bl	800c084 <_isatty_r>
 800b262:	b128      	cbz	r0, 800b270 <__smakebuf_r+0x74>
 800b264:	89a3      	ldrh	r3, [r4, #12]
 800b266:	f023 0303 	bic.w	r3, r3, #3
 800b26a:	f043 0301 	orr.w	r3, r3, #1
 800b26e:	81a3      	strh	r3, [r4, #12]
 800b270:	89a0      	ldrh	r0, [r4, #12]
 800b272:	4305      	orrs	r5, r0
 800b274:	81a5      	strh	r5, [r4, #12]
 800b276:	e7cd      	b.n	800b214 <__smakebuf_r+0x18>
 800b278:	0800b001 	.word	0x0800b001

0800b27c <__malloc_lock>:
 800b27c:	4801      	ldr	r0, [pc, #4]	; (800b284 <__malloc_lock+0x8>)
 800b27e:	f7ff bf96 	b.w	800b1ae <__retarget_lock_acquire_recursive>
 800b282:	bf00      	nop
 800b284:	20000540 	.word	0x20000540

0800b288 <__malloc_unlock>:
 800b288:	4801      	ldr	r0, [pc, #4]	; (800b290 <__malloc_unlock+0x8>)
 800b28a:	f7ff bf91 	b.w	800b1b0 <__retarget_lock_release_recursive>
 800b28e:	bf00      	nop
 800b290:	20000540 	.word	0x20000540

0800b294 <_Balloc>:
 800b294:	b570      	push	{r4, r5, r6, lr}
 800b296:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b298:	4604      	mov	r4, r0
 800b29a:	460d      	mov	r5, r1
 800b29c:	b976      	cbnz	r6, 800b2bc <_Balloc+0x28>
 800b29e:	2010      	movs	r0, #16
 800b2a0:	f7fd ffcc 	bl	800923c <malloc>
 800b2a4:	4602      	mov	r2, r0
 800b2a6:	6260      	str	r0, [r4, #36]	; 0x24
 800b2a8:	b920      	cbnz	r0, 800b2b4 <_Balloc+0x20>
 800b2aa:	4b18      	ldr	r3, [pc, #96]	; (800b30c <_Balloc+0x78>)
 800b2ac:	4818      	ldr	r0, [pc, #96]	; (800b310 <_Balloc+0x7c>)
 800b2ae:	2166      	movs	r1, #102	; 0x66
 800b2b0:	f000 fe96 	bl	800bfe0 <__assert_func>
 800b2b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b2b8:	6006      	str	r6, [r0, #0]
 800b2ba:	60c6      	str	r6, [r0, #12]
 800b2bc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b2be:	68f3      	ldr	r3, [r6, #12]
 800b2c0:	b183      	cbz	r3, 800b2e4 <_Balloc+0x50>
 800b2c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b2c4:	68db      	ldr	r3, [r3, #12]
 800b2c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b2ca:	b9b8      	cbnz	r0, 800b2fc <_Balloc+0x68>
 800b2cc:	2101      	movs	r1, #1
 800b2ce:	fa01 f605 	lsl.w	r6, r1, r5
 800b2d2:	1d72      	adds	r2, r6, #5
 800b2d4:	0092      	lsls	r2, r2, #2
 800b2d6:	4620      	mov	r0, r4
 800b2d8:	f000 fb60 	bl	800b99c <_calloc_r>
 800b2dc:	b160      	cbz	r0, 800b2f8 <_Balloc+0x64>
 800b2de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b2e2:	e00e      	b.n	800b302 <_Balloc+0x6e>
 800b2e4:	2221      	movs	r2, #33	; 0x21
 800b2e6:	2104      	movs	r1, #4
 800b2e8:	4620      	mov	r0, r4
 800b2ea:	f000 fb57 	bl	800b99c <_calloc_r>
 800b2ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b2f0:	60f0      	str	r0, [r6, #12]
 800b2f2:	68db      	ldr	r3, [r3, #12]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d1e4      	bne.n	800b2c2 <_Balloc+0x2e>
 800b2f8:	2000      	movs	r0, #0
 800b2fa:	bd70      	pop	{r4, r5, r6, pc}
 800b2fc:	6802      	ldr	r2, [r0, #0]
 800b2fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b302:	2300      	movs	r3, #0
 800b304:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b308:	e7f7      	b.n	800b2fa <_Balloc+0x66>
 800b30a:	bf00      	nop
 800b30c:	0800d01e 	.word	0x0800d01e
 800b310:	0800d104 	.word	0x0800d104

0800b314 <_Bfree>:
 800b314:	b570      	push	{r4, r5, r6, lr}
 800b316:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b318:	4605      	mov	r5, r0
 800b31a:	460c      	mov	r4, r1
 800b31c:	b976      	cbnz	r6, 800b33c <_Bfree+0x28>
 800b31e:	2010      	movs	r0, #16
 800b320:	f7fd ff8c 	bl	800923c <malloc>
 800b324:	4602      	mov	r2, r0
 800b326:	6268      	str	r0, [r5, #36]	; 0x24
 800b328:	b920      	cbnz	r0, 800b334 <_Bfree+0x20>
 800b32a:	4b09      	ldr	r3, [pc, #36]	; (800b350 <_Bfree+0x3c>)
 800b32c:	4809      	ldr	r0, [pc, #36]	; (800b354 <_Bfree+0x40>)
 800b32e:	218a      	movs	r1, #138	; 0x8a
 800b330:	f000 fe56 	bl	800bfe0 <__assert_func>
 800b334:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b338:	6006      	str	r6, [r0, #0]
 800b33a:	60c6      	str	r6, [r0, #12]
 800b33c:	b13c      	cbz	r4, 800b34e <_Bfree+0x3a>
 800b33e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b340:	6862      	ldr	r2, [r4, #4]
 800b342:	68db      	ldr	r3, [r3, #12]
 800b344:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b348:	6021      	str	r1, [r4, #0]
 800b34a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b34e:	bd70      	pop	{r4, r5, r6, pc}
 800b350:	0800d01e 	.word	0x0800d01e
 800b354:	0800d104 	.word	0x0800d104

0800b358 <__multadd>:
 800b358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b35c:	690d      	ldr	r5, [r1, #16]
 800b35e:	4607      	mov	r7, r0
 800b360:	460c      	mov	r4, r1
 800b362:	461e      	mov	r6, r3
 800b364:	f101 0c14 	add.w	ip, r1, #20
 800b368:	2000      	movs	r0, #0
 800b36a:	f8dc 3000 	ldr.w	r3, [ip]
 800b36e:	b299      	uxth	r1, r3
 800b370:	fb02 6101 	mla	r1, r2, r1, r6
 800b374:	0c1e      	lsrs	r6, r3, #16
 800b376:	0c0b      	lsrs	r3, r1, #16
 800b378:	fb02 3306 	mla	r3, r2, r6, r3
 800b37c:	b289      	uxth	r1, r1
 800b37e:	3001      	adds	r0, #1
 800b380:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b384:	4285      	cmp	r5, r0
 800b386:	f84c 1b04 	str.w	r1, [ip], #4
 800b38a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b38e:	dcec      	bgt.n	800b36a <__multadd+0x12>
 800b390:	b30e      	cbz	r6, 800b3d6 <__multadd+0x7e>
 800b392:	68a3      	ldr	r3, [r4, #8]
 800b394:	42ab      	cmp	r3, r5
 800b396:	dc19      	bgt.n	800b3cc <__multadd+0x74>
 800b398:	6861      	ldr	r1, [r4, #4]
 800b39a:	4638      	mov	r0, r7
 800b39c:	3101      	adds	r1, #1
 800b39e:	f7ff ff79 	bl	800b294 <_Balloc>
 800b3a2:	4680      	mov	r8, r0
 800b3a4:	b928      	cbnz	r0, 800b3b2 <__multadd+0x5a>
 800b3a6:	4602      	mov	r2, r0
 800b3a8:	4b0c      	ldr	r3, [pc, #48]	; (800b3dc <__multadd+0x84>)
 800b3aa:	480d      	ldr	r0, [pc, #52]	; (800b3e0 <__multadd+0x88>)
 800b3ac:	21b5      	movs	r1, #181	; 0xb5
 800b3ae:	f000 fe17 	bl	800bfe0 <__assert_func>
 800b3b2:	6922      	ldr	r2, [r4, #16]
 800b3b4:	3202      	adds	r2, #2
 800b3b6:	f104 010c 	add.w	r1, r4, #12
 800b3ba:	0092      	lsls	r2, r2, #2
 800b3bc:	300c      	adds	r0, #12
 800b3be:	f7fd ff45 	bl	800924c <memcpy>
 800b3c2:	4621      	mov	r1, r4
 800b3c4:	4638      	mov	r0, r7
 800b3c6:	f7ff ffa5 	bl	800b314 <_Bfree>
 800b3ca:	4644      	mov	r4, r8
 800b3cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b3d0:	3501      	adds	r5, #1
 800b3d2:	615e      	str	r6, [r3, #20]
 800b3d4:	6125      	str	r5, [r4, #16]
 800b3d6:	4620      	mov	r0, r4
 800b3d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3dc:	0800d090 	.word	0x0800d090
 800b3e0:	0800d104 	.word	0x0800d104

0800b3e4 <__hi0bits>:
 800b3e4:	0c03      	lsrs	r3, r0, #16
 800b3e6:	041b      	lsls	r3, r3, #16
 800b3e8:	b9d3      	cbnz	r3, 800b420 <__hi0bits+0x3c>
 800b3ea:	0400      	lsls	r0, r0, #16
 800b3ec:	2310      	movs	r3, #16
 800b3ee:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b3f2:	bf04      	itt	eq
 800b3f4:	0200      	lsleq	r0, r0, #8
 800b3f6:	3308      	addeq	r3, #8
 800b3f8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b3fc:	bf04      	itt	eq
 800b3fe:	0100      	lsleq	r0, r0, #4
 800b400:	3304      	addeq	r3, #4
 800b402:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b406:	bf04      	itt	eq
 800b408:	0080      	lsleq	r0, r0, #2
 800b40a:	3302      	addeq	r3, #2
 800b40c:	2800      	cmp	r0, #0
 800b40e:	db05      	blt.n	800b41c <__hi0bits+0x38>
 800b410:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b414:	f103 0301 	add.w	r3, r3, #1
 800b418:	bf08      	it	eq
 800b41a:	2320      	moveq	r3, #32
 800b41c:	4618      	mov	r0, r3
 800b41e:	4770      	bx	lr
 800b420:	2300      	movs	r3, #0
 800b422:	e7e4      	b.n	800b3ee <__hi0bits+0xa>

0800b424 <__lo0bits>:
 800b424:	6803      	ldr	r3, [r0, #0]
 800b426:	f013 0207 	ands.w	r2, r3, #7
 800b42a:	4601      	mov	r1, r0
 800b42c:	d00b      	beq.n	800b446 <__lo0bits+0x22>
 800b42e:	07da      	lsls	r2, r3, #31
 800b430:	d423      	bmi.n	800b47a <__lo0bits+0x56>
 800b432:	0798      	lsls	r0, r3, #30
 800b434:	bf49      	itett	mi
 800b436:	085b      	lsrmi	r3, r3, #1
 800b438:	089b      	lsrpl	r3, r3, #2
 800b43a:	2001      	movmi	r0, #1
 800b43c:	600b      	strmi	r3, [r1, #0]
 800b43e:	bf5c      	itt	pl
 800b440:	600b      	strpl	r3, [r1, #0]
 800b442:	2002      	movpl	r0, #2
 800b444:	4770      	bx	lr
 800b446:	b298      	uxth	r0, r3
 800b448:	b9a8      	cbnz	r0, 800b476 <__lo0bits+0x52>
 800b44a:	0c1b      	lsrs	r3, r3, #16
 800b44c:	2010      	movs	r0, #16
 800b44e:	b2da      	uxtb	r2, r3
 800b450:	b90a      	cbnz	r2, 800b456 <__lo0bits+0x32>
 800b452:	3008      	adds	r0, #8
 800b454:	0a1b      	lsrs	r3, r3, #8
 800b456:	071a      	lsls	r2, r3, #28
 800b458:	bf04      	itt	eq
 800b45a:	091b      	lsreq	r3, r3, #4
 800b45c:	3004      	addeq	r0, #4
 800b45e:	079a      	lsls	r2, r3, #30
 800b460:	bf04      	itt	eq
 800b462:	089b      	lsreq	r3, r3, #2
 800b464:	3002      	addeq	r0, #2
 800b466:	07da      	lsls	r2, r3, #31
 800b468:	d403      	bmi.n	800b472 <__lo0bits+0x4e>
 800b46a:	085b      	lsrs	r3, r3, #1
 800b46c:	f100 0001 	add.w	r0, r0, #1
 800b470:	d005      	beq.n	800b47e <__lo0bits+0x5a>
 800b472:	600b      	str	r3, [r1, #0]
 800b474:	4770      	bx	lr
 800b476:	4610      	mov	r0, r2
 800b478:	e7e9      	b.n	800b44e <__lo0bits+0x2a>
 800b47a:	2000      	movs	r0, #0
 800b47c:	4770      	bx	lr
 800b47e:	2020      	movs	r0, #32
 800b480:	4770      	bx	lr
	...

0800b484 <__i2b>:
 800b484:	b510      	push	{r4, lr}
 800b486:	460c      	mov	r4, r1
 800b488:	2101      	movs	r1, #1
 800b48a:	f7ff ff03 	bl	800b294 <_Balloc>
 800b48e:	4602      	mov	r2, r0
 800b490:	b928      	cbnz	r0, 800b49e <__i2b+0x1a>
 800b492:	4b05      	ldr	r3, [pc, #20]	; (800b4a8 <__i2b+0x24>)
 800b494:	4805      	ldr	r0, [pc, #20]	; (800b4ac <__i2b+0x28>)
 800b496:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b49a:	f000 fda1 	bl	800bfe0 <__assert_func>
 800b49e:	2301      	movs	r3, #1
 800b4a0:	6144      	str	r4, [r0, #20]
 800b4a2:	6103      	str	r3, [r0, #16]
 800b4a4:	bd10      	pop	{r4, pc}
 800b4a6:	bf00      	nop
 800b4a8:	0800d090 	.word	0x0800d090
 800b4ac:	0800d104 	.word	0x0800d104

0800b4b0 <__multiply>:
 800b4b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4b4:	4691      	mov	r9, r2
 800b4b6:	690a      	ldr	r2, [r1, #16]
 800b4b8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b4bc:	429a      	cmp	r2, r3
 800b4be:	bfb8      	it	lt
 800b4c0:	460b      	movlt	r3, r1
 800b4c2:	460c      	mov	r4, r1
 800b4c4:	bfbc      	itt	lt
 800b4c6:	464c      	movlt	r4, r9
 800b4c8:	4699      	movlt	r9, r3
 800b4ca:	6927      	ldr	r7, [r4, #16]
 800b4cc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b4d0:	68a3      	ldr	r3, [r4, #8]
 800b4d2:	6861      	ldr	r1, [r4, #4]
 800b4d4:	eb07 060a 	add.w	r6, r7, sl
 800b4d8:	42b3      	cmp	r3, r6
 800b4da:	b085      	sub	sp, #20
 800b4dc:	bfb8      	it	lt
 800b4de:	3101      	addlt	r1, #1
 800b4e0:	f7ff fed8 	bl	800b294 <_Balloc>
 800b4e4:	b930      	cbnz	r0, 800b4f4 <__multiply+0x44>
 800b4e6:	4602      	mov	r2, r0
 800b4e8:	4b44      	ldr	r3, [pc, #272]	; (800b5fc <__multiply+0x14c>)
 800b4ea:	4845      	ldr	r0, [pc, #276]	; (800b600 <__multiply+0x150>)
 800b4ec:	f240 115d 	movw	r1, #349	; 0x15d
 800b4f0:	f000 fd76 	bl	800bfe0 <__assert_func>
 800b4f4:	f100 0514 	add.w	r5, r0, #20
 800b4f8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b4fc:	462b      	mov	r3, r5
 800b4fe:	2200      	movs	r2, #0
 800b500:	4543      	cmp	r3, r8
 800b502:	d321      	bcc.n	800b548 <__multiply+0x98>
 800b504:	f104 0314 	add.w	r3, r4, #20
 800b508:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b50c:	f109 0314 	add.w	r3, r9, #20
 800b510:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b514:	9202      	str	r2, [sp, #8]
 800b516:	1b3a      	subs	r2, r7, r4
 800b518:	3a15      	subs	r2, #21
 800b51a:	f022 0203 	bic.w	r2, r2, #3
 800b51e:	3204      	adds	r2, #4
 800b520:	f104 0115 	add.w	r1, r4, #21
 800b524:	428f      	cmp	r7, r1
 800b526:	bf38      	it	cc
 800b528:	2204      	movcc	r2, #4
 800b52a:	9201      	str	r2, [sp, #4]
 800b52c:	9a02      	ldr	r2, [sp, #8]
 800b52e:	9303      	str	r3, [sp, #12]
 800b530:	429a      	cmp	r2, r3
 800b532:	d80c      	bhi.n	800b54e <__multiply+0x9e>
 800b534:	2e00      	cmp	r6, #0
 800b536:	dd03      	ble.n	800b540 <__multiply+0x90>
 800b538:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d05a      	beq.n	800b5f6 <__multiply+0x146>
 800b540:	6106      	str	r6, [r0, #16]
 800b542:	b005      	add	sp, #20
 800b544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b548:	f843 2b04 	str.w	r2, [r3], #4
 800b54c:	e7d8      	b.n	800b500 <__multiply+0x50>
 800b54e:	f8b3 a000 	ldrh.w	sl, [r3]
 800b552:	f1ba 0f00 	cmp.w	sl, #0
 800b556:	d024      	beq.n	800b5a2 <__multiply+0xf2>
 800b558:	f104 0e14 	add.w	lr, r4, #20
 800b55c:	46a9      	mov	r9, r5
 800b55e:	f04f 0c00 	mov.w	ip, #0
 800b562:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b566:	f8d9 1000 	ldr.w	r1, [r9]
 800b56a:	fa1f fb82 	uxth.w	fp, r2
 800b56e:	b289      	uxth	r1, r1
 800b570:	fb0a 110b 	mla	r1, sl, fp, r1
 800b574:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b578:	f8d9 2000 	ldr.w	r2, [r9]
 800b57c:	4461      	add	r1, ip
 800b57e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b582:	fb0a c20b 	mla	r2, sl, fp, ip
 800b586:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b58a:	b289      	uxth	r1, r1
 800b58c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b590:	4577      	cmp	r7, lr
 800b592:	f849 1b04 	str.w	r1, [r9], #4
 800b596:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b59a:	d8e2      	bhi.n	800b562 <__multiply+0xb2>
 800b59c:	9a01      	ldr	r2, [sp, #4]
 800b59e:	f845 c002 	str.w	ip, [r5, r2]
 800b5a2:	9a03      	ldr	r2, [sp, #12]
 800b5a4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b5a8:	3304      	adds	r3, #4
 800b5aa:	f1b9 0f00 	cmp.w	r9, #0
 800b5ae:	d020      	beq.n	800b5f2 <__multiply+0x142>
 800b5b0:	6829      	ldr	r1, [r5, #0]
 800b5b2:	f104 0c14 	add.w	ip, r4, #20
 800b5b6:	46ae      	mov	lr, r5
 800b5b8:	f04f 0a00 	mov.w	sl, #0
 800b5bc:	f8bc b000 	ldrh.w	fp, [ip]
 800b5c0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b5c4:	fb09 220b 	mla	r2, r9, fp, r2
 800b5c8:	4492      	add	sl, r2
 800b5ca:	b289      	uxth	r1, r1
 800b5cc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b5d0:	f84e 1b04 	str.w	r1, [lr], #4
 800b5d4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b5d8:	f8be 1000 	ldrh.w	r1, [lr]
 800b5dc:	0c12      	lsrs	r2, r2, #16
 800b5de:	fb09 1102 	mla	r1, r9, r2, r1
 800b5e2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b5e6:	4567      	cmp	r7, ip
 800b5e8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b5ec:	d8e6      	bhi.n	800b5bc <__multiply+0x10c>
 800b5ee:	9a01      	ldr	r2, [sp, #4]
 800b5f0:	50a9      	str	r1, [r5, r2]
 800b5f2:	3504      	adds	r5, #4
 800b5f4:	e79a      	b.n	800b52c <__multiply+0x7c>
 800b5f6:	3e01      	subs	r6, #1
 800b5f8:	e79c      	b.n	800b534 <__multiply+0x84>
 800b5fa:	bf00      	nop
 800b5fc:	0800d090 	.word	0x0800d090
 800b600:	0800d104 	.word	0x0800d104

0800b604 <__pow5mult>:
 800b604:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b608:	4615      	mov	r5, r2
 800b60a:	f012 0203 	ands.w	r2, r2, #3
 800b60e:	4606      	mov	r6, r0
 800b610:	460f      	mov	r7, r1
 800b612:	d007      	beq.n	800b624 <__pow5mult+0x20>
 800b614:	4c25      	ldr	r4, [pc, #148]	; (800b6ac <__pow5mult+0xa8>)
 800b616:	3a01      	subs	r2, #1
 800b618:	2300      	movs	r3, #0
 800b61a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b61e:	f7ff fe9b 	bl	800b358 <__multadd>
 800b622:	4607      	mov	r7, r0
 800b624:	10ad      	asrs	r5, r5, #2
 800b626:	d03d      	beq.n	800b6a4 <__pow5mult+0xa0>
 800b628:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b62a:	b97c      	cbnz	r4, 800b64c <__pow5mult+0x48>
 800b62c:	2010      	movs	r0, #16
 800b62e:	f7fd fe05 	bl	800923c <malloc>
 800b632:	4602      	mov	r2, r0
 800b634:	6270      	str	r0, [r6, #36]	; 0x24
 800b636:	b928      	cbnz	r0, 800b644 <__pow5mult+0x40>
 800b638:	4b1d      	ldr	r3, [pc, #116]	; (800b6b0 <__pow5mult+0xac>)
 800b63a:	481e      	ldr	r0, [pc, #120]	; (800b6b4 <__pow5mult+0xb0>)
 800b63c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b640:	f000 fcce 	bl	800bfe0 <__assert_func>
 800b644:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b648:	6004      	str	r4, [r0, #0]
 800b64a:	60c4      	str	r4, [r0, #12]
 800b64c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b650:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b654:	b94c      	cbnz	r4, 800b66a <__pow5mult+0x66>
 800b656:	f240 2171 	movw	r1, #625	; 0x271
 800b65a:	4630      	mov	r0, r6
 800b65c:	f7ff ff12 	bl	800b484 <__i2b>
 800b660:	2300      	movs	r3, #0
 800b662:	f8c8 0008 	str.w	r0, [r8, #8]
 800b666:	4604      	mov	r4, r0
 800b668:	6003      	str	r3, [r0, #0]
 800b66a:	f04f 0900 	mov.w	r9, #0
 800b66e:	07eb      	lsls	r3, r5, #31
 800b670:	d50a      	bpl.n	800b688 <__pow5mult+0x84>
 800b672:	4639      	mov	r1, r7
 800b674:	4622      	mov	r2, r4
 800b676:	4630      	mov	r0, r6
 800b678:	f7ff ff1a 	bl	800b4b0 <__multiply>
 800b67c:	4639      	mov	r1, r7
 800b67e:	4680      	mov	r8, r0
 800b680:	4630      	mov	r0, r6
 800b682:	f7ff fe47 	bl	800b314 <_Bfree>
 800b686:	4647      	mov	r7, r8
 800b688:	106d      	asrs	r5, r5, #1
 800b68a:	d00b      	beq.n	800b6a4 <__pow5mult+0xa0>
 800b68c:	6820      	ldr	r0, [r4, #0]
 800b68e:	b938      	cbnz	r0, 800b6a0 <__pow5mult+0x9c>
 800b690:	4622      	mov	r2, r4
 800b692:	4621      	mov	r1, r4
 800b694:	4630      	mov	r0, r6
 800b696:	f7ff ff0b 	bl	800b4b0 <__multiply>
 800b69a:	6020      	str	r0, [r4, #0]
 800b69c:	f8c0 9000 	str.w	r9, [r0]
 800b6a0:	4604      	mov	r4, r0
 800b6a2:	e7e4      	b.n	800b66e <__pow5mult+0x6a>
 800b6a4:	4638      	mov	r0, r7
 800b6a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6aa:	bf00      	nop
 800b6ac:	0800d250 	.word	0x0800d250
 800b6b0:	0800d01e 	.word	0x0800d01e
 800b6b4:	0800d104 	.word	0x0800d104

0800b6b8 <__lshift>:
 800b6b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6bc:	460c      	mov	r4, r1
 800b6be:	6849      	ldr	r1, [r1, #4]
 800b6c0:	6923      	ldr	r3, [r4, #16]
 800b6c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b6c6:	68a3      	ldr	r3, [r4, #8]
 800b6c8:	4607      	mov	r7, r0
 800b6ca:	4691      	mov	r9, r2
 800b6cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b6d0:	f108 0601 	add.w	r6, r8, #1
 800b6d4:	42b3      	cmp	r3, r6
 800b6d6:	db0b      	blt.n	800b6f0 <__lshift+0x38>
 800b6d8:	4638      	mov	r0, r7
 800b6da:	f7ff fddb 	bl	800b294 <_Balloc>
 800b6de:	4605      	mov	r5, r0
 800b6e0:	b948      	cbnz	r0, 800b6f6 <__lshift+0x3e>
 800b6e2:	4602      	mov	r2, r0
 800b6e4:	4b2a      	ldr	r3, [pc, #168]	; (800b790 <__lshift+0xd8>)
 800b6e6:	482b      	ldr	r0, [pc, #172]	; (800b794 <__lshift+0xdc>)
 800b6e8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b6ec:	f000 fc78 	bl	800bfe0 <__assert_func>
 800b6f0:	3101      	adds	r1, #1
 800b6f2:	005b      	lsls	r3, r3, #1
 800b6f4:	e7ee      	b.n	800b6d4 <__lshift+0x1c>
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	f100 0114 	add.w	r1, r0, #20
 800b6fc:	f100 0210 	add.w	r2, r0, #16
 800b700:	4618      	mov	r0, r3
 800b702:	4553      	cmp	r3, sl
 800b704:	db37      	blt.n	800b776 <__lshift+0xbe>
 800b706:	6920      	ldr	r0, [r4, #16]
 800b708:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b70c:	f104 0314 	add.w	r3, r4, #20
 800b710:	f019 091f 	ands.w	r9, r9, #31
 800b714:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b718:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b71c:	d02f      	beq.n	800b77e <__lshift+0xc6>
 800b71e:	f1c9 0e20 	rsb	lr, r9, #32
 800b722:	468a      	mov	sl, r1
 800b724:	f04f 0c00 	mov.w	ip, #0
 800b728:	681a      	ldr	r2, [r3, #0]
 800b72a:	fa02 f209 	lsl.w	r2, r2, r9
 800b72e:	ea42 020c 	orr.w	r2, r2, ip
 800b732:	f84a 2b04 	str.w	r2, [sl], #4
 800b736:	f853 2b04 	ldr.w	r2, [r3], #4
 800b73a:	4298      	cmp	r0, r3
 800b73c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b740:	d8f2      	bhi.n	800b728 <__lshift+0x70>
 800b742:	1b03      	subs	r3, r0, r4
 800b744:	3b15      	subs	r3, #21
 800b746:	f023 0303 	bic.w	r3, r3, #3
 800b74a:	3304      	adds	r3, #4
 800b74c:	f104 0215 	add.w	r2, r4, #21
 800b750:	4290      	cmp	r0, r2
 800b752:	bf38      	it	cc
 800b754:	2304      	movcc	r3, #4
 800b756:	f841 c003 	str.w	ip, [r1, r3]
 800b75a:	f1bc 0f00 	cmp.w	ip, #0
 800b75e:	d001      	beq.n	800b764 <__lshift+0xac>
 800b760:	f108 0602 	add.w	r6, r8, #2
 800b764:	3e01      	subs	r6, #1
 800b766:	4638      	mov	r0, r7
 800b768:	612e      	str	r6, [r5, #16]
 800b76a:	4621      	mov	r1, r4
 800b76c:	f7ff fdd2 	bl	800b314 <_Bfree>
 800b770:	4628      	mov	r0, r5
 800b772:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b776:	f842 0f04 	str.w	r0, [r2, #4]!
 800b77a:	3301      	adds	r3, #1
 800b77c:	e7c1      	b.n	800b702 <__lshift+0x4a>
 800b77e:	3904      	subs	r1, #4
 800b780:	f853 2b04 	ldr.w	r2, [r3], #4
 800b784:	f841 2f04 	str.w	r2, [r1, #4]!
 800b788:	4298      	cmp	r0, r3
 800b78a:	d8f9      	bhi.n	800b780 <__lshift+0xc8>
 800b78c:	e7ea      	b.n	800b764 <__lshift+0xac>
 800b78e:	bf00      	nop
 800b790:	0800d090 	.word	0x0800d090
 800b794:	0800d104 	.word	0x0800d104

0800b798 <__mcmp>:
 800b798:	b530      	push	{r4, r5, lr}
 800b79a:	6902      	ldr	r2, [r0, #16]
 800b79c:	690c      	ldr	r4, [r1, #16]
 800b79e:	1b12      	subs	r2, r2, r4
 800b7a0:	d10e      	bne.n	800b7c0 <__mcmp+0x28>
 800b7a2:	f100 0314 	add.w	r3, r0, #20
 800b7a6:	3114      	adds	r1, #20
 800b7a8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b7ac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b7b0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b7b4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b7b8:	42a5      	cmp	r5, r4
 800b7ba:	d003      	beq.n	800b7c4 <__mcmp+0x2c>
 800b7bc:	d305      	bcc.n	800b7ca <__mcmp+0x32>
 800b7be:	2201      	movs	r2, #1
 800b7c0:	4610      	mov	r0, r2
 800b7c2:	bd30      	pop	{r4, r5, pc}
 800b7c4:	4283      	cmp	r3, r0
 800b7c6:	d3f3      	bcc.n	800b7b0 <__mcmp+0x18>
 800b7c8:	e7fa      	b.n	800b7c0 <__mcmp+0x28>
 800b7ca:	f04f 32ff 	mov.w	r2, #4294967295
 800b7ce:	e7f7      	b.n	800b7c0 <__mcmp+0x28>

0800b7d0 <__mdiff>:
 800b7d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7d4:	460c      	mov	r4, r1
 800b7d6:	4606      	mov	r6, r0
 800b7d8:	4611      	mov	r1, r2
 800b7da:	4620      	mov	r0, r4
 800b7dc:	4690      	mov	r8, r2
 800b7de:	f7ff ffdb 	bl	800b798 <__mcmp>
 800b7e2:	1e05      	subs	r5, r0, #0
 800b7e4:	d110      	bne.n	800b808 <__mdiff+0x38>
 800b7e6:	4629      	mov	r1, r5
 800b7e8:	4630      	mov	r0, r6
 800b7ea:	f7ff fd53 	bl	800b294 <_Balloc>
 800b7ee:	b930      	cbnz	r0, 800b7fe <__mdiff+0x2e>
 800b7f0:	4b3a      	ldr	r3, [pc, #232]	; (800b8dc <__mdiff+0x10c>)
 800b7f2:	4602      	mov	r2, r0
 800b7f4:	f240 2132 	movw	r1, #562	; 0x232
 800b7f8:	4839      	ldr	r0, [pc, #228]	; (800b8e0 <__mdiff+0x110>)
 800b7fa:	f000 fbf1 	bl	800bfe0 <__assert_func>
 800b7fe:	2301      	movs	r3, #1
 800b800:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b804:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b808:	bfa4      	itt	ge
 800b80a:	4643      	movge	r3, r8
 800b80c:	46a0      	movge	r8, r4
 800b80e:	4630      	mov	r0, r6
 800b810:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b814:	bfa6      	itte	ge
 800b816:	461c      	movge	r4, r3
 800b818:	2500      	movge	r5, #0
 800b81a:	2501      	movlt	r5, #1
 800b81c:	f7ff fd3a 	bl	800b294 <_Balloc>
 800b820:	b920      	cbnz	r0, 800b82c <__mdiff+0x5c>
 800b822:	4b2e      	ldr	r3, [pc, #184]	; (800b8dc <__mdiff+0x10c>)
 800b824:	4602      	mov	r2, r0
 800b826:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b82a:	e7e5      	b.n	800b7f8 <__mdiff+0x28>
 800b82c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b830:	6926      	ldr	r6, [r4, #16]
 800b832:	60c5      	str	r5, [r0, #12]
 800b834:	f104 0914 	add.w	r9, r4, #20
 800b838:	f108 0514 	add.w	r5, r8, #20
 800b83c:	f100 0e14 	add.w	lr, r0, #20
 800b840:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b844:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b848:	f108 0210 	add.w	r2, r8, #16
 800b84c:	46f2      	mov	sl, lr
 800b84e:	2100      	movs	r1, #0
 800b850:	f859 3b04 	ldr.w	r3, [r9], #4
 800b854:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b858:	fa1f f883 	uxth.w	r8, r3
 800b85c:	fa11 f18b 	uxtah	r1, r1, fp
 800b860:	0c1b      	lsrs	r3, r3, #16
 800b862:	eba1 0808 	sub.w	r8, r1, r8
 800b866:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b86a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b86e:	fa1f f888 	uxth.w	r8, r8
 800b872:	1419      	asrs	r1, r3, #16
 800b874:	454e      	cmp	r6, r9
 800b876:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b87a:	f84a 3b04 	str.w	r3, [sl], #4
 800b87e:	d8e7      	bhi.n	800b850 <__mdiff+0x80>
 800b880:	1b33      	subs	r3, r6, r4
 800b882:	3b15      	subs	r3, #21
 800b884:	f023 0303 	bic.w	r3, r3, #3
 800b888:	3304      	adds	r3, #4
 800b88a:	3415      	adds	r4, #21
 800b88c:	42a6      	cmp	r6, r4
 800b88e:	bf38      	it	cc
 800b890:	2304      	movcc	r3, #4
 800b892:	441d      	add	r5, r3
 800b894:	4473      	add	r3, lr
 800b896:	469e      	mov	lr, r3
 800b898:	462e      	mov	r6, r5
 800b89a:	4566      	cmp	r6, ip
 800b89c:	d30e      	bcc.n	800b8bc <__mdiff+0xec>
 800b89e:	f10c 0203 	add.w	r2, ip, #3
 800b8a2:	1b52      	subs	r2, r2, r5
 800b8a4:	f022 0203 	bic.w	r2, r2, #3
 800b8a8:	3d03      	subs	r5, #3
 800b8aa:	45ac      	cmp	ip, r5
 800b8ac:	bf38      	it	cc
 800b8ae:	2200      	movcc	r2, #0
 800b8b0:	441a      	add	r2, r3
 800b8b2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b8b6:	b17b      	cbz	r3, 800b8d8 <__mdiff+0x108>
 800b8b8:	6107      	str	r7, [r0, #16]
 800b8ba:	e7a3      	b.n	800b804 <__mdiff+0x34>
 800b8bc:	f856 8b04 	ldr.w	r8, [r6], #4
 800b8c0:	fa11 f288 	uxtah	r2, r1, r8
 800b8c4:	1414      	asrs	r4, r2, #16
 800b8c6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b8ca:	b292      	uxth	r2, r2
 800b8cc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b8d0:	f84e 2b04 	str.w	r2, [lr], #4
 800b8d4:	1421      	asrs	r1, r4, #16
 800b8d6:	e7e0      	b.n	800b89a <__mdiff+0xca>
 800b8d8:	3f01      	subs	r7, #1
 800b8da:	e7ea      	b.n	800b8b2 <__mdiff+0xe2>
 800b8dc:	0800d090 	.word	0x0800d090
 800b8e0:	0800d104 	.word	0x0800d104

0800b8e4 <__d2b>:
 800b8e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b8e8:	4689      	mov	r9, r1
 800b8ea:	2101      	movs	r1, #1
 800b8ec:	ec57 6b10 	vmov	r6, r7, d0
 800b8f0:	4690      	mov	r8, r2
 800b8f2:	f7ff fccf 	bl	800b294 <_Balloc>
 800b8f6:	4604      	mov	r4, r0
 800b8f8:	b930      	cbnz	r0, 800b908 <__d2b+0x24>
 800b8fa:	4602      	mov	r2, r0
 800b8fc:	4b25      	ldr	r3, [pc, #148]	; (800b994 <__d2b+0xb0>)
 800b8fe:	4826      	ldr	r0, [pc, #152]	; (800b998 <__d2b+0xb4>)
 800b900:	f240 310a 	movw	r1, #778	; 0x30a
 800b904:	f000 fb6c 	bl	800bfe0 <__assert_func>
 800b908:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b90c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b910:	bb35      	cbnz	r5, 800b960 <__d2b+0x7c>
 800b912:	2e00      	cmp	r6, #0
 800b914:	9301      	str	r3, [sp, #4]
 800b916:	d028      	beq.n	800b96a <__d2b+0x86>
 800b918:	4668      	mov	r0, sp
 800b91a:	9600      	str	r6, [sp, #0]
 800b91c:	f7ff fd82 	bl	800b424 <__lo0bits>
 800b920:	9900      	ldr	r1, [sp, #0]
 800b922:	b300      	cbz	r0, 800b966 <__d2b+0x82>
 800b924:	9a01      	ldr	r2, [sp, #4]
 800b926:	f1c0 0320 	rsb	r3, r0, #32
 800b92a:	fa02 f303 	lsl.w	r3, r2, r3
 800b92e:	430b      	orrs	r3, r1
 800b930:	40c2      	lsrs	r2, r0
 800b932:	6163      	str	r3, [r4, #20]
 800b934:	9201      	str	r2, [sp, #4]
 800b936:	9b01      	ldr	r3, [sp, #4]
 800b938:	61a3      	str	r3, [r4, #24]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	bf14      	ite	ne
 800b93e:	2202      	movne	r2, #2
 800b940:	2201      	moveq	r2, #1
 800b942:	6122      	str	r2, [r4, #16]
 800b944:	b1d5      	cbz	r5, 800b97c <__d2b+0x98>
 800b946:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b94a:	4405      	add	r5, r0
 800b94c:	f8c9 5000 	str.w	r5, [r9]
 800b950:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b954:	f8c8 0000 	str.w	r0, [r8]
 800b958:	4620      	mov	r0, r4
 800b95a:	b003      	add	sp, #12
 800b95c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b960:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b964:	e7d5      	b.n	800b912 <__d2b+0x2e>
 800b966:	6161      	str	r1, [r4, #20]
 800b968:	e7e5      	b.n	800b936 <__d2b+0x52>
 800b96a:	a801      	add	r0, sp, #4
 800b96c:	f7ff fd5a 	bl	800b424 <__lo0bits>
 800b970:	9b01      	ldr	r3, [sp, #4]
 800b972:	6163      	str	r3, [r4, #20]
 800b974:	2201      	movs	r2, #1
 800b976:	6122      	str	r2, [r4, #16]
 800b978:	3020      	adds	r0, #32
 800b97a:	e7e3      	b.n	800b944 <__d2b+0x60>
 800b97c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b980:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b984:	f8c9 0000 	str.w	r0, [r9]
 800b988:	6918      	ldr	r0, [r3, #16]
 800b98a:	f7ff fd2b 	bl	800b3e4 <__hi0bits>
 800b98e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b992:	e7df      	b.n	800b954 <__d2b+0x70>
 800b994:	0800d090 	.word	0x0800d090
 800b998:	0800d104 	.word	0x0800d104

0800b99c <_calloc_r>:
 800b99c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b99e:	fba1 2402 	umull	r2, r4, r1, r2
 800b9a2:	b94c      	cbnz	r4, 800b9b8 <_calloc_r+0x1c>
 800b9a4:	4611      	mov	r1, r2
 800b9a6:	9201      	str	r2, [sp, #4]
 800b9a8:	f7fd fcd2 	bl	8009350 <_malloc_r>
 800b9ac:	9a01      	ldr	r2, [sp, #4]
 800b9ae:	4605      	mov	r5, r0
 800b9b0:	b930      	cbnz	r0, 800b9c0 <_calloc_r+0x24>
 800b9b2:	4628      	mov	r0, r5
 800b9b4:	b003      	add	sp, #12
 800b9b6:	bd30      	pop	{r4, r5, pc}
 800b9b8:	220c      	movs	r2, #12
 800b9ba:	6002      	str	r2, [r0, #0]
 800b9bc:	2500      	movs	r5, #0
 800b9be:	e7f8      	b.n	800b9b2 <_calloc_r+0x16>
 800b9c0:	4621      	mov	r1, r4
 800b9c2:	f7fd fc51 	bl	8009268 <memset>
 800b9c6:	e7f4      	b.n	800b9b2 <_calloc_r+0x16>

0800b9c8 <__ssputs_r>:
 800b9c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9cc:	688e      	ldr	r6, [r1, #8]
 800b9ce:	429e      	cmp	r6, r3
 800b9d0:	4682      	mov	sl, r0
 800b9d2:	460c      	mov	r4, r1
 800b9d4:	4690      	mov	r8, r2
 800b9d6:	461f      	mov	r7, r3
 800b9d8:	d838      	bhi.n	800ba4c <__ssputs_r+0x84>
 800b9da:	898a      	ldrh	r2, [r1, #12]
 800b9dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b9e0:	d032      	beq.n	800ba48 <__ssputs_r+0x80>
 800b9e2:	6825      	ldr	r5, [r4, #0]
 800b9e4:	6909      	ldr	r1, [r1, #16]
 800b9e6:	eba5 0901 	sub.w	r9, r5, r1
 800b9ea:	6965      	ldr	r5, [r4, #20]
 800b9ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b9f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b9f4:	3301      	adds	r3, #1
 800b9f6:	444b      	add	r3, r9
 800b9f8:	106d      	asrs	r5, r5, #1
 800b9fa:	429d      	cmp	r5, r3
 800b9fc:	bf38      	it	cc
 800b9fe:	461d      	movcc	r5, r3
 800ba00:	0553      	lsls	r3, r2, #21
 800ba02:	d531      	bpl.n	800ba68 <__ssputs_r+0xa0>
 800ba04:	4629      	mov	r1, r5
 800ba06:	f7fd fca3 	bl	8009350 <_malloc_r>
 800ba0a:	4606      	mov	r6, r0
 800ba0c:	b950      	cbnz	r0, 800ba24 <__ssputs_r+0x5c>
 800ba0e:	230c      	movs	r3, #12
 800ba10:	f8ca 3000 	str.w	r3, [sl]
 800ba14:	89a3      	ldrh	r3, [r4, #12]
 800ba16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba1a:	81a3      	strh	r3, [r4, #12]
 800ba1c:	f04f 30ff 	mov.w	r0, #4294967295
 800ba20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba24:	6921      	ldr	r1, [r4, #16]
 800ba26:	464a      	mov	r2, r9
 800ba28:	f7fd fc10 	bl	800924c <memcpy>
 800ba2c:	89a3      	ldrh	r3, [r4, #12]
 800ba2e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ba32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba36:	81a3      	strh	r3, [r4, #12]
 800ba38:	6126      	str	r6, [r4, #16]
 800ba3a:	6165      	str	r5, [r4, #20]
 800ba3c:	444e      	add	r6, r9
 800ba3e:	eba5 0509 	sub.w	r5, r5, r9
 800ba42:	6026      	str	r6, [r4, #0]
 800ba44:	60a5      	str	r5, [r4, #8]
 800ba46:	463e      	mov	r6, r7
 800ba48:	42be      	cmp	r6, r7
 800ba4a:	d900      	bls.n	800ba4e <__ssputs_r+0x86>
 800ba4c:	463e      	mov	r6, r7
 800ba4e:	6820      	ldr	r0, [r4, #0]
 800ba50:	4632      	mov	r2, r6
 800ba52:	4641      	mov	r1, r8
 800ba54:	f000 fb4a 	bl	800c0ec <memmove>
 800ba58:	68a3      	ldr	r3, [r4, #8]
 800ba5a:	1b9b      	subs	r3, r3, r6
 800ba5c:	60a3      	str	r3, [r4, #8]
 800ba5e:	6823      	ldr	r3, [r4, #0]
 800ba60:	4433      	add	r3, r6
 800ba62:	6023      	str	r3, [r4, #0]
 800ba64:	2000      	movs	r0, #0
 800ba66:	e7db      	b.n	800ba20 <__ssputs_r+0x58>
 800ba68:	462a      	mov	r2, r5
 800ba6a:	f000 fb59 	bl	800c120 <_realloc_r>
 800ba6e:	4606      	mov	r6, r0
 800ba70:	2800      	cmp	r0, #0
 800ba72:	d1e1      	bne.n	800ba38 <__ssputs_r+0x70>
 800ba74:	6921      	ldr	r1, [r4, #16]
 800ba76:	4650      	mov	r0, sl
 800ba78:	f7fd fbfe 	bl	8009278 <_free_r>
 800ba7c:	e7c7      	b.n	800ba0e <__ssputs_r+0x46>
	...

0800ba80 <_svfiprintf_r>:
 800ba80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba84:	4698      	mov	r8, r3
 800ba86:	898b      	ldrh	r3, [r1, #12]
 800ba88:	061b      	lsls	r3, r3, #24
 800ba8a:	b09d      	sub	sp, #116	; 0x74
 800ba8c:	4607      	mov	r7, r0
 800ba8e:	460d      	mov	r5, r1
 800ba90:	4614      	mov	r4, r2
 800ba92:	d50e      	bpl.n	800bab2 <_svfiprintf_r+0x32>
 800ba94:	690b      	ldr	r3, [r1, #16]
 800ba96:	b963      	cbnz	r3, 800bab2 <_svfiprintf_r+0x32>
 800ba98:	2140      	movs	r1, #64	; 0x40
 800ba9a:	f7fd fc59 	bl	8009350 <_malloc_r>
 800ba9e:	6028      	str	r0, [r5, #0]
 800baa0:	6128      	str	r0, [r5, #16]
 800baa2:	b920      	cbnz	r0, 800baae <_svfiprintf_r+0x2e>
 800baa4:	230c      	movs	r3, #12
 800baa6:	603b      	str	r3, [r7, #0]
 800baa8:	f04f 30ff 	mov.w	r0, #4294967295
 800baac:	e0d1      	b.n	800bc52 <_svfiprintf_r+0x1d2>
 800baae:	2340      	movs	r3, #64	; 0x40
 800bab0:	616b      	str	r3, [r5, #20]
 800bab2:	2300      	movs	r3, #0
 800bab4:	9309      	str	r3, [sp, #36]	; 0x24
 800bab6:	2320      	movs	r3, #32
 800bab8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800babc:	f8cd 800c 	str.w	r8, [sp, #12]
 800bac0:	2330      	movs	r3, #48	; 0x30
 800bac2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bc6c <_svfiprintf_r+0x1ec>
 800bac6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800baca:	f04f 0901 	mov.w	r9, #1
 800bace:	4623      	mov	r3, r4
 800bad0:	469a      	mov	sl, r3
 800bad2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bad6:	b10a      	cbz	r2, 800badc <_svfiprintf_r+0x5c>
 800bad8:	2a25      	cmp	r2, #37	; 0x25
 800bada:	d1f9      	bne.n	800bad0 <_svfiprintf_r+0x50>
 800badc:	ebba 0b04 	subs.w	fp, sl, r4
 800bae0:	d00b      	beq.n	800bafa <_svfiprintf_r+0x7a>
 800bae2:	465b      	mov	r3, fp
 800bae4:	4622      	mov	r2, r4
 800bae6:	4629      	mov	r1, r5
 800bae8:	4638      	mov	r0, r7
 800baea:	f7ff ff6d 	bl	800b9c8 <__ssputs_r>
 800baee:	3001      	adds	r0, #1
 800baf0:	f000 80aa 	beq.w	800bc48 <_svfiprintf_r+0x1c8>
 800baf4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800baf6:	445a      	add	r2, fp
 800baf8:	9209      	str	r2, [sp, #36]	; 0x24
 800bafa:	f89a 3000 	ldrb.w	r3, [sl]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	f000 80a2 	beq.w	800bc48 <_svfiprintf_r+0x1c8>
 800bb04:	2300      	movs	r3, #0
 800bb06:	f04f 32ff 	mov.w	r2, #4294967295
 800bb0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb0e:	f10a 0a01 	add.w	sl, sl, #1
 800bb12:	9304      	str	r3, [sp, #16]
 800bb14:	9307      	str	r3, [sp, #28]
 800bb16:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bb1a:	931a      	str	r3, [sp, #104]	; 0x68
 800bb1c:	4654      	mov	r4, sl
 800bb1e:	2205      	movs	r2, #5
 800bb20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb24:	4851      	ldr	r0, [pc, #324]	; (800bc6c <_svfiprintf_r+0x1ec>)
 800bb26:	f7f4 fb43 	bl	80001b0 <memchr>
 800bb2a:	9a04      	ldr	r2, [sp, #16]
 800bb2c:	b9d8      	cbnz	r0, 800bb66 <_svfiprintf_r+0xe6>
 800bb2e:	06d0      	lsls	r0, r2, #27
 800bb30:	bf44      	itt	mi
 800bb32:	2320      	movmi	r3, #32
 800bb34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb38:	0711      	lsls	r1, r2, #28
 800bb3a:	bf44      	itt	mi
 800bb3c:	232b      	movmi	r3, #43	; 0x2b
 800bb3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb42:	f89a 3000 	ldrb.w	r3, [sl]
 800bb46:	2b2a      	cmp	r3, #42	; 0x2a
 800bb48:	d015      	beq.n	800bb76 <_svfiprintf_r+0xf6>
 800bb4a:	9a07      	ldr	r2, [sp, #28]
 800bb4c:	4654      	mov	r4, sl
 800bb4e:	2000      	movs	r0, #0
 800bb50:	f04f 0c0a 	mov.w	ip, #10
 800bb54:	4621      	mov	r1, r4
 800bb56:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb5a:	3b30      	subs	r3, #48	; 0x30
 800bb5c:	2b09      	cmp	r3, #9
 800bb5e:	d94e      	bls.n	800bbfe <_svfiprintf_r+0x17e>
 800bb60:	b1b0      	cbz	r0, 800bb90 <_svfiprintf_r+0x110>
 800bb62:	9207      	str	r2, [sp, #28]
 800bb64:	e014      	b.n	800bb90 <_svfiprintf_r+0x110>
 800bb66:	eba0 0308 	sub.w	r3, r0, r8
 800bb6a:	fa09 f303 	lsl.w	r3, r9, r3
 800bb6e:	4313      	orrs	r3, r2
 800bb70:	9304      	str	r3, [sp, #16]
 800bb72:	46a2      	mov	sl, r4
 800bb74:	e7d2      	b.n	800bb1c <_svfiprintf_r+0x9c>
 800bb76:	9b03      	ldr	r3, [sp, #12]
 800bb78:	1d19      	adds	r1, r3, #4
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	9103      	str	r1, [sp, #12]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	bfbb      	ittet	lt
 800bb82:	425b      	neglt	r3, r3
 800bb84:	f042 0202 	orrlt.w	r2, r2, #2
 800bb88:	9307      	strge	r3, [sp, #28]
 800bb8a:	9307      	strlt	r3, [sp, #28]
 800bb8c:	bfb8      	it	lt
 800bb8e:	9204      	strlt	r2, [sp, #16]
 800bb90:	7823      	ldrb	r3, [r4, #0]
 800bb92:	2b2e      	cmp	r3, #46	; 0x2e
 800bb94:	d10c      	bne.n	800bbb0 <_svfiprintf_r+0x130>
 800bb96:	7863      	ldrb	r3, [r4, #1]
 800bb98:	2b2a      	cmp	r3, #42	; 0x2a
 800bb9a:	d135      	bne.n	800bc08 <_svfiprintf_r+0x188>
 800bb9c:	9b03      	ldr	r3, [sp, #12]
 800bb9e:	1d1a      	adds	r2, r3, #4
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	9203      	str	r2, [sp, #12]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	bfb8      	it	lt
 800bba8:	f04f 33ff 	movlt.w	r3, #4294967295
 800bbac:	3402      	adds	r4, #2
 800bbae:	9305      	str	r3, [sp, #20]
 800bbb0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bc7c <_svfiprintf_r+0x1fc>
 800bbb4:	7821      	ldrb	r1, [r4, #0]
 800bbb6:	2203      	movs	r2, #3
 800bbb8:	4650      	mov	r0, sl
 800bbba:	f7f4 faf9 	bl	80001b0 <memchr>
 800bbbe:	b140      	cbz	r0, 800bbd2 <_svfiprintf_r+0x152>
 800bbc0:	2340      	movs	r3, #64	; 0x40
 800bbc2:	eba0 000a 	sub.w	r0, r0, sl
 800bbc6:	fa03 f000 	lsl.w	r0, r3, r0
 800bbca:	9b04      	ldr	r3, [sp, #16]
 800bbcc:	4303      	orrs	r3, r0
 800bbce:	3401      	adds	r4, #1
 800bbd0:	9304      	str	r3, [sp, #16]
 800bbd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbd6:	4826      	ldr	r0, [pc, #152]	; (800bc70 <_svfiprintf_r+0x1f0>)
 800bbd8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bbdc:	2206      	movs	r2, #6
 800bbde:	f7f4 fae7 	bl	80001b0 <memchr>
 800bbe2:	2800      	cmp	r0, #0
 800bbe4:	d038      	beq.n	800bc58 <_svfiprintf_r+0x1d8>
 800bbe6:	4b23      	ldr	r3, [pc, #140]	; (800bc74 <_svfiprintf_r+0x1f4>)
 800bbe8:	bb1b      	cbnz	r3, 800bc32 <_svfiprintf_r+0x1b2>
 800bbea:	9b03      	ldr	r3, [sp, #12]
 800bbec:	3307      	adds	r3, #7
 800bbee:	f023 0307 	bic.w	r3, r3, #7
 800bbf2:	3308      	adds	r3, #8
 800bbf4:	9303      	str	r3, [sp, #12]
 800bbf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbf8:	4433      	add	r3, r6
 800bbfa:	9309      	str	r3, [sp, #36]	; 0x24
 800bbfc:	e767      	b.n	800bace <_svfiprintf_r+0x4e>
 800bbfe:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc02:	460c      	mov	r4, r1
 800bc04:	2001      	movs	r0, #1
 800bc06:	e7a5      	b.n	800bb54 <_svfiprintf_r+0xd4>
 800bc08:	2300      	movs	r3, #0
 800bc0a:	3401      	adds	r4, #1
 800bc0c:	9305      	str	r3, [sp, #20]
 800bc0e:	4619      	mov	r1, r3
 800bc10:	f04f 0c0a 	mov.w	ip, #10
 800bc14:	4620      	mov	r0, r4
 800bc16:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc1a:	3a30      	subs	r2, #48	; 0x30
 800bc1c:	2a09      	cmp	r2, #9
 800bc1e:	d903      	bls.n	800bc28 <_svfiprintf_r+0x1a8>
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d0c5      	beq.n	800bbb0 <_svfiprintf_r+0x130>
 800bc24:	9105      	str	r1, [sp, #20]
 800bc26:	e7c3      	b.n	800bbb0 <_svfiprintf_r+0x130>
 800bc28:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc2c:	4604      	mov	r4, r0
 800bc2e:	2301      	movs	r3, #1
 800bc30:	e7f0      	b.n	800bc14 <_svfiprintf_r+0x194>
 800bc32:	ab03      	add	r3, sp, #12
 800bc34:	9300      	str	r3, [sp, #0]
 800bc36:	462a      	mov	r2, r5
 800bc38:	4b0f      	ldr	r3, [pc, #60]	; (800bc78 <_svfiprintf_r+0x1f8>)
 800bc3a:	a904      	add	r1, sp, #16
 800bc3c:	4638      	mov	r0, r7
 800bc3e:	f7fd fc9b 	bl	8009578 <_printf_float>
 800bc42:	1c42      	adds	r2, r0, #1
 800bc44:	4606      	mov	r6, r0
 800bc46:	d1d6      	bne.n	800bbf6 <_svfiprintf_r+0x176>
 800bc48:	89ab      	ldrh	r3, [r5, #12]
 800bc4a:	065b      	lsls	r3, r3, #25
 800bc4c:	f53f af2c 	bmi.w	800baa8 <_svfiprintf_r+0x28>
 800bc50:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc52:	b01d      	add	sp, #116	; 0x74
 800bc54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc58:	ab03      	add	r3, sp, #12
 800bc5a:	9300      	str	r3, [sp, #0]
 800bc5c:	462a      	mov	r2, r5
 800bc5e:	4b06      	ldr	r3, [pc, #24]	; (800bc78 <_svfiprintf_r+0x1f8>)
 800bc60:	a904      	add	r1, sp, #16
 800bc62:	4638      	mov	r0, r7
 800bc64:	f7fd ff2c 	bl	8009ac0 <_printf_i>
 800bc68:	e7eb      	b.n	800bc42 <_svfiprintf_r+0x1c2>
 800bc6a:	bf00      	nop
 800bc6c:	0800d25c 	.word	0x0800d25c
 800bc70:	0800d266 	.word	0x0800d266
 800bc74:	08009579 	.word	0x08009579
 800bc78:	0800b9c9 	.word	0x0800b9c9
 800bc7c:	0800d262 	.word	0x0800d262

0800bc80 <__sfputc_r>:
 800bc80:	6893      	ldr	r3, [r2, #8]
 800bc82:	3b01      	subs	r3, #1
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	b410      	push	{r4}
 800bc88:	6093      	str	r3, [r2, #8]
 800bc8a:	da08      	bge.n	800bc9e <__sfputc_r+0x1e>
 800bc8c:	6994      	ldr	r4, [r2, #24]
 800bc8e:	42a3      	cmp	r3, r4
 800bc90:	db01      	blt.n	800bc96 <__sfputc_r+0x16>
 800bc92:	290a      	cmp	r1, #10
 800bc94:	d103      	bne.n	800bc9e <__sfputc_r+0x1e>
 800bc96:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bc9a:	f7fe b98f 	b.w	8009fbc <__swbuf_r>
 800bc9e:	6813      	ldr	r3, [r2, #0]
 800bca0:	1c58      	adds	r0, r3, #1
 800bca2:	6010      	str	r0, [r2, #0]
 800bca4:	7019      	strb	r1, [r3, #0]
 800bca6:	4608      	mov	r0, r1
 800bca8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcac:	4770      	bx	lr

0800bcae <__sfputs_r>:
 800bcae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcb0:	4606      	mov	r6, r0
 800bcb2:	460f      	mov	r7, r1
 800bcb4:	4614      	mov	r4, r2
 800bcb6:	18d5      	adds	r5, r2, r3
 800bcb8:	42ac      	cmp	r4, r5
 800bcba:	d101      	bne.n	800bcc0 <__sfputs_r+0x12>
 800bcbc:	2000      	movs	r0, #0
 800bcbe:	e007      	b.n	800bcd0 <__sfputs_r+0x22>
 800bcc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcc4:	463a      	mov	r2, r7
 800bcc6:	4630      	mov	r0, r6
 800bcc8:	f7ff ffda 	bl	800bc80 <__sfputc_r>
 800bccc:	1c43      	adds	r3, r0, #1
 800bcce:	d1f3      	bne.n	800bcb8 <__sfputs_r+0xa>
 800bcd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bcd4 <_vfiprintf_r>:
 800bcd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcd8:	460d      	mov	r5, r1
 800bcda:	b09d      	sub	sp, #116	; 0x74
 800bcdc:	4614      	mov	r4, r2
 800bcde:	4698      	mov	r8, r3
 800bce0:	4606      	mov	r6, r0
 800bce2:	b118      	cbz	r0, 800bcec <_vfiprintf_r+0x18>
 800bce4:	6983      	ldr	r3, [r0, #24]
 800bce6:	b90b      	cbnz	r3, 800bcec <_vfiprintf_r+0x18>
 800bce8:	f7ff f9be 	bl	800b068 <__sinit>
 800bcec:	4b89      	ldr	r3, [pc, #548]	; (800bf14 <_vfiprintf_r+0x240>)
 800bcee:	429d      	cmp	r5, r3
 800bcf0:	d11b      	bne.n	800bd2a <_vfiprintf_r+0x56>
 800bcf2:	6875      	ldr	r5, [r6, #4]
 800bcf4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bcf6:	07d9      	lsls	r1, r3, #31
 800bcf8:	d405      	bmi.n	800bd06 <_vfiprintf_r+0x32>
 800bcfa:	89ab      	ldrh	r3, [r5, #12]
 800bcfc:	059a      	lsls	r2, r3, #22
 800bcfe:	d402      	bmi.n	800bd06 <_vfiprintf_r+0x32>
 800bd00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd02:	f7ff fa54 	bl	800b1ae <__retarget_lock_acquire_recursive>
 800bd06:	89ab      	ldrh	r3, [r5, #12]
 800bd08:	071b      	lsls	r3, r3, #28
 800bd0a:	d501      	bpl.n	800bd10 <_vfiprintf_r+0x3c>
 800bd0c:	692b      	ldr	r3, [r5, #16]
 800bd0e:	b9eb      	cbnz	r3, 800bd4c <_vfiprintf_r+0x78>
 800bd10:	4629      	mov	r1, r5
 800bd12:	4630      	mov	r0, r6
 800bd14:	f7fe f9a4 	bl	800a060 <__swsetup_r>
 800bd18:	b1c0      	cbz	r0, 800bd4c <_vfiprintf_r+0x78>
 800bd1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd1c:	07dc      	lsls	r4, r3, #31
 800bd1e:	d50e      	bpl.n	800bd3e <_vfiprintf_r+0x6a>
 800bd20:	f04f 30ff 	mov.w	r0, #4294967295
 800bd24:	b01d      	add	sp, #116	; 0x74
 800bd26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd2a:	4b7b      	ldr	r3, [pc, #492]	; (800bf18 <_vfiprintf_r+0x244>)
 800bd2c:	429d      	cmp	r5, r3
 800bd2e:	d101      	bne.n	800bd34 <_vfiprintf_r+0x60>
 800bd30:	68b5      	ldr	r5, [r6, #8]
 800bd32:	e7df      	b.n	800bcf4 <_vfiprintf_r+0x20>
 800bd34:	4b79      	ldr	r3, [pc, #484]	; (800bf1c <_vfiprintf_r+0x248>)
 800bd36:	429d      	cmp	r5, r3
 800bd38:	bf08      	it	eq
 800bd3a:	68f5      	ldreq	r5, [r6, #12]
 800bd3c:	e7da      	b.n	800bcf4 <_vfiprintf_r+0x20>
 800bd3e:	89ab      	ldrh	r3, [r5, #12]
 800bd40:	0598      	lsls	r0, r3, #22
 800bd42:	d4ed      	bmi.n	800bd20 <_vfiprintf_r+0x4c>
 800bd44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd46:	f7ff fa33 	bl	800b1b0 <__retarget_lock_release_recursive>
 800bd4a:	e7e9      	b.n	800bd20 <_vfiprintf_r+0x4c>
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	9309      	str	r3, [sp, #36]	; 0x24
 800bd50:	2320      	movs	r3, #32
 800bd52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bd56:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd5a:	2330      	movs	r3, #48	; 0x30
 800bd5c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bf20 <_vfiprintf_r+0x24c>
 800bd60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bd64:	f04f 0901 	mov.w	r9, #1
 800bd68:	4623      	mov	r3, r4
 800bd6a:	469a      	mov	sl, r3
 800bd6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd70:	b10a      	cbz	r2, 800bd76 <_vfiprintf_r+0xa2>
 800bd72:	2a25      	cmp	r2, #37	; 0x25
 800bd74:	d1f9      	bne.n	800bd6a <_vfiprintf_r+0x96>
 800bd76:	ebba 0b04 	subs.w	fp, sl, r4
 800bd7a:	d00b      	beq.n	800bd94 <_vfiprintf_r+0xc0>
 800bd7c:	465b      	mov	r3, fp
 800bd7e:	4622      	mov	r2, r4
 800bd80:	4629      	mov	r1, r5
 800bd82:	4630      	mov	r0, r6
 800bd84:	f7ff ff93 	bl	800bcae <__sfputs_r>
 800bd88:	3001      	adds	r0, #1
 800bd8a:	f000 80aa 	beq.w	800bee2 <_vfiprintf_r+0x20e>
 800bd8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bd90:	445a      	add	r2, fp
 800bd92:	9209      	str	r2, [sp, #36]	; 0x24
 800bd94:	f89a 3000 	ldrb.w	r3, [sl]
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	f000 80a2 	beq.w	800bee2 <_vfiprintf_r+0x20e>
 800bd9e:	2300      	movs	r3, #0
 800bda0:	f04f 32ff 	mov.w	r2, #4294967295
 800bda4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bda8:	f10a 0a01 	add.w	sl, sl, #1
 800bdac:	9304      	str	r3, [sp, #16]
 800bdae:	9307      	str	r3, [sp, #28]
 800bdb0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bdb4:	931a      	str	r3, [sp, #104]	; 0x68
 800bdb6:	4654      	mov	r4, sl
 800bdb8:	2205      	movs	r2, #5
 800bdba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdbe:	4858      	ldr	r0, [pc, #352]	; (800bf20 <_vfiprintf_r+0x24c>)
 800bdc0:	f7f4 f9f6 	bl	80001b0 <memchr>
 800bdc4:	9a04      	ldr	r2, [sp, #16]
 800bdc6:	b9d8      	cbnz	r0, 800be00 <_vfiprintf_r+0x12c>
 800bdc8:	06d1      	lsls	r1, r2, #27
 800bdca:	bf44      	itt	mi
 800bdcc:	2320      	movmi	r3, #32
 800bdce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bdd2:	0713      	lsls	r3, r2, #28
 800bdd4:	bf44      	itt	mi
 800bdd6:	232b      	movmi	r3, #43	; 0x2b
 800bdd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bddc:	f89a 3000 	ldrb.w	r3, [sl]
 800bde0:	2b2a      	cmp	r3, #42	; 0x2a
 800bde2:	d015      	beq.n	800be10 <_vfiprintf_r+0x13c>
 800bde4:	9a07      	ldr	r2, [sp, #28]
 800bde6:	4654      	mov	r4, sl
 800bde8:	2000      	movs	r0, #0
 800bdea:	f04f 0c0a 	mov.w	ip, #10
 800bdee:	4621      	mov	r1, r4
 800bdf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bdf4:	3b30      	subs	r3, #48	; 0x30
 800bdf6:	2b09      	cmp	r3, #9
 800bdf8:	d94e      	bls.n	800be98 <_vfiprintf_r+0x1c4>
 800bdfa:	b1b0      	cbz	r0, 800be2a <_vfiprintf_r+0x156>
 800bdfc:	9207      	str	r2, [sp, #28]
 800bdfe:	e014      	b.n	800be2a <_vfiprintf_r+0x156>
 800be00:	eba0 0308 	sub.w	r3, r0, r8
 800be04:	fa09 f303 	lsl.w	r3, r9, r3
 800be08:	4313      	orrs	r3, r2
 800be0a:	9304      	str	r3, [sp, #16]
 800be0c:	46a2      	mov	sl, r4
 800be0e:	e7d2      	b.n	800bdb6 <_vfiprintf_r+0xe2>
 800be10:	9b03      	ldr	r3, [sp, #12]
 800be12:	1d19      	adds	r1, r3, #4
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	9103      	str	r1, [sp, #12]
 800be18:	2b00      	cmp	r3, #0
 800be1a:	bfbb      	ittet	lt
 800be1c:	425b      	neglt	r3, r3
 800be1e:	f042 0202 	orrlt.w	r2, r2, #2
 800be22:	9307      	strge	r3, [sp, #28]
 800be24:	9307      	strlt	r3, [sp, #28]
 800be26:	bfb8      	it	lt
 800be28:	9204      	strlt	r2, [sp, #16]
 800be2a:	7823      	ldrb	r3, [r4, #0]
 800be2c:	2b2e      	cmp	r3, #46	; 0x2e
 800be2e:	d10c      	bne.n	800be4a <_vfiprintf_r+0x176>
 800be30:	7863      	ldrb	r3, [r4, #1]
 800be32:	2b2a      	cmp	r3, #42	; 0x2a
 800be34:	d135      	bne.n	800bea2 <_vfiprintf_r+0x1ce>
 800be36:	9b03      	ldr	r3, [sp, #12]
 800be38:	1d1a      	adds	r2, r3, #4
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	9203      	str	r2, [sp, #12]
 800be3e:	2b00      	cmp	r3, #0
 800be40:	bfb8      	it	lt
 800be42:	f04f 33ff 	movlt.w	r3, #4294967295
 800be46:	3402      	adds	r4, #2
 800be48:	9305      	str	r3, [sp, #20]
 800be4a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bf30 <_vfiprintf_r+0x25c>
 800be4e:	7821      	ldrb	r1, [r4, #0]
 800be50:	2203      	movs	r2, #3
 800be52:	4650      	mov	r0, sl
 800be54:	f7f4 f9ac 	bl	80001b0 <memchr>
 800be58:	b140      	cbz	r0, 800be6c <_vfiprintf_r+0x198>
 800be5a:	2340      	movs	r3, #64	; 0x40
 800be5c:	eba0 000a 	sub.w	r0, r0, sl
 800be60:	fa03 f000 	lsl.w	r0, r3, r0
 800be64:	9b04      	ldr	r3, [sp, #16]
 800be66:	4303      	orrs	r3, r0
 800be68:	3401      	adds	r4, #1
 800be6a:	9304      	str	r3, [sp, #16]
 800be6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be70:	482c      	ldr	r0, [pc, #176]	; (800bf24 <_vfiprintf_r+0x250>)
 800be72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800be76:	2206      	movs	r2, #6
 800be78:	f7f4 f99a 	bl	80001b0 <memchr>
 800be7c:	2800      	cmp	r0, #0
 800be7e:	d03f      	beq.n	800bf00 <_vfiprintf_r+0x22c>
 800be80:	4b29      	ldr	r3, [pc, #164]	; (800bf28 <_vfiprintf_r+0x254>)
 800be82:	bb1b      	cbnz	r3, 800becc <_vfiprintf_r+0x1f8>
 800be84:	9b03      	ldr	r3, [sp, #12]
 800be86:	3307      	adds	r3, #7
 800be88:	f023 0307 	bic.w	r3, r3, #7
 800be8c:	3308      	adds	r3, #8
 800be8e:	9303      	str	r3, [sp, #12]
 800be90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be92:	443b      	add	r3, r7
 800be94:	9309      	str	r3, [sp, #36]	; 0x24
 800be96:	e767      	b.n	800bd68 <_vfiprintf_r+0x94>
 800be98:	fb0c 3202 	mla	r2, ip, r2, r3
 800be9c:	460c      	mov	r4, r1
 800be9e:	2001      	movs	r0, #1
 800bea0:	e7a5      	b.n	800bdee <_vfiprintf_r+0x11a>
 800bea2:	2300      	movs	r3, #0
 800bea4:	3401      	adds	r4, #1
 800bea6:	9305      	str	r3, [sp, #20]
 800bea8:	4619      	mov	r1, r3
 800beaa:	f04f 0c0a 	mov.w	ip, #10
 800beae:	4620      	mov	r0, r4
 800beb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800beb4:	3a30      	subs	r2, #48	; 0x30
 800beb6:	2a09      	cmp	r2, #9
 800beb8:	d903      	bls.n	800bec2 <_vfiprintf_r+0x1ee>
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d0c5      	beq.n	800be4a <_vfiprintf_r+0x176>
 800bebe:	9105      	str	r1, [sp, #20]
 800bec0:	e7c3      	b.n	800be4a <_vfiprintf_r+0x176>
 800bec2:	fb0c 2101 	mla	r1, ip, r1, r2
 800bec6:	4604      	mov	r4, r0
 800bec8:	2301      	movs	r3, #1
 800beca:	e7f0      	b.n	800beae <_vfiprintf_r+0x1da>
 800becc:	ab03      	add	r3, sp, #12
 800bece:	9300      	str	r3, [sp, #0]
 800bed0:	462a      	mov	r2, r5
 800bed2:	4b16      	ldr	r3, [pc, #88]	; (800bf2c <_vfiprintf_r+0x258>)
 800bed4:	a904      	add	r1, sp, #16
 800bed6:	4630      	mov	r0, r6
 800bed8:	f7fd fb4e 	bl	8009578 <_printf_float>
 800bedc:	4607      	mov	r7, r0
 800bede:	1c78      	adds	r0, r7, #1
 800bee0:	d1d6      	bne.n	800be90 <_vfiprintf_r+0x1bc>
 800bee2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bee4:	07d9      	lsls	r1, r3, #31
 800bee6:	d405      	bmi.n	800bef4 <_vfiprintf_r+0x220>
 800bee8:	89ab      	ldrh	r3, [r5, #12]
 800beea:	059a      	lsls	r2, r3, #22
 800beec:	d402      	bmi.n	800bef4 <_vfiprintf_r+0x220>
 800beee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bef0:	f7ff f95e 	bl	800b1b0 <__retarget_lock_release_recursive>
 800bef4:	89ab      	ldrh	r3, [r5, #12]
 800bef6:	065b      	lsls	r3, r3, #25
 800bef8:	f53f af12 	bmi.w	800bd20 <_vfiprintf_r+0x4c>
 800befc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800befe:	e711      	b.n	800bd24 <_vfiprintf_r+0x50>
 800bf00:	ab03      	add	r3, sp, #12
 800bf02:	9300      	str	r3, [sp, #0]
 800bf04:	462a      	mov	r2, r5
 800bf06:	4b09      	ldr	r3, [pc, #36]	; (800bf2c <_vfiprintf_r+0x258>)
 800bf08:	a904      	add	r1, sp, #16
 800bf0a:	4630      	mov	r0, r6
 800bf0c:	f7fd fdd8 	bl	8009ac0 <_printf_i>
 800bf10:	e7e4      	b.n	800bedc <_vfiprintf_r+0x208>
 800bf12:	bf00      	nop
 800bf14:	0800d0c4 	.word	0x0800d0c4
 800bf18:	0800d0e4 	.word	0x0800d0e4
 800bf1c:	0800d0a4 	.word	0x0800d0a4
 800bf20:	0800d25c 	.word	0x0800d25c
 800bf24:	0800d266 	.word	0x0800d266
 800bf28:	08009579 	.word	0x08009579
 800bf2c:	0800bcaf 	.word	0x0800bcaf
 800bf30:	0800d262 	.word	0x0800d262

0800bf34 <__sread>:
 800bf34:	b510      	push	{r4, lr}
 800bf36:	460c      	mov	r4, r1
 800bf38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf3c:	f000 f920 	bl	800c180 <_read_r>
 800bf40:	2800      	cmp	r0, #0
 800bf42:	bfab      	itete	ge
 800bf44:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bf46:	89a3      	ldrhlt	r3, [r4, #12]
 800bf48:	181b      	addge	r3, r3, r0
 800bf4a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bf4e:	bfac      	ite	ge
 800bf50:	6563      	strge	r3, [r4, #84]	; 0x54
 800bf52:	81a3      	strhlt	r3, [r4, #12]
 800bf54:	bd10      	pop	{r4, pc}

0800bf56 <__swrite>:
 800bf56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf5a:	461f      	mov	r7, r3
 800bf5c:	898b      	ldrh	r3, [r1, #12]
 800bf5e:	05db      	lsls	r3, r3, #23
 800bf60:	4605      	mov	r5, r0
 800bf62:	460c      	mov	r4, r1
 800bf64:	4616      	mov	r6, r2
 800bf66:	d505      	bpl.n	800bf74 <__swrite+0x1e>
 800bf68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf6c:	2302      	movs	r3, #2
 800bf6e:	2200      	movs	r2, #0
 800bf70:	f000 f898 	bl	800c0a4 <_lseek_r>
 800bf74:	89a3      	ldrh	r3, [r4, #12]
 800bf76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf7a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bf7e:	81a3      	strh	r3, [r4, #12]
 800bf80:	4632      	mov	r2, r6
 800bf82:	463b      	mov	r3, r7
 800bf84:	4628      	mov	r0, r5
 800bf86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bf8a:	f000 b817 	b.w	800bfbc <_write_r>

0800bf8e <__sseek>:
 800bf8e:	b510      	push	{r4, lr}
 800bf90:	460c      	mov	r4, r1
 800bf92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf96:	f000 f885 	bl	800c0a4 <_lseek_r>
 800bf9a:	1c43      	adds	r3, r0, #1
 800bf9c:	89a3      	ldrh	r3, [r4, #12]
 800bf9e:	bf15      	itete	ne
 800bfa0:	6560      	strne	r0, [r4, #84]	; 0x54
 800bfa2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bfa6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bfaa:	81a3      	strheq	r3, [r4, #12]
 800bfac:	bf18      	it	ne
 800bfae:	81a3      	strhne	r3, [r4, #12]
 800bfb0:	bd10      	pop	{r4, pc}

0800bfb2 <__sclose>:
 800bfb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfb6:	f000 b831 	b.w	800c01c <_close_r>
	...

0800bfbc <_write_r>:
 800bfbc:	b538      	push	{r3, r4, r5, lr}
 800bfbe:	4d07      	ldr	r5, [pc, #28]	; (800bfdc <_write_r+0x20>)
 800bfc0:	4604      	mov	r4, r0
 800bfc2:	4608      	mov	r0, r1
 800bfc4:	4611      	mov	r1, r2
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	602a      	str	r2, [r5, #0]
 800bfca:	461a      	mov	r2, r3
 800bfcc:	f000 f9f1 	bl	800c3b2 <_write>
 800bfd0:	1c43      	adds	r3, r0, #1
 800bfd2:	d102      	bne.n	800bfda <_write_r+0x1e>
 800bfd4:	682b      	ldr	r3, [r5, #0]
 800bfd6:	b103      	cbz	r3, 800bfda <_write_r+0x1e>
 800bfd8:	6023      	str	r3, [r4, #0]
 800bfda:	bd38      	pop	{r3, r4, r5, pc}
 800bfdc:	20000544 	.word	0x20000544

0800bfe0 <__assert_func>:
 800bfe0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bfe2:	4614      	mov	r4, r2
 800bfe4:	461a      	mov	r2, r3
 800bfe6:	4b09      	ldr	r3, [pc, #36]	; (800c00c <__assert_func+0x2c>)
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	4605      	mov	r5, r0
 800bfec:	68d8      	ldr	r0, [r3, #12]
 800bfee:	b14c      	cbz	r4, 800c004 <__assert_func+0x24>
 800bff0:	4b07      	ldr	r3, [pc, #28]	; (800c010 <__assert_func+0x30>)
 800bff2:	9100      	str	r1, [sp, #0]
 800bff4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bff8:	4906      	ldr	r1, [pc, #24]	; (800c014 <__assert_func+0x34>)
 800bffa:	462b      	mov	r3, r5
 800bffc:	f000 f81e 	bl	800c03c <fiprintf>
 800c000:	f000 f8dd 	bl	800c1be <abort>
 800c004:	4b04      	ldr	r3, [pc, #16]	; (800c018 <__assert_func+0x38>)
 800c006:	461c      	mov	r4, r3
 800c008:	e7f3      	b.n	800bff2 <__assert_func+0x12>
 800c00a:	bf00      	nop
 800c00c:	20000010 	.word	0x20000010
 800c010:	0800d26d 	.word	0x0800d26d
 800c014:	0800d27a 	.word	0x0800d27a
 800c018:	0800d2a8 	.word	0x0800d2a8

0800c01c <_close_r>:
 800c01c:	b538      	push	{r3, r4, r5, lr}
 800c01e:	4d06      	ldr	r5, [pc, #24]	; (800c038 <_close_r+0x1c>)
 800c020:	2300      	movs	r3, #0
 800c022:	4604      	mov	r4, r0
 800c024:	4608      	mov	r0, r1
 800c026:	602b      	str	r3, [r5, #0]
 800c028:	f000 f9f4 	bl	800c414 <_close>
 800c02c:	1c43      	adds	r3, r0, #1
 800c02e:	d102      	bne.n	800c036 <_close_r+0x1a>
 800c030:	682b      	ldr	r3, [r5, #0]
 800c032:	b103      	cbz	r3, 800c036 <_close_r+0x1a>
 800c034:	6023      	str	r3, [r4, #0]
 800c036:	bd38      	pop	{r3, r4, r5, pc}
 800c038:	20000544 	.word	0x20000544

0800c03c <fiprintf>:
 800c03c:	b40e      	push	{r1, r2, r3}
 800c03e:	b503      	push	{r0, r1, lr}
 800c040:	4601      	mov	r1, r0
 800c042:	ab03      	add	r3, sp, #12
 800c044:	4805      	ldr	r0, [pc, #20]	; (800c05c <fiprintf+0x20>)
 800c046:	f853 2b04 	ldr.w	r2, [r3], #4
 800c04a:	6800      	ldr	r0, [r0, #0]
 800c04c:	9301      	str	r3, [sp, #4]
 800c04e:	f7ff fe41 	bl	800bcd4 <_vfiprintf_r>
 800c052:	b002      	add	sp, #8
 800c054:	f85d eb04 	ldr.w	lr, [sp], #4
 800c058:	b003      	add	sp, #12
 800c05a:	4770      	bx	lr
 800c05c:	20000010 	.word	0x20000010

0800c060 <_fstat_r>:
 800c060:	b538      	push	{r3, r4, r5, lr}
 800c062:	4d07      	ldr	r5, [pc, #28]	; (800c080 <_fstat_r+0x20>)
 800c064:	2300      	movs	r3, #0
 800c066:	4604      	mov	r4, r0
 800c068:	4608      	mov	r0, r1
 800c06a:	4611      	mov	r1, r2
 800c06c:	602b      	str	r3, [r5, #0]
 800c06e:	f000 fa1a 	bl	800c4a6 <_fstat>
 800c072:	1c43      	adds	r3, r0, #1
 800c074:	d102      	bne.n	800c07c <_fstat_r+0x1c>
 800c076:	682b      	ldr	r3, [r5, #0]
 800c078:	b103      	cbz	r3, 800c07c <_fstat_r+0x1c>
 800c07a:	6023      	str	r3, [r4, #0]
 800c07c:	bd38      	pop	{r3, r4, r5, pc}
 800c07e:	bf00      	nop
 800c080:	20000544 	.word	0x20000544

0800c084 <_isatty_r>:
 800c084:	b538      	push	{r3, r4, r5, lr}
 800c086:	4d06      	ldr	r5, [pc, #24]	; (800c0a0 <_isatty_r+0x1c>)
 800c088:	2300      	movs	r3, #0
 800c08a:	4604      	mov	r4, r0
 800c08c:	4608      	mov	r0, r1
 800c08e:	602b      	str	r3, [r5, #0]
 800c090:	f000 fb7c 	bl	800c78c <_isatty>
 800c094:	1c43      	adds	r3, r0, #1
 800c096:	d102      	bne.n	800c09e <_isatty_r+0x1a>
 800c098:	682b      	ldr	r3, [r5, #0]
 800c09a:	b103      	cbz	r3, 800c09e <_isatty_r+0x1a>
 800c09c:	6023      	str	r3, [r4, #0]
 800c09e:	bd38      	pop	{r3, r4, r5, pc}
 800c0a0:	20000544 	.word	0x20000544

0800c0a4 <_lseek_r>:
 800c0a4:	b538      	push	{r3, r4, r5, lr}
 800c0a6:	4d07      	ldr	r5, [pc, #28]	; (800c0c4 <_lseek_r+0x20>)
 800c0a8:	4604      	mov	r4, r0
 800c0aa:	4608      	mov	r0, r1
 800c0ac:	4611      	mov	r1, r2
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	602a      	str	r2, [r5, #0]
 800c0b2:	461a      	mov	r2, r3
 800c0b4:	f000 f96b 	bl	800c38e <_lseek>
 800c0b8:	1c43      	adds	r3, r0, #1
 800c0ba:	d102      	bne.n	800c0c2 <_lseek_r+0x1e>
 800c0bc:	682b      	ldr	r3, [r5, #0]
 800c0be:	b103      	cbz	r3, 800c0c2 <_lseek_r+0x1e>
 800c0c0:	6023      	str	r3, [r4, #0]
 800c0c2:	bd38      	pop	{r3, r4, r5, pc}
 800c0c4:	20000544 	.word	0x20000544

0800c0c8 <__ascii_mbtowc>:
 800c0c8:	b082      	sub	sp, #8
 800c0ca:	b901      	cbnz	r1, 800c0ce <__ascii_mbtowc+0x6>
 800c0cc:	a901      	add	r1, sp, #4
 800c0ce:	b142      	cbz	r2, 800c0e2 <__ascii_mbtowc+0x1a>
 800c0d0:	b14b      	cbz	r3, 800c0e6 <__ascii_mbtowc+0x1e>
 800c0d2:	7813      	ldrb	r3, [r2, #0]
 800c0d4:	600b      	str	r3, [r1, #0]
 800c0d6:	7812      	ldrb	r2, [r2, #0]
 800c0d8:	1e10      	subs	r0, r2, #0
 800c0da:	bf18      	it	ne
 800c0dc:	2001      	movne	r0, #1
 800c0de:	b002      	add	sp, #8
 800c0e0:	4770      	bx	lr
 800c0e2:	4610      	mov	r0, r2
 800c0e4:	e7fb      	b.n	800c0de <__ascii_mbtowc+0x16>
 800c0e6:	f06f 0001 	mvn.w	r0, #1
 800c0ea:	e7f8      	b.n	800c0de <__ascii_mbtowc+0x16>

0800c0ec <memmove>:
 800c0ec:	4288      	cmp	r0, r1
 800c0ee:	b510      	push	{r4, lr}
 800c0f0:	eb01 0402 	add.w	r4, r1, r2
 800c0f4:	d902      	bls.n	800c0fc <memmove+0x10>
 800c0f6:	4284      	cmp	r4, r0
 800c0f8:	4623      	mov	r3, r4
 800c0fa:	d807      	bhi.n	800c10c <memmove+0x20>
 800c0fc:	1e43      	subs	r3, r0, #1
 800c0fe:	42a1      	cmp	r1, r4
 800c100:	d008      	beq.n	800c114 <memmove+0x28>
 800c102:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c106:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c10a:	e7f8      	b.n	800c0fe <memmove+0x12>
 800c10c:	4402      	add	r2, r0
 800c10e:	4601      	mov	r1, r0
 800c110:	428a      	cmp	r2, r1
 800c112:	d100      	bne.n	800c116 <memmove+0x2a>
 800c114:	bd10      	pop	{r4, pc}
 800c116:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c11a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c11e:	e7f7      	b.n	800c110 <memmove+0x24>

0800c120 <_realloc_r>:
 800c120:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c124:	4680      	mov	r8, r0
 800c126:	4614      	mov	r4, r2
 800c128:	460e      	mov	r6, r1
 800c12a:	b921      	cbnz	r1, 800c136 <_realloc_r+0x16>
 800c12c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c130:	4611      	mov	r1, r2
 800c132:	f7fd b90d 	b.w	8009350 <_malloc_r>
 800c136:	b92a      	cbnz	r2, 800c144 <_realloc_r+0x24>
 800c138:	f7fd f89e 	bl	8009278 <_free_r>
 800c13c:	4625      	mov	r5, r4
 800c13e:	4628      	mov	r0, r5
 800c140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c144:	f000 f842 	bl	800c1cc <_malloc_usable_size_r>
 800c148:	4284      	cmp	r4, r0
 800c14a:	4607      	mov	r7, r0
 800c14c:	d802      	bhi.n	800c154 <_realloc_r+0x34>
 800c14e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c152:	d812      	bhi.n	800c17a <_realloc_r+0x5a>
 800c154:	4621      	mov	r1, r4
 800c156:	4640      	mov	r0, r8
 800c158:	f7fd f8fa 	bl	8009350 <_malloc_r>
 800c15c:	4605      	mov	r5, r0
 800c15e:	2800      	cmp	r0, #0
 800c160:	d0ed      	beq.n	800c13e <_realloc_r+0x1e>
 800c162:	42bc      	cmp	r4, r7
 800c164:	4622      	mov	r2, r4
 800c166:	4631      	mov	r1, r6
 800c168:	bf28      	it	cs
 800c16a:	463a      	movcs	r2, r7
 800c16c:	f7fd f86e 	bl	800924c <memcpy>
 800c170:	4631      	mov	r1, r6
 800c172:	4640      	mov	r0, r8
 800c174:	f7fd f880 	bl	8009278 <_free_r>
 800c178:	e7e1      	b.n	800c13e <_realloc_r+0x1e>
 800c17a:	4635      	mov	r5, r6
 800c17c:	e7df      	b.n	800c13e <_realloc_r+0x1e>
	...

0800c180 <_read_r>:
 800c180:	b538      	push	{r3, r4, r5, lr}
 800c182:	4d07      	ldr	r5, [pc, #28]	; (800c1a0 <_read_r+0x20>)
 800c184:	4604      	mov	r4, r0
 800c186:	4608      	mov	r0, r1
 800c188:	4611      	mov	r1, r2
 800c18a:	2200      	movs	r2, #0
 800c18c:	602a      	str	r2, [r5, #0]
 800c18e:	461a      	mov	r2, r3
 800c190:	f000 f8a5 	bl	800c2de <_read>
 800c194:	1c43      	adds	r3, r0, #1
 800c196:	d102      	bne.n	800c19e <_read_r+0x1e>
 800c198:	682b      	ldr	r3, [r5, #0]
 800c19a:	b103      	cbz	r3, 800c19e <_read_r+0x1e>
 800c19c:	6023      	str	r3, [r4, #0]
 800c19e:	bd38      	pop	{r3, r4, r5, pc}
 800c1a0:	20000544 	.word	0x20000544

0800c1a4 <__ascii_wctomb>:
 800c1a4:	b149      	cbz	r1, 800c1ba <__ascii_wctomb+0x16>
 800c1a6:	2aff      	cmp	r2, #255	; 0xff
 800c1a8:	bf85      	ittet	hi
 800c1aa:	238a      	movhi	r3, #138	; 0x8a
 800c1ac:	6003      	strhi	r3, [r0, #0]
 800c1ae:	700a      	strbls	r2, [r1, #0]
 800c1b0:	f04f 30ff 	movhi.w	r0, #4294967295
 800c1b4:	bf98      	it	ls
 800c1b6:	2001      	movls	r0, #1
 800c1b8:	4770      	bx	lr
 800c1ba:	4608      	mov	r0, r1
 800c1bc:	4770      	bx	lr

0800c1be <abort>:
 800c1be:	b508      	push	{r3, lr}
 800c1c0:	2006      	movs	r0, #6
 800c1c2:	f000 f833 	bl	800c22c <raise>
 800c1c6:	2001      	movs	r0, #1
 800c1c8:	f000 fafc 	bl	800c7c4 <_exit>

0800c1cc <_malloc_usable_size_r>:
 800c1cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c1d0:	1f18      	subs	r0, r3, #4
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	bfbc      	itt	lt
 800c1d6:	580b      	ldrlt	r3, [r1, r0]
 800c1d8:	18c0      	addlt	r0, r0, r3
 800c1da:	4770      	bx	lr

0800c1dc <_raise_r>:
 800c1dc:	291f      	cmp	r1, #31
 800c1de:	b538      	push	{r3, r4, r5, lr}
 800c1e0:	4604      	mov	r4, r0
 800c1e2:	460d      	mov	r5, r1
 800c1e4:	d904      	bls.n	800c1f0 <_raise_r+0x14>
 800c1e6:	2316      	movs	r3, #22
 800c1e8:	6003      	str	r3, [r0, #0]
 800c1ea:	f04f 30ff 	mov.w	r0, #4294967295
 800c1ee:	bd38      	pop	{r3, r4, r5, pc}
 800c1f0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c1f2:	b112      	cbz	r2, 800c1fa <_raise_r+0x1e>
 800c1f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c1f8:	b94b      	cbnz	r3, 800c20e <_raise_r+0x32>
 800c1fa:	4620      	mov	r0, r4
 800c1fc:	f000 f830 	bl	800c260 <_getpid_r>
 800c200:	462a      	mov	r2, r5
 800c202:	4601      	mov	r1, r0
 800c204:	4620      	mov	r0, r4
 800c206:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c20a:	f000 b817 	b.w	800c23c <_kill_r>
 800c20e:	2b01      	cmp	r3, #1
 800c210:	d00a      	beq.n	800c228 <_raise_r+0x4c>
 800c212:	1c59      	adds	r1, r3, #1
 800c214:	d103      	bne.n	800c21e <_raise_r+0x42>
 800c216:	2316      	movs	r3, #22
 800c218:	6003      	str	r3, [r0, #0]
 800c21a:	2001      	movs	r0, #1
 800c21c:	e7e7      	b.n	800c1ee <_raise_r+0x12>
 800c21e:	2400      	movs	r4, #0
 800c220:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c224:	4628      	mov	r0, r5
 800c226:	4798      	blx	r3
 800c228:	2000      	movs	r0, #0
 800c22a:	e7e0      	b.n	800c1ee <_raise_r+0x12>

0800c22c <raise>:
 800c22c:	4b02      	ldr	r3, [pc, #8]	; (800c238 <raise+0xc>)
 800c22e:	4601      	mov	r1, r0
 800c230:	6818      	ldr	r0, [r3, #0]
 800c232:	f7ff bfd3 	b.w	800c1dc <_raise_r>
 800c236:	bf00      	nop
 800c238:	20000010 	.word	0x20000010

0800c23c <_kill_r>:
 800c23c:	b538      	push	{r3, r4, r5, lr}
 800c23e:	4d07      	ldr	r5, [pc, #28]	; (800c25c <_kill_r+0x20>)
 800c240:	2300      	movs	r3, #0
 800c242:	4604      	mov	r4, r0
 800c244:	4608      	mov	r0, r1
 800c246:	4611      	mov	r1, r2
 800c248:	602b      	str	r3, [r5, #0]
 800c24a:	f000 fad9 	bl	800c800 <_kill>
 800c24e:	1c43      	adds	r3, r0, #1
 800c250:	d102      	bne.n	800c258 <_kill_r+0x1c>
 800c252:	682b      	ldr	r3, [r5, #0]
 800c254:	b103      	cbz	r3, 800c258 <_kill_r+0x1c>
 800c256:	6023      	str	r3, [r4, #0]
 800c258:	bd38      	pop	{r3, r4, r5, pc}
 800c25a:	bf00      	nop
 800c25c:	20000544 	.word	0x20000544

0800c260 <_getpid_r>:
 800c260:	f000 b8fe 	b.w	800c460 <_getpid>

0800c264 <findslot>:
 800c264:	4b0a      	ldr	r3, [pc, #40]	; (800c290 <findslot+0x2c>)
 800c266:	b510      	push	{r4, lr}
 800c268:	4604      	mov	r4, r0
 800c26a:	6818      	ldr	r0, [r3, #0]
 800c26c:	b118      	cbz	r0, 800c276 <findslot+0x12>
 800c26e:	6983      	ldr	r3, [r0, #24]
 800c270:	b90b      	cbnz	r3, 800c276 <findslot+0x12>
 800c272:	f7fe fef9 	bl	800b068 <__sinit>
 800c276:	2c13      	cmp	r4, #19
 800c278:	d807      	bhi.n	800c28a <findslot+0x26>
 800c27a:	4806      	ldr	r0, [pc, #24]	; (800c294 <findslot+0x30>)
 800c27c:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800c280:	3201      	adds	r2, #1
 800c282:	d002      	beq.n	800c28a <findslot+0x26>
 800c284:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800c288:	bd10      	pop	{r4, pc}
 800c28a:	2000      	movs	r0, #0
 800c28c:	e7fc      	b.n	800c288 <findslot+0x24>
 800c28e:	bf00      	nop
 800c290:	20000010 	.word	0x20000010
 800c294:	20000554 	.word	0x20000554

0800c298 <error>:
 800c298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c29a:	4604      	mov	r4, r0
 800c29c:	f7fc ffa4 	bl	80091e8 <__errno>
 800c2a0:	2613      	movs	r6, #19
 800c2a2:	4605      	mov	r5, r0
 800c2a4:	2700      	movs	r7, #0
 800c2a6:	4630      	mov	r0, r6
 800c2a8:	4639      	mov	r1, r7
 800c2aa:	beab      	bkpt	0x00ab
 800c2ac:	4606      	mov	r6, r0
 800c2ae:	602e      	str	r6, [r5, #0]
 800c2b0:	4620      	mov	r0, r4
 800c2b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c2b4 <checkerror>:
 800c2b4:	1c43      	adds	r3, r0, #1
 800c2b6:	d101      	bne.n	800c2bc <checkerror+0x8>
 800c2b8:	f7ff bfee 	b.w	800c298 <error>
 800c2bc:	4770      	bx	lr

0800c2be <_swiread>:
 800c2be:	b530      	push	{r4, r5, lr}
 800c2c0:	b085      	sub	sp, #20
 800c2c2:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800c2c6:	9203      	str	r2, [sp, #12]
 800c2c8:	2406      	movs	r4, #6
 800c2ca:	ad01      	add	r5, sp, #4
 800c2cc:	4620      	mov	r0, r4
 800c2ce:	4629      	mov	r1, r5
 800c2d0:	beab      	bkpt	0x00ab
 800c2d2:	4604      	mov	r4, r0
 800c2d4:	4620      	mov	r0, r4
 800c2d6:	f7ff ffed 	bl	800c2b4 <checkerror>
 800c2da:	b005      	add	sp, #20
 800c2dc:	bd30      	pop	{r4, r5, pc}

0800c2de <_read>:
 800c2de:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c2e0:	4615      	mov	r5, r2
 800c2e2:	9101      	str	r1, [sp, #4]
 800c2e4:	f7ff ffbe 	bl	800c264 <findslot>
 800c2e8:	9901      	ldr	r1, [sp, #4]
 800c2ea:	4604      	mov	r4, r0
 800c2ec:	b938      	cbnz	r0, 800c2fe <_read+0x20>
 800c2ee:	f7fc ff7b 	bl	80091e8 <__errno>
 800c2f2:	2309      	movs	r3, #9
 800c2f4:	6003      	str	r3, [r0, #0]
 800c2f6:	f04f 30ff 	mov.w	r0, #4294967295
 800c2fa:	b003      	add	sp, #12
 800c2fc:	bd30      	pop	{r4, r5, pc}
 800c2fe:	6800      	ldr	r0, [r0, #0]
 800c300:	462a      	mov	r2, r5
 800c302:	f7ff ffdc 	bl	800c2be <_swiread>
 800c306:	1c43      	adds	r3, r0, #1
 800c308:	d0f7      	beq.n	800c2fa <_read+0x1c>
 800c30a:	6863      	ldr	r3, [r4, #4]
 800c30c:	1a2a      	subs	r2, r5, r0
 800c30e:	4413      	add	r3, r2
 800c310:	6063      	str	r3, [r4, #4]
 800c312:	4610      	mov	r0, r2
 800c314:	e7f1      	b.n	800c2fa <_read+0x1c>

0800c316 <_swilseek>:
 800c316:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c318:	460c      	mov	r4, r1
 800c31a:	4616      	mov	r6, r2
 800c31c:	f7ff ffa2 	bl	800c264 <findslot>
 800c320:	4605      	mov	r5, r0
 800c322:	b940      	cbnz	r0, 800c336 <_swilseek+0x20>
 800c324:	f7fc ff60 	bl	80091e8 <__errno>
 800c328:	2309      	movs	r3, #9
 800c32a:	6003      	str	r3, [r0, #0]
 800c32c:	f04f 34ff 	mov.w	r4, #4294967295
 800c330:	4620      	mov	r0, r4
 800c332:	b003      	add	sp, #12
 800c334:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c336:	2e02      	cmp	r6, #2
 800c338:	d903      	bls.n	800c342 <_swilseek+0x2c>
 800c33a:	f7fc ff55 	bl	80091e8 <__errno>
 800c33e:	2316      	movs	r3, #22
 800c340:	e7f3      	b.n	800c32a <_swilseek+0x14>
 800c342:	2e01      	cmp	r6, #1
 800c344:	d112      	bne.n	800c36c <_swilseek+0x56>
 800c346:	6843      	ldr	r3, [r0, #4]
 800c348:	18e4      	adds	r4, r4, r3
 800c34a:	d4f6      	bmi.n	800c33a <_swilseek+0x24>
 800c34c:	682b      	ldr	r3, [r5, #0]
 800c34e:	260a      	movs	r6, #10
 800c350:	e9cd 3400 	strd	r3, r4, [sp]
 800c354:	466f      	mov	r7, sp
 800c356:	4630      	mov	r0, r6
 800c358:	4639      	mov	r1, r7
 800c35a:	beab      	bkpt	0x00ab
 800c35c:	4606      	mov	r6, r0
 800c35e:	4630      	mov	r0, r6
 800c360:	f7ff ffa8 	bl	800c2b4 <checkerror>
 800c364:	2800      	cmp	r0, #0
 800c366:	dbe1      	blt.n	800c32c <_swilseek+0x16>
 800c368:	606c      	str	r4, [r5, #4]
 800c36a:	e7e1      	b.n	800c330 <_swilseek+0x1a>
 800c36c:	2e02      	cmp	r6, #2
 800c36e:	d1ed      	bne.n	800c34c <_swilseek+0x36>
 800c370:	6803      	ldr	r3, [r0, #0]
 800c372:	9300      	str	r3, [sp, #0]
 800c374:	260c      	movs	r6, #12
 800c376:	466f      	mov	r7, sp
 800c378:	4630      	mov	r0, r6
 800c37a:	4639      	mov	r1, r7
 800c37c:	beab      	bkpt	0x00ab
 800c37e:	4606      	mov	r6, r0
 800c380:	4630      	mov	r0, r6
 800c382:	f7ff ff97 	bl	800c2b4 <checkerror>
 800c386:	1c43      	adds	r3, r0, #1
 800c388:	d0d0      	beq.n	800c32c <_swilseek+0x16>
 800c38a:	4404      	add	r4, r0
 800c38c:	e7de      	b.n	800c34c <_swilseek+0x36>

0800c38e <_lseek>:
 800c38e:	f7ff bfc2 	b.w	800c316 <_swilseek>

0800c392 <_swiwrite>:
 800c392:	b530      	push	{r4, r5, lr}
 800c394:	b085      	sub	sp, #20
 800c396:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800c39a:	9203      	str	r2, [sp, #12]
 800c39c:	2405      	movs	r4, #5
 800c39e:	ad01      	add	r5, sp, #4
 800c3a0:	4620      	mov	r0, r4
 800c3a2:	4629      	mov	r1, r5
 800c3a4:	beab      	bkpt	0x00ab
 800c3a6:	4604      	mov	r4, r0
 800c3a8:	4620      	mov	r0, r4
 800c3aa:	f7ff ff83 	bl	800c2b4 <checkerror>
 800c3ae:	b005      	add	sp, #20
 800c3b0:	bd30      	pop	{r4, r5, pc}

0800c3b2 <_write>:
 800c3b2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c3b4:	4615      	mov	r5, r2
 800c3b6:	9101      	str	r1, [sp, #4]
 800c3b8:	f7ff ff54 	bl	800c264 <findslot>
 800c3bc:	9901      	ldr	r1, [sp, #4]
 800c3be:	4604      	mov	r4, r0
 800c3c0:	b930      	cbnz	r0, 800c3d0 <_write+0x1e>
 800c3c2:	f7fc ff11 	bl	80091e8 <__errno>
 800c3c6:	2309      	movs	r3, #9
 800c3c8:	6003      	str	r3, [r0, #0]
 800c3ca:	f04f 30ff 	mov.w	r0, #4294967295
 800c3ce:	e012      	b.n	800c3f6 <_write+0x44>
 800c3d0:	6800      	ldr	r0, [r0, #0]
 800c3d2:	462a      	mov	r2, r5
 800c3d4:	f7ff ffdd 	bl	800c392 <_swiwrite>
 800c3d8:	2800      	cmp	r0, #0
 800c3da:	dbf6      	blt.n	800c3ca <_write+0x18>
 800c3dc:	6862      	ldr	r2, [r4, #4]
 800c3de:	1a2b      	subs	r3, r5, r0
 800c3e0:	441a      	add	r2, r3
 800c3e2:	42a8      	cmp	r0, r5
 800c3e4:	6062      	str	r2, [r4, #4]
 800c3e6:	d105      	bne.n	800c3f4 <_write+0x42>
 800c3e8:	2000      	movs	r0, #0
 800c3ea:	b003      	add	sp, #12
 800c3ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c3f0:	f7ff bf52 	b.w	800c298 <error>
 800c3f4:	4618      	mov	r0, r3
 800c3f6:	b003      	add	sp, #12
 800c3f8:	bd30      	pop	{r4, r5, pc}

0800c3fa <_swiclose>:
 800c3fa:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c3fc:	2402      	movs	r4, #2
 800c3fe:	9001      	str	r0, [sp, #4]
 800c400:	ad01      	add	r5, sp, #4
 800c402:	4620      	mov	r0, r4
 800c404:	4629      	mov	r1, r5
 800c406:	beab      	bkpt	0x00ab
 800c408:	4604      	mov	r4, r0
 800c40a:	4620      	mov	r0, r4
 800c40c:	f7ff ff52 	bl	800c2b4 <checkerror>
 800c410:	b003      	add	sp, #12
 800c412:	bd30      	pop	{r4, r5, pc}

0800c414 <_close>:
 800c414:	b538      	push	{r3, r4, r5, lr}
 800c416:	4605      	mov	r5, r0
 800c418:	f7ff ff24 	bl	800c264 <findslot>
 800c41c:	4604      	mov	r4, r0
 800c41e:	b930      	cbnz	r0, 800c42e <_close+0x1a>
 800c420:	f7fc fee2 	bl	80091e8 <__errno>
 800c424:	2309      	movs	r3, #9
 800c426:	6003      	str	r3, [r0, #0]
 800c428:	f04f 30ff 	mov.w	r0, #4294967295
 800c42c:	bd38      	pop	{r3, r4, r5, pc}
 800c42e:	3d01      	subs	r5, #1
 800c430:	2d01      	cmp	r5, #1
 800c432:	d809      	bhi.n	800c448 <_close+0x34>
 800c434:	4b09      	ldr	r3, [pc, #36]	; (800c45c <_close+0x48>)
 800c436:	689a      	ldr	r2, [r3, #8]
 800c438:	691b      	ldr	r3, [r3, #16]
 800c43a:	429a      	cmp	r2, r3
 800c43c:	d104      	bne.n	800c448 <_close+0x34>
 800c43e:	f04f 33ff 	mov.w	r3, #4294967295
 800c442:	6003      	str	r3, [r0, #0]
 800c444:	2000      	movs	r0, #0
 800c446:	e7f1      	b.n	800c42c <_close+0x18>
 800c448:	6820      	ldr	r0, [r4, #0]
 800c44a:	f7ff ffd6 	bl	800c3fa <_swiclose>
 800c44e:	2800      	cmp	r0, #0
 800c450:	d1ec      	bne.n	800c42c <_close+0x18>
 800c452:	f04f 33ff 	mov.w	r3, #4294967295
 800c456:	6023      	str	r3, [r4, #0]
 800c458:	e7e8      	b.n	800c42c <_close+0x18>
 800c45a:	bf00      	nop
 800c45c:	20000554 	.word	0x20000554

0800c460 <_getpid>:
 800c460:	2001      	movs	r0, #1
 800c462:	4770      	bx	lr

0800c464 <_swistat>:
 800c464:	b570      	push	{r4, r5, r6, lr}
 800c466:	460c      	mov	r4, r1
 800c468:	f7ff fefc 	bl	800c264 <findslot>
 800c46c:	4605      	mov	r5, r0
 800c46e:	b930      	cbnz	r0, 800c47e <_swistat+0x1a>
 800c470:	f7fc feba 	bl	80091e8 <__errno>
 800c474:	2309      	movs	r3, #9
 800c476:	6003      	str	r3, [r0, #0]
 800c478:	f04f 30ff 	mov.w	r0, #4294967295
 800c47c:	bd70      	pop	{r4, r5, r6, pc}
 800c47e:	6863      	ldr	r3, [r4, #4]
 800c480:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c484:	6063      	str	r3, [r4, #4]
 800c486:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c48a:	64a3      	str	r3, [r4, #72]	; 0x48
 800c48c:	260c      	movs	r6, #12
 800c48e:	4630      	mov	r0, r6
 800c490:	4629      	mov	r1, r5
 800c492:	beab      	bkpt	0x00ab
 800c494:	4605      	mov	r5, r0
 800c496:	4628      	mov	r0, r5
 800c498:	f7ff ff0c 	bl	800c2b4 <checkerror>
 800c49c:	1c43      	adds	r3, r0, #1
 800c49e:	bf1c      	itt	ne
 800c4a0:	6120      	strne	r0, [r4, #16]
 800c4a2:	2000      	movne	r0, #0
 800c4a4:	e7ea      	b.n	800c47c <_swistat+0x18>

0800c4a6 <_fstat>:
 800c4a6:	460b      	mov	r3, r1
 800c4a8:	b510      	push	{r4, lr}
 800c4aa:	2100      	movs	r1, #0
 800c4ac:	4604      	mov	r4, r0
 800c4ae:	2258      	movs	r2, #88	; 0x58
 800c4b0:	4618      	mov	r0, r3
 800c4b2:	f7fc fed9 	bl	8009268 <memset>
 800c4b6:	4601      	mov	r1, r0
 800c4b8:	4620      	mov	r0, r4
 800c4ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c4be:	f7ff bfd1 	b.w	800c464 <_swistat>

0800c4c2 <_stat>:
 800c4c2:	b538      	push	{r3, r4, r5, lr}
 800c4c4:	460d      	mov	r5, r1
 800c4c6:	4604      	mov	r4, r0
 800c4c8:	2258      	movs	r2, #88	; 0x58
 800c4ca:	2100      	movs	r1, #0
 800c4cc:	4628      	mov	r0, r5
 800c4ce:	f7fc fecb 	bl	8009268 <memset>
 800c4d2:	4620      	mov	r0, r4
 800c4d4:	2100      	movs	r1, #0
 800c4d6:	f000 f811 	bl	800c4fc <_swiopen>
 800c4da:	1c43      	adds	r3, r0, #1
 800c4dc:	4604      	mov	r4, r0
 800c4de:	d00b      	beq.n	800c4f8 <_stat+0x36>
 800c4e0:	686b      	ldr	r3, [r5, #4]
 800c4e2:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800c4e6:	606b      	str	r3, [r5, #4]
 800c4e8:	4629      	mov	r1, r5
 800c4ea:	f7ff ffbb 	bl	800c464 <_swistat>
 800c4ee:	4605      	mov	r5, r0
 800c4f0:	4620      	mov	r0, r4
 800c4f2:	f7ff ff8f 	bl	800c414 <_close>
 800c4f6:	462c      	mov	r4, r5
 800c4f8:	4620      	mov	r0, r4
 800c4fa:	bd38      	pop	{r3, r4, r5, pc}

0800c4fc <_swiopen>:
 800c4fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c500:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 800c5ac <_swiopen+0xb0>
 800c504:	b097      	sub	sp, #92	; 0x5c
 800c506:	4607      	mov	r7, r0
 800c508:	460e      	mov	r6, r1
 800c50a:	2500      	movs	r5, #0
 800c50c:	f858 4035 	ldr.w	r4, [r8, r5, lsl #3]
 800c510:	1c61      	adds	r1, r4, #1
 800c512:	d037      	beq.n	800c584 <_swiopen+0x88>
 800c514:	3501      	adds	r5, #1
 800c516:	2d14      	cmp	r5, #20
 800c518:	d1f8      	bne.n	800c50c <_swiopen+0x10>
 800c51a:	f7fc fe65 	bl	80091e8 <__errno>
 800c51e:	2318      	movs	r3, #24
 800c520:	6003      	str	r3, [r0, #0]
 800c522:	f04f 34ff 	mov.w	r4, #4294967295
 800c526:	e03d      	b.n	800c5a4 <_swiopen+0xa8>
 800c528:	f3c6 4400 	ubfx	r4, r6, #16, #1
 800c52c:	f240 6301 	movw	r3, #1537	; 0x601
 800c530:	07b2      	lsls	r2, r6, #30
 800c532:	bf48      	it	mi
 800c534:	f044 0402 	orrmi.w	r4, r4, #2
 800c538:	421e      	tst	r6, r3
 800c53a:	bf18      	it	ne
 800c53c:	f044 0404 	orrne.w	r4, r4, #4
 800c540:	0733      	lsls	r3, r6, #28
 800c542:	bf48      	it	mi
 800c544:	f024 0404 	bicmi.w	r4, r4, #4
 800c548:	4638      	mov	r0, r7
 800c54a:	bf48      	it	mi
 800c54c:	f044 0408 	orrmi.w	r4, r4, #8
 800c550:	9700      	str	r7, [sp, #0]
 800c552:	f7f3 fe1f 	bl	8000194 <strlen>
 800c556:	e9cd 4001 	strd	r4, r0, [sp, #4]
 800c55a:	2401      	movs	r4, #1
 800c55c:	4620      	mov	r0, r4
 800c55e:	4649      	mov	r1, r9
 800c560:	beab      	bkpt	0x00ab
 800c562:	4604      	mov	r4, r0
 800c564:	2c00      	cmp	r4, #0
 800c566:	db08      	blt.n	800c57a <_swiopen+0x7e>
 800c568:	f848 4035 	str.w	r4, [r8, r5, lsl #3]
 800c56c:	eb08 08c5 	add.w	r8, r8, r5, lsl #3
 800c570:	2300      	movs	r3, #0
 800c572:	f8c8 3004 	str.w	r3, [r8, #4]
 800c576:	462c      	mov	r4, r5
 800c578:	e014      	b.n	800c5a4 <_swiopen+0xa8>
 800c57a:	4620      	mov	r0, r4
 800c57c:	f7ff fe8c 	bl	800c298 <error>
 800c580:	4604      	mov	r4, r0
 800c582:	e00f      	b.n	800c5a4 <_swiopen+0xa8>
 800c584:	f406 6320 	and.w	r3, r6, #2560	; 0xa00
 800c588:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800c58c:	46e9      	mov	r9, sp
 800c58e:	d1cb      	bne.n	800c528 <_swiopen+0x2c>
 800c590:	4649      	mov	r1, r9
 800c592:	4638      	mov	r0, r7
 800c594:	f7ff ff95 	bl	800c4c2 <_stat>
 800c598:	3001      	adds	r0, #1
 800c59a:	d0c5      	beq.n	800c528 <_swiopen+0x2c>
 800c59c:	f7fc fe24 	bl	80091e8 <__errno>
 800c5a0:	2311      	movs	r3, #17
 800c5a2:	6003      	str	r3, [r0, #0]
 800c5a4:	4620      	mov	r0, r4
 800c5a6:	b017      	add	sp, #92	; 0x5c
 800c5a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c5ac:	20000554 	.word	0x20000554

0800c5b0 <_get_semihosting_exts>:
 800c5b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c5b4:	4606      	mov	r6, r0
 800c5b6:	460f      	mov	r7, r1
 800c5b8:	482a      	ldr	r0, [pc, #168]	; (800c664 <_get_semihosting_exts+0xb4>)
 800c5ba:	2100      	movs	r1, #0
 800c5bc:	4615      	mov	r5, r2
 800c5be:	f7ff ff9d 	bl	800c4fc <_swiopen>
 800c5c2:	462a      	mov	r2, r5
 800c5c4:	4604      	mov	r4, r0
 800c5c6:	2100      	movs	r1, #0
 800c5c8:	4630      	mov	r0, r6
 800c5ca:	f7fc fe4d 	bl	8009268 <memset>
 800c5ce:	1c63      	adds	r3, r4, #1
 800c5d0:	d016      	beq.n	800c600 <_get_semihosting_exts+0x50>
 800c5d2:	4620      	mov	r0, r4
 800c5d4:	f7ff fe46 	bl	800c264 <findslot>
 800c5d8:	f04f 090c 	mov.w	r9, #12
 800c5dc:	4680      	mov	r8, r0
 800c5de:	4648      	mov	r0, r9
 800c5e0:	4641      	mov	r1, r8
 800c5e2:	beab      	bkpt	0x00ab
 800c5e4:	4680      	mov	r8, r0
 800c5e6:	4640      	mov	r0, r8
 800c5e8:	f7ff fe64 	bl	800c2b4 <checkerror>
 800c5ec:	2803      	cmp	r0, #3
 800c5ee:	dd02      	ble.n	800c5f6 <_get_semihosting_exts+0x46>
 800c5f0:	1ec3      	subs	r3, r0, #3
 800c5f2:	42ab      	cmp	r3, r5
 800c5f4:	dc08      	bgt.n	800c608 <_get_semihosting_exts+0x58>
 800c5f6:	4620      	mov	r0, r4
 800c5f8:	f7ff ff0c 	bl	800c414 <_close>
 800c5fc:	f04f 34ff 	mov.w	r4, #4294967295
 800c600:	4620      	mov	r0, r4
 800c602:	b003      	add	sp, #12
 800c604:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c608:	2204      	movs	r2, #4
 800c60a:	eb0d 0102 	add.w	r1, sp, r2
 800c60e:	4620      	mov	r0, r4
 800c610:	f7ff fe65 	bl	800c2de <_read>
 800c614:	2803      	cmp	r0, #3
 800c616:	ddee      	ble.n	800c5f6 <_get_semihosting_exts+0x46>
 800c618:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800c61c:	2b53      	cmp	r3, #83	; 0x53
 800c61e:	d1ea      	bne.n	800c5f6 <_get_semihosting_exts+0x46>
 800c620:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800c624:	2b48      	cmp	r3, #72	; 0x48
 800c626:	d1e6      	bne.n	800c5f6 <_get_semihosting_exts+0x46>
 800c628:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800c62c:	2b46      	cmp	r3, #70	; 0x46
 800c62e:	d1e2      	bne.n	800c5f6 <_get_semihosting_exts+0x46>
 800c630:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800c634:	2b42      	cmp	r3, #66	; 0x42
 800c636:	d1de      	bne.n	800c5f6 <_get_semihosting_exts+0x46>
 800c638:	2201      	movs	r2, #1
 800c63a:	4639      	mov	r1, r7
 800c63c:	4620      	mov	r0, r4
 800c63e:	f7ff fe6a 	bl	800c316 <_swilseek>
 800c642:	2800      	cmp	r0, #0
 800c644:	dbd7      	blt.n	800c5f6 <_get_semihosting_exts+0x46>
 800c646:	462a      	mov	r2, r5
 800c648:	4631      	mov	r1, r6
 800c64a:	4620      	mov	r0, r4
 800c64c:	f7ff fe47 	bl	800c2de <_read>
 800c650:	4605      	mov	r5, r0
 800c652:	4620      	mov	r0, r4
 800c654:	f7ff fede 	bl	800c414 <_close>
 800c658:	4628      	mov	r0, r5
 800c65a:	f7ff fe2b 	bl	800c2b4 <checkerror>
 800c65e:	4604      	mov	r4, r0
 800c660:	e7ce      	b.n	800c600 <_get_semihosting_exts+0x50>
 800c662:	bf00      	nop
 800c664:	0800d2b3 	.word	0x0800d2b3

0800c668 <initialise_semihosting_exts>:
 800c668:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c66a:	4d0a      	ldr	r5, [pc, #40]	; (800c694 <initialise_semihosting_exts+0x2c>)
 800c66c:	4c0a      	ldr	r4, [pc, #40]	; (800c698 <initialise_semihosting_exts+0x30>)
 800c66e:	2100      	movs	r1, #0
 800c670:	2201      	movs	r2, #1
 800c672:	a801      	add	r0, sp, #4
 800c674:	6029      	str	r1, [r5, #0]
 800c676:	6022      	str	r2, [r4, #0]
 800c678:	f7ff ff9a 	bl	800c5b0 <_get_semihosting_exts>
 800c67c:	2800      	cmp	r0, #0
 800c67e:	dd07      	ble.n	800c690 <initialise_semihosting_exts+0x28>
 800c680:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800c684:	f003 0201 	and.w	r2, r3, #1
 800c688:	f003 0302 	and.w	r3, r3, #2
 800c68c:	602a      	str	r2, [r5, #0]
 800c68e:	6023      	str	r3, [r4, #0]
 800c690:	b003      	add	sp, #12
 800c692:	bd30      	pop	{r4, r5, pc}
 800c694:	200001e0 	.word	0x200001e0
 800c698:	200001e4 	.word	0x200001e4

0800c69c <_has_ext_exit_extended>:
 800c69c:	b510      	push	{r4, lr}
 800c69e:	4c04      	ldr	r4, [pc, #16]	; (800c6b0 <_has_ext_exit_extended+0x14>)
 800c6a0:	6823      	ldr	r3, [r4, #0]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	da01      	bge.n	800c6aa <_has_ext_exit_extended+0xe>
 800c6a6:	f7ff ffdf 	bl	800c668 <initialise_semihosting_exts>
 800c6aa:	6820      	ldr	r0, [r4, #0]
 800c6ac:	bd10      	pop	{r4, pc}
 800c6ae:	bf00      	nop
 800c6b0:	200001e0 	.word	0x200001e0

0800c6b4 <_has_ext_stdout_stderr>:
 800c6b4:	b510      	push	{r4, lr}
 800c6b6:	4c04      	ldr	r4, [pc, #16]	; (800c6c8 <_has_ext_stdout_stderr+0x14>)
 800c6b8:	6823      	ldr	r3, [r4, #0]
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	da01      	bge.n	800c6c2 <_has_ext_stdout_stderr+0xe>
 800c6be:	f7ff ffd3 	bl	800c668 <initialise_semihosting_exts>
 800c6c2:	6820      	ldr	r0, [r4, #0]
 800c6c4:	bd10      	pop	{r4, pc}
 800c6c6:	bf00      	nop
 800c6c8:	200001e4 	.word	0x200001e4

0800c6cc <initialise_monitor_handles>:
 800c6cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6d0:	b085      	sub	sp, #20
 800c6d2:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 800c784 <initialise_monitor_handles+0xb8>
 800c6d6:	f8cd 9004 	str.w	r9, [sp, #4]
 800c6da:	2303      	movs	r3, #3
 800c6dc:	2400      	movs	r4, #0
 800c6de:	9303      	str	r3, [sp, #12]
 800c6e0:	af01      	add	r7, sp, #4
 800c6e2:	9402      	str	r4, [sp, #8]
 800c6e4:	2501      	movs	r5, #1
 800c6e6:	4628      	mov	r0, r5
 800c6e8:	4639      	mov	r1, r7
 800c6ea:	beab      	bkpt	0x00ab
 800c6ec:	4605      	mov	r5, r0
 800c6ee:	f8df 8098 	ldr.w	r8, [pc, #152]	; 800c788 <initialise_monitor_handles+0xbc>
 800c6f2:	4623      	mov	r3, r4
 800c6f4:	4c20      	ldr	r4, [pc, #128]	; (800c778 <initialise_monitor_handles+0xac>)
 800c6f6:	f8c8 5000 	str.w	r5, [r8]
 800c6fa:	f04f 32ff 	mov.w	r2, #4294967295
 800c6fe:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 800c702:	3301      	adds	r3, #1
 800c704:	2b14      	cmp	r3, #20
 800c706:	d1fa      	bne.n	800c6fe <initialise_monitor_handles+0x32>
 800c708:	f7ff ffd4 	bl	800c6b4 <_has_ext_stdout_stderr>
 800c70c:	4d1b      	ldr	r5, [pc, #108]	; (800c77c <initialise_monitor_handles+0xb0>)
 800c70e:	b1d0      	cbz	r0, 800c746 <initialise_monitor_handles+0x7a>
 800c710:	f04f 0a03 	mov.w	sl, #3
 800c714:	2304      	movs	r3, #4
 800c716:	f8cd 9004 	str.w	r9, [sp, #4]
 800c71a:	2601      	movs	r6, #1
 800c71c:	f8cd a00c 	str.w	sl, [sp, #12]
 800c720:	9302      	str	r3, [sp, #8]
 800c722:	4630      	mov	r0, r6
 800c724:	4639      	mov	r1, r7
 800c726:	beab      	bkpt	0x00ab
 800c728:	4683      	mov	fp, r0
 800c72a:	4b15      	ldr	r3, [pc, #84]	; (800c780 <initialise_monitor_handles+0xb4>)
 800c72c:	f8cd 9004 	str.w	r9, [sp, #4]
 800c730:	f8c3 b000 	str.w	fp, [r3]
 800c734:	2308      	movs	r3, #8
 800c736:	f8cd a00c 	str.w	sl, [sp, #12]
 800c73a:	9302      	str	r3, [sp, #8]
 800c73c:	4630      	mov	r0, r6
 800c73e:	4639      	mov	r1, r7
 800c740:	beab      	bkpt	0x00ab
 800c742:	4606      	mov	r6, r0
 800c744:	602e      	str	r6, [r5, #0]
 800c746:	682b      	ldr	r3, [r5, #0]
 800c748:	3301      	adds	r3, #1
 800c74a:	bf02      	ittt	eq
 800c74c:	4b0c      	ldreq	r3, [pc, #48]	; (800c780 <initialise_monitor_handles+0xb4>)
 800c74e:	681b      	ldreq	r3, [r3, #0]
 800c750:	602b      	streq	r3, [r5, #0]
 800c752:	2600      	movs	r6, #0
 800c754:	f8d8 3000 	ldr.w	r3, [r8]
 800c758:	6023      	str	r3, [r4, #0]
 800c75a:	6066      	str	r6, [r4, #4]
 800c75c:	f7ff ffaa 	bl	800c6b4 <_has_ext_stdout_stderr>
 800c760:	b130      	cbz	r0, 800c770 <initialise_monitor_handles+0xa4>
 800c762:	4b07      	ldr	r3, [pc, #28]	; (800c780 <initialise_monitor_handles+0xb4>)
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	e9c4 3602 	strd	r3, r6, [r4, #8]
 800c76a:	682b      	ldr	r3, [r5, #0]
 800c76c:	e9c4 3604 	strd	r3, r6, [r4, #16]
 800c770:	b005      	add	sp, #20
 800c772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c776:	bf00      	nop
 800c778:	20000554 	.word	0x20000554
 800c77c:	20000548 	.word	0x20000548
 800c780:	20000550 	.word	0x20000550
 800c784:	0800d2c9 	.word	0x0800d2c9
 800c788:	2000054c 	.word	0x2000054c

0800c78c <_isatty>:
 800c78c:	b570      	push	{r4, r5, r6, lr}
 800c78e:	f7ff fd69 	bl	800c264 <findslot>
 800c792:	2509      	movs	r5, #9
 800c794:	4604      	mov	r4, r0
 800c796:	b920      	cbnz	r0, 800c7a2 <_isatty+0x16>
 800c798:	f7fc fd26 	bl	80091e8 <__errno>
 800c79c:	6005      	str	r5, [r0, #0]
 800c79e:	4620      	mov	r0, r4
 800c7a0:	bd70      	pop	{r4, r5, r6, pc}
 800c7a2:	4628      	mov	r0, r5
 800c7a4:	4621      	mov	r1, r4
 800c7a6:	beab      	bkpt	0x00ab
 800c7a8:	4604      	mov	r4, r0
 800c7aa:	2c01      	cmp	r4, #1
 800c7ac:	d0f7      	beq.n	800c79e <_isatty+0x12>
 800c7ae:	f7fc fd1b 	bl	80091e8 <__errno>
 800c7b2:	2400      	movs	r4, #0
 800c7b4:	4605      	mov	r5, r0
 800c7b6:	2613      	movs	r6, #19
 800c7b8:	4630      	mov	r0, r6
 800c7ba:	4621      	mov	r1, r4
 800c7bc:	beab      	bkpt	0x00ab
 800c7be:	4606      	mov	r6, r0
 800c7c0:	602e      	str	r6, [r5, #0]
 800c7c2:	e7ec      	b.n	800c79e <_isatty+0x12>

0800c7c4 <_exit>:
 800c7c4:	4601      	mov	r1, r0
 800c7c6:	b508      	push	{r3, lr}
 800c7c8:	4a02      	ldr	r2, [pc, #8]	; (800c7d4 <_exit+0x10>)
 800c7ca:	f04f 30ff 	mov.w	r0, #4294967295
 800c7ce:	f000 f803 	bl	800c7d8 <_kill_shared>
 800c7d2:	bf00      	nop
 800c7d4:	00020026 	.word	0x00020026

0800c7d8 <_kill_shared>:
 800c7d8:	b507      	push	{r0, r1, r2, lr}
 800c7da:	e9cd 2100 	strd	r2, r1, [sp]
 800c7de:	f7ff ff5d 	bl	800c69c <_has_ext_exit_extended>
 800c7e2:	2800      	cmp	r0, #0
 800c7e4:	bf14      	ite	ne
 800c7e6:	2420      	movne	r4, #32
 800c7e8:	2418      	moveq	r4, #24
 800c7ea:	f7ff ff57 	bl	800c69c <_has_ext_exit_extended>
 800c7ee:	b120      	cbz	r0, 800c7fa <_kill_shared+0x22>
 800c7f0:	466d      	mov	r5, sp
 800c7f2:	4620      	mov	r0, r4
 800c7f4:	4629      	mov	r1, r5
 800c7f6:	beab      	bkpt	0x00ab
 800c7f8:	4604      	mov	r4, r0
 800c7fa:	9d00      	ldr	r5, [sp, #0]
 800c7fc:	e7f9      	b.n	800c7f2 <_kill_shared+0x1a>
	...

0800c800 <_kill>:
 800c800:	2906      	cmp	r1, #6
 800c802:	b508      	push	{r3, lr}
 800c804:	bf0c      	ite	eq
 800c806:	4a02      	ldreq	r2, [pc, #8]	; (800c810 <_kill+0x10>)
 800c808:	4a02      	ldrne	r2, [pc, #8]	; (800c814 <_kill+0x14>)
 800c80a:	f7ff ffe5 	bl	800c7d8 <_kill_shared>
 800c80e:	bf00      	nop
 800c810:	00020023 	.word	0x00020023
 800c814:	00020026 	.word	0x00020026

0800c818 <log>:
 800c818:	b538      	push	{r3, r4, r5, lr}
 800c81a:	ed2d 8b02 	vpush	{d8}
 800c81e:	ec55 4b10 	vmov	r4, r5, d0
 800c822:	f000 f839 	bl	800c898 <__ieee754_log>
 800c826:	4622      	mov	r2, r4
 800c828:	462b      	mov	r3, r5
 800c82a:	4620      	mov	r0, r4
 800c82c:	4629      	mov	r1, r5
 800c82e:	eeb0 8a40 	vmov.f32	s16, s0
 800c832:	eef0 8a60 	vmov.f32	s17, s1
 800c836:	f7f4 f961 	bl	8000afc <__aeabi_dcmpun>
 800c83a:	b998      	cbnz	r0, 800c864 <log+0x4c>
 800c83c:	2200      	movs	r2, #0
 800c83e:	2300      	movs	r3, #0
 800c840:	4620      	mov	r0, r4
 800c842:	4629      	mov	r1, r5
 800c844:	f7f4 f950 	bl	8000ae8 <__aeabi_dcmpgt>
 800c848:	b960      	cbnz	r0, 800c864 <log+0x4c>
 800c84a:	2200      	movs	r2, #0
 800c84c:	2300      	movs	r3, #0
 800c84e:	4620      	mov	r0, r4
 800c850:	4629      	mov	r1, r5
 800c852:	f7f4 f921 	bl	8000a98 <__aeabi_dcmpeq>
 800c856:	b160      	cbz	r0, 800c872 <log+0x5a>
 800c858:	f7fc fcc6 	bl	80091e8 <__errno>
 800c85c:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 800c888 <log+0x70>
 800c860:	2322      	movs	r3, #34	; 0x22
 800c862:	6003      	str	r3, [r0, #0]
 800c864:	eeb0 0a48 	vmov.f32	s0, s16
 800c868:	eef0 0a68 	vmov.f32	s1, s17
 800c86c:	ecbd 8b02 	vpop	{d8}
 800c870:	bd38      	pop	{r3, r4, r5, pc}
 800c872:	f7fc fcb9 	bl	80091e8 <__errno>
 800c876:	ecbd 8b02 	vpop	{d8}
 800c87a:	2321      	movs	r3, #33	; 0x21
 800c87c:	6003      	str	r3, [r0, #0]
 800c87e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c882:	4803      	ldr	r0, [pc, #12]	; (800c890 <log+0x78>)
 800c884:	f000 b9c4 	b.w	800cc10 <nan>
 800c888:	00000000 	.word	0x00000000
 800c88c:	fff00000 	.word	0xfff00000
 800c890:	0800d2a8 	.word	0x0800d2a8
 800c894:	00000000 	.word	0x00000000

0800c898 <__ieee754_log>:
 800c898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c89c:	ec51 0b10 	vmov	r0, r1, d0
 800c8a0:	ed2d 8b04 	vpush	{d8-d9}
 800c8a4:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800c8a8:	b083      	sub	sp, #12
 800c8aa:	460d      	mov	r5, r1
 800c8ac:	da29      	bge.n	800c902 <__ieee754_log+0x6a>
 800c8ae:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c8b2:	4303      	orrs	r3, r0
 800c8b4:	ee10 2a10 	vmov	r2, s0
 800c8b8:	d10c      	bne.n	800c8d4 <__ieee754_log+0x3c>
 800c8ba:	49cf      	ldr	r1, [pc, #828]	; (800cbf8 <__ieee754_log+0x360>)
 800c8bc:	2200      	movs	r2, #0
 800c8be:	2300      	movs	r3, #0
 800c8c0:	2000      	movs	r0, #0
 800c8c2:	f7f3 ffab 	bl	800081c <__aeabi_ddiv>
 800c8c6:	ec41 0b10 	vmov	d0, r0, r1
 800c8ca:	b003      	add	sp, #12
 800c8cc:	ecbd 8b04 	vpop	{d8-d9}
 800c8d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8d4:	2900      	cmp	r1, #0
 800c8d6:	da05      	bge.n	800c8e4 <__ieee754_log+0x4c>
 800c8d8:	460b      	mov	r3, r1
 800c8da:	f7f3 fcbd 	bl	8000258 <__aeabi_dsub>
 800c8de:	2200      	movs	r2, #0
 800c8e0:	2300      	movs	r3, #0
 800c8e2:	e7ee      	b.n	800c8c2 <__ieee754_log+0x2a>
 800c8e4:	4bc5      	ldr	r3, [pc, #788]	; (800cbfc <__ieee754_log+0x364>)
 800c8e6:	2200      	movs	r2, #0
 800c8e8:	f7f3 fe6e 	bl	80005c8 <__aeabi_dmul>
 800c8ec:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800c8f0:	460d      	mov	r5, r1
 800c8f2:	4ac3      	ldr	r2, [pc, #780]	; (800cc00 <__ieee754_log+0x368>)
 800c8f4:	4295      	cmp	r5, r2
 800c8f6:	dd06      	ble.n	800c906 <__ieee754_log+0x6e>
 800c8f8:	4602      	mov	r2, r0
 800c8fa:	460b      	mov	r3, r1
 800c8fc:	f7f3 fcae 	bl	800025c <__adddf3>
 800c900:	e7e1      	b.n	800c8c6 <__ieee754_log+0x2e>
 800c902:	2300      	movs	r3, #0
 800c904:	e7f5      	b.n	800c8f2 <__ieee754_log+0x5a>
 800c906:	152c      	asrs	r4, r5, #20
 800c908:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800c90c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800c910:	441c      	add	r4, r3
 800c912:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800c916:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800c91a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c91e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800c922:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800c926:	ea42 0105 	orr.w	r1, r2, r5
 800c92a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800c92e:	2200      	movs	r2, #0
 800c930:	4bb4      	ldr	r3, [pc, #720]	; (800cc04 <__ieee754_log+0x36c>)
 800c932:	f7f3 fc91 	bl	8000258 <__aeabi_dsub>
 800c936:	1cab      	adds	r3, r5, #2
 800c938:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c93c:	2b02      	cmp	r3, #2
 800c93e:	4682      	mov	sl, r0
 800c940:	468b      	mov	fp, r1
 800c942:	f04f 0200 	mov.w	r2, #0
 800c946:	dc53      	bgt.n	800c9f0 <__ieee754_log+0x158>
 800c948:	2300      	movs	r3, #0
 800c94a:	f7f4 f8a5 	bl	8000a98 <__aeabi_dcmpeq>
 800c94e:	b1d0      	cbz	r0, 800c986 <__ieee754_log+0xee>
 800c950:	2c00      	cmp	r4, #0
 800c952:	f000 8122 	beq.w	800cb9a <__ieee754_log+0x302>
 800c956:	4620      	mov	r0, r4
 800c958:	f7f3 fdcc 	bl	80004f4 <__aeabi_i2d>
 800c95c:	a390      	add	r3, pc, #576	; (adr r3, 800cba0 <__ieee754_log+0x308>)
 800c95e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c962:	4606      	mov	r6, r0
 800c964:	460f      	mov	r7, r1
 800c966:	f7f3 fe2f 	bl	80005c8 <__aeabi_dmul>
 800c96a:	a38f      	add	r3, pc, #572	; (adr r3, 800cba8 <__ieee754_log+0x310>)
 800c96c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c970:	4604      	mov	r4, r0
 800c972:	460d      	mov	r5, r1
 800c974:	4630      	mov	r0, r6
 800c976:	4639      	mov	r1, r7
 800c978:	f7f3 fe26 	bl	80005c8 <__aeabi_dmul>
 800c97c:	4602      	mov	r2, r0
 800c97e:	460b      	mov	r3, r1
 800c980:	4620      	mov	r0, r4
 800c982:	4629      	mov	r1, r5
 800c984:	e7ba      	b.n	800c8fc <__ieee754_log+0x64>
 800c986:	a38a      	add	r3, pc, #552	; (adr r3, 800cbb0 <__ieee754_log+0x318>)
 800c988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c98c:	4650      	mov	r0, sl
 800c98e:	4659      	mov	r1, fp
 800c990:	f7f3 fe1a 	bl	80005c8 <__aeabi_dmul>
 800c994:	4602      	mov	r2, r0
 800c996:	460b      	mov	r3, r1
 800c998:	2000      	movs	r0, #0
 800c99a:	499b      	ldr	r1, [pc, #620]	; (800cc08 <__ieee754_log+0x370>)
 800c99c:	f7f3 fc5c 	bl	8000258 <__aeabi_dsub>
 800c9a0:	4652      	mov	r2, sl
 800c9a2:	4606      	mov	r6, r0
 800c9a4:	460f      	mov	r7, r1
 800c9a6:	465b      	mov	r3, fp
 800c9a8:	4650      	mov	r0, sl
 800c9aa:	4659      	mov	r1, fp
 800c9ac:	f7f3 fe0c 	bl	80005c8 <__aeabi_dmul>
 800c9b0:	4602      	mov	r2, r0
 800c9b2:	460b      	mov	r3, r1
 800c9b4:	4630      	mov	r0, r6
 800c9b6:	4639      	mov	r1, r7
 800c9b8:	f7f3 fe06 	bl	80005c8 <__aeabi_dmul>
 800c9bc:	4606      	mov	r6, r0
 800c9be:	460f      	mov	r7, r1
 800c9c0:	b914      	cbnz	r4, 800c9c8 <__ieee754_log+0x130>
 800c9c2:	4632      	mov	r2, r6
 800c9c4:	463b      	mov	r3, r7
 800c9c6:	e0a2      	b.n	800cb0e <__ieee754_log+0x276>
 800c9c8:	4620      	mov	r0, r4
 800c9ca:	f7f3 fd93 	bl	80004f4 <__aeabi_i2d>
 800c9ce:	a374      	add	r3, pc, #464	; (adr r3, 800cba0 <__ieee754_log+0x308>)
 800c9d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9d4:	4680      	mov	r8, r0
 800c9d6:	4689      	mov	r9, r1
 800c9d8:	f7f3 fdf6 	bl	80005c8 <__aeabi_dmul>
 800c9dc:	a372      	add	r3, pc, #456	; (adr r3, 800cba8 <__ieee754_log+0x310>)
 800c9de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9e2:	4604      	mov	r4, r0
 800c9e4:	460d      	mov	r5, r1
 800c9e6:	4640      	mov	r0, r8
 800c9e8:	4649      	mov	r1, r9
 800c9ea:	f7f3 fded 	bl	80005c8 <__aeabi_dmul>
 800c9ee:	e0a7      	b.n	800cb40 <__ieee754_log+0x2a8>
 800c9f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c9f4:	f7f3 fc32 	bl	800025c <__adddf3>
 800c9f8:	4602      	mov	r2, r0
 800c9fa:	460b      	mov	r3, r1
 800c9fc:	4650      	mov	r0, sl
 800c9fe:	4659      	mov	r1, fp
 800ca00:	f7f3 ff0c 	bl	800081c <__aeabi_ddiv>
 800ca04:	ec41 0b18 	vmov	d8, r0, r1
 800ca08:	4620      	mov	r0, r4
 800ca0a:	f7f3 fd73 	bl	80004f4 <__aeabi_i2d>
 800ca0e:	ec53 2b18 	vmov	r2, r3, d8
 800ca12:	ec41 0b19 	vmov	d9, r0, r1
 800ca16:	ec51 0b18 	vmov	r0, r1, d8
 800ca1a:	f7f3 fdd5 	bl	80005c8 <__aeabi_dmul>
 800ca1e:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800ca22:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800ca26:	9301      	str	r3, [sp, #4]
 800ca28:	4602      	mov	r2, r0
 800ca2a:	460b      	mov	r3, r1
 800ca2c:	4680      	mov	r8, r0
 800ca2e:	4689      	mov	r9, r1
 800ca30:	f7f3 fdca 	bl	80005c8 <__aeabi_dmul>
 800ca34:	a360      	add	r3, pc, #384	; (adr r3, 800cbb8 <__ieee754_log+0x320>)
 800ca36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca3a:	4606      	mov	r6, r0
 800ca3c:	460f      	mov	r7, r1
 800ca3e:	f7f3 fdc3 	bl	80005c8 <__aeabi_dmul>
 800ca42:	a35f      	add	r3, pc, #380	; (adr r3, 800cbc0 <__ieee754_log+0x328>)
 800ca44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca48:	f7f3 fc08 	bl	800025c <__adddf3>
 800ca4c:	4632      	mov	r2, r6
 800ca4e:	463b      	mov	r3, r7
 800ca50:	f7f3 fdba 	bl	80005c8 <__aeabi_dmul>
 800ca54:	a35c      	add	r3, pc, #368	; (adr r3, 800cbc8 <__ieee754_log+0x330>)
 800ca56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca5a:	f7f3 fbff 	bl	800025c <__adddf3>
 800ca5e:	4632      	mov	r2, r6
 800ca60:	463b      	mov	r3, r7
 800ca62:	f7f3 fdb1 	bl	80005c8 <__aeabi_dmul>
 800ca66:	a35a      	add	r3, pc, #360	; (adr r3, 800cbd0 <__ieee754_log+0x338>)
 800ca68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca6c:	f7f3 fbf6 	bl	800025c <__adddf3>
 800ca70:	4642      	mov	r2, r8
 800ca72:	464b      	mov	r3, r9
 800ca74:	f7f3 fda8 	bl	80005c8 <__aeabi_dmul>
 800ca78:	a357      	add	r3, pc, #348	; (adr r3, 800cbd8 <__ieee754_log+0x340>)
 800ca7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca7e:	4680      	mov	r8, r0
 800ca80:	4689      	mov	r9, r1
 800ca82:	4630      	mov	r0, r6
 800ca84:	4639      	mov	r1, r7
 800ca86:	f7f3 fd9f 	bl	80005c8 <__aeabi_dmul>
 800ca8a:	a355      	add	r3, pc, #340	; (adr r3, 800cbe0 <__ieee754_log+0x348>)
 800ca8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca90:	f7f3 fbe4 	bl	800025c <__adddf3>
 800ca94:	4632      	mov	r2, r6
 800ca96:	463b      	mov	r3, r7
 800ca98:	f7f3 fd96 	bl	80005c8 <__aeabi_dmul>
 800ca9c:	a352      	add	r3, pc, #328	; (adr r3, 800cbe8 <__ieee754_log+0x350>)
 800ca9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caa2:	f7f3 fbdb 	bl	800025c <__adddf3>
 800caa6:	4632      	mov	r2, r6
 800caa8:	463b      	mov	r3, r7
 800caaa:	f7f3 fd8d 	bl	80005c8 <__aeabi_dmul>
 800caae:	460b      	mov	r3, r1
 800cab0:	4602      	mov	r2, r0
 800cab2:	4649      	mov	r1, r9
 800cab4:	4640      	mov	r0, r8
 800cab6:	f7f3 fbd1 	bl	800025c <__adddf3>
 800caba:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800cabe:	9b01      	ldr	r3, [sp, #4]
 800cac0:	3551      	adds	r5, #81	; 0x51
 800cac2:	431d      	orrs	r5, r3
 800cac4:	2d00      	cmp	r5, #0
 800cac6:	4680      	mov	r8, r0
 800cac8:	4689      	mov	r9, r1
 800caca:	dd48      	ble.n	800cb5e <__ieee754_log+0x2c6>
 800cacc:	4b4e      	ldr	r3, [pc, #312]	; (800cc08 <__ieee754_log+0x370>)
 800cace:	2200      	movs	r2, #0
 800cad0:	4650      	mov	r0, sl
 800cad2:	4659      	mov	r1, fp
 800cad4:	f7f3 fd78 	bl	80005c8 <__aeabi_dmul>
 800cad8:	4652      	mov	r2, sl
 800cada:	465b      	mov	r3, fp
 800cadc:	f7f3 fd74 	bl	80005c8 <__aeabi_dmul>
 800cae0:	4602      	mov	r2, r0
 800cae2:	460b      	mov	r3, r1
 800cae4:	4606      	mov	r6, r0
 800cae6:	460f      	mov	r7, r1
 800cae8:	4640      	mov	r0, r8
 800caea:	4649      	mov	r1, r9
 800caec:	f7f3 fbb6 	bl	800025c <__adddf3>
 800caf0:	ec53 2b18 	vmov	r2, r3, d8
 800caf4:	f7f3 fd68 	bl	80005c8 <__aeabi_dmul>
 800caf8:	4680      	mov	r8, r0
 800cafa:	4689      	mov	r9, r1
 800cafc:	b964      	cbnz	r4, 800cb18 <__ieee754_log+0x280>
 800cafe:	4602      	mov	r2, r0
 800cb00:	460b      	mov	r3, r1
 800cb02:	4630      	mov	r0, r6
 800cb04:	4639      	mov	r1, r7
 800cb06:	f7f3 fba7 	bl	8000258 <__aeabi_dsub>
 800cb0a:	4602      	mov	r2, r0
 800cb0c:	460b      	mov	r3, r1
 800cb0e:	4650      	mov	r0, sl
 800cb10:	4659      	mov	r1, fp
 800cb12:	f7f3 fba1 	bl	8000258 <__aeabi_dsub>
 800cb16:	e6d6      	b.n	800c8c6 <__ieee754_log+0x2e>
 800cb18:	a321      	add	r3, pc, #132	; (adr r3, 800cba0 <__ieee754_log+0x308>)
 800cb1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb1e:	ec51 0b19 	vmov	r0, r1, d9
 800cb22:	f7f3 fd51 	bl	80005c8 <__aeabi_dmul>
 800cb26:	a320      	add	r3, pc, #128	; (adr r3, 800cba8 <__ieee754_log+0x310>)
 800cb28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb2c:	4604      	mov	r4, r0
 800cb2e:	460d      	mov	r5, r1
 800cb30:	ec51 0b19 	vmov	r0, r1, d9
 800cb34:	f7f3 fd48 	bl	80005c8 <__aeabi_dmul>
 800cb38:	4642      	mov	r2, r8
 800cb3a:	464b      	mov	r3, r9
 800cb3c:	f7f3 fb8e 	bl	800025c <__adddf3>
 800cb40:	4602      	mov	r2, r0
 800cb42:	460b      	mov	r3, r1
 800cb44:	4630      	mov	r0, r6
 800cb46:	4639      	mov	r1, r7
 800cb48:	f7f3 fb86 	bl	8000258 <__aeabi_dsub>
 800cb4c:	4652      	mov	r2, sl
 800cb4e:	465b      	mov	r3, fp
 800cb50:	f7f3 fb82 	bl	8000258 <__aeabi_dsub>
 800cb54:	4602      	mov	r2, r0
 800cb56:	460b      	mov	r3, r1
 800cb58:	4620      	mov	r0, r4
 800cb5a:	4629      	mov	r1, r5
 800cb5c:	e7d9      	b.n	800cb12 <__ieee754_log+0x27a>
 800cb5e:	4602      	mov	r2, r0
 800cb60:	460b      	mov	r3, r1
 800cb62:	4650      	mov	r0, sl
 800cb64:	4659      	mov	r1, fp
 800cb66:	f7f3 fb77 	bl	8000258 <__aeabi_dsub>
 800cb6a:	ec53 2b18 	vmov	r2, r3, d8
 800cb6e:	f7f3 fd2b 	bl	80005c8 <__aeabi_dmul>
 800cb72:	4606      	mov	r6, r0
 800cb74:	460f      	mov	r7, r1
 800cb76:	2c00      	cmp	r4, #0
 800cb78:	f43f af23 	beq.w	800c9c2 <__ieee754_log+0x12a>
 800cb7c:	a308      	add	r3, pc, #32	; (adr r3, 800cba0 <__ieee754_log+0x308>)
 800cb7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb82:	ec51 0b19 	vmov	r0, r1, d9
 800cb86:	f7f3 fd1f 	bl	80005c8 <__aeabi_dmul>
 800cb8a:	a307      	add	r3, pc, #28	; (adr r3, 800cba8 <__ieee754_log+0x310>)
 800cb8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb90:	4604      	mov	r4, r0
 800cb92:	460d      	mov	r5, r1
 800cb94:	ec51 0b19 	vmov	r0, r1, d9
 800cb98:	e727      	b.n	800c9ea <__ieee754_log+0x152>
 800cb9a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800cbf0 <__ieee754_log+0x358>
 800cb9e:	e694      	b.n	800c8ca <__ieee754_log+0x32>
 800cba0:	fee00000 	.word	0xfee00000
 800cba4:	3fe62e42 	.word	0x3fe62e42
 800cba8:	35793c76 	.word	0x35793c76
 800cbac:	3dea39ef 	.word	0x3dea39ef
 800cbb0:	55555555 	.word	0x55555555
 800cbb4:	3fd55555 	.word	0x3fd55555
 800cbb8:	df3e5244 	.word	0xdf3e5244
 800cbbc:	3fc2f112 	.word	0x3fc2f112
 800cbc0:	96cb03de 	.word	0x96cb03de
 800cbc4:	3fc74664 	.word	0x3fc74664
 800cbc8:	94229359 	.word	0x94229359
 800cbcc:	3fd24924 	.word	0x3fd24924
 800cbd0:	55555593 	.word	0x55555593
 800cbd4:	3fe55555 	.word	0x3fe55555
 800cbd8:	d078c69f 	.word	0xd078c69f
 800cbdc:	3fc39a09 	.word	0x3fc39a09
 800cbe0:	1d8e78af 	.word	0x1d8e78af
 800cbe4:	3fcc71c5 	.word	0x3fcc71c5
 800cbe8:	9997fa04 	.word	0x9997fa04
 800cbec:	3fd99999 	.word	0x3fd99999
	...
 800cbf8:	c3500000 	.word	0xc3500000
 800cbfc:	43500000 	.word	0x43500000
 800cc00:	7fefffff 	.word	0x7fefffff
 800cc04:	3ff00000 	.word	0x3ff00000
 800cc08:	3fe00000 	.word	0x3fe00000
 800cc0c:	00000000 	.word	0x00000000

0800cc10 <nan>:
 800cc10:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800cc18 <nan+0x8>
 800cc14:	4770      	bx	lr
 800cc16:	bf00      	nop
 800cc18:	00000000 	.word	0x00000000
 800cc1c:	7ff80000 	.word	0x7ff80000

0800cc20 <_init>:
 800cc20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc22:	bf00      	nop
 800cc24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc26:	bc08      	pop	{r3}
 800cc28:	469e      	mov	lr, r3
 800cc2a:	4770      	bx	lr

0800cc2c <_fini>:
 800cc2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc2e:	bf00      	nop
 800cc30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc32:	bc08      	pop	{r3}
 800cc34:	469e      	mov	lr, r3
 800cc36:	4770      	bx	lr
