{\rtf1\ansi\ansicpg1252\cocoartf2639
\cocoatextscaling0\cocoaplatform0{\fonttbl\f0\fswiss\fcharset0 Helvetica;}
{\colortbl;\red255\green255\blue255;}
{\*\expandedcolortbl;;}
\paperw11900\paperh16840\margl1440\margr1440\vieww11520\viewh8400\viewkind0
\pard\tx566\tx1133\tx1700\tx2267\tx2834\tx3401\tx3968\tx4535\tx5102\tx5669\tx6236\tx6803\pardirnatural\partightenfactor0

\f0\fs24 \cf0 *** ChampSim Multicore Out-of-Order Simulator ***\
\
Warmup Instructions: 25000000\
Simulation Instructions: 25000000\
Number of CPUs: 1\
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s\
\
VirtualMemory physical capacity: 8588881920 num_ppages: 2096895\
VirtualMemory page size: 4096 log2_page_size: 12\
\
CPU 0 runs /Users/avaneeshsai/Downloads/619.lbm_s-2677B.champsimtrace.xz\
CPU 0 Bimodal branch predictor\
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64\
cpu0_L2C stream prefetcher \
Heartbeat CPU 0 instructions: 10000004 cycles: 2601257 heartbeat IPC: 3.8443 cumulative IPC: 3.8443 (Simulation time: 0 hr 0 min 33 sec) \
Heartbeat CPU 0 instructions: 20000001 cycles: 5197013 heartbeat IPC: 3.85244 cumulative IPC: 3.84836 (Simulation time: 0 hr 1 min 6 sec) \
\
Warmup complete CPU 0 instructions: 25000001 cycles: 6495579 (Simulation time: 0 hr 1 min 22 sec) \
\
Heartbeat CPU 0 instructions: 30000000 cycles: 30550381 heartbeat IPC: 0.394425 cumulative IPC: 0.207859 (Simulation time: 0 hr 3 min 39 sec) \
Heartbeat CPU 0 instructions: 40000004 cycles: 78452524 heartbeat IPC: 0.208759 cumulative IPC: 0.208458 (Simulation time: 0 hr 8 min 0 sec) \
Heartbeat CPU 0 instructions: 50000001 cycles: 127504710 heartbeat IPC: 0.203864 cumulative IPC: 0.206596 (Simulation time: 0 hr 13 min 38 sec) \
Finished CPU 0 instructions: 25000000 cycles: 121009131 cumulative IPC: 0.206596 (Simulation time: 0 hr 13 min 38 sec) \
\
ChampSim completed all CPUs\
\
Region of Interest Statistics\
\
CPU 0 cumulative IPC: 0.206596 instructions: 25000000 cycles: 121009131\
cpu0_DTLB TOTAL     ACCESS:    4467903  HIT:    4433856  MISS:      34047\
cpu0_DTLB LOAD      ACCESS:    1994468  HIT:    1989847  MISS:       4621\
cpu0_DTLB RFO       ACCESS:    2473435  HIT:    2444009  MISS:      29426\
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_DTLB AVERAGE MISS LATENCY: 509.554 cycles\
cpu0_ITLB TOTAL     ACCESS:     473010  HIT:     473010  MISS:          0\
cpu0_ITLB LOAD      ACCESS:     473010  HIT:     473010  MISS:          0\
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles\
cpu0_L1I TOTAL     ACCESS:     549689  HIT:     549689  MISS:          0\
cpu0_L1I LOAD      ACCESS:     549689  HIT:     549689  MISS:          0\
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_L1I AVERAGE MISS LATENCY: nan cycles\
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476\
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621\
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855\
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_STLB AVERAGE MISS LATENCY: 922.242 cycles\
cpu0_L1D TOTAL     ACCESS:    5923918  HIT:    3973351  MISS:    1950567\
cpu0_L1D LOAD      ACCESS:    1428116  HIT:    1132568  MISS:     295548\
cpu0_L1D RFO       ACCESS:    4478208  HIT:    2823198  MISS:    1655010\
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D TRANSLATION ACCESS:      17594  HIT:      17585  MISS:          9\
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_L1D AVERAGE MISS LATENCY: 793.775 cycles\
cpu0_L2C TOTAL     ACCESS:    3701135  HIT:    2443596  MISS:    1257539\
cpu0_L2C LOAD      ACCESS:     295548  HIT:      44971  MISS:     250577\
cpu0_L2C RFO       ACCESS:    1655010  HIT:     739627  MISS:     915383\
cpu0_L2C PREFETCH  ACCESS:      95531  HIT:       4015  MISS:      91516\
cpu0_L2C WRITEBACK ACCESS:    1655037  HIT:    1654983  MISS:         54\
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9\
cpu0_L2C PREFETCH  REQUESTED:     206227  ISSUED:     185552  USEFUL:      46541  USELESS:      45031\
cpu0_L2C AVERAGE MISS LATENCY: 1313.23 cycles\
LLC TOTAL     ACCESS:    2243622  HIT:     978423  MISS:    1265199\
LLC LOAD      ACCESS:     250576  HIT:      29484  MISS:     221092\
LLC RFO       ACCESS:     915335  HIT:      28774  MISS:     886561\
LLC PREFETCH  ACCESS:     162507  HIT:       5015  MISS:     157492\
LLC WRITEBACK ACCESS:     915195  HIT:     915150  MISS:         45\
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9\
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
LLC AVERAGE MISS LATENCY: 1384.17 cycles\
\
DRAM Statistics\
 CHANNEL 0\
 RQ ROW_BUFFER_HIT:      87289  ROW_BUFFER_MISS:    1177865\
 DBUS AVG_CONGESTED_CYCLE:    3.99723\
 WQ ROW_BUFFER_HIT:      14069  ROW_BUFFER_MISS:     872355  FULL:          0\
\
\
CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 262.425\
Branch type MPKI\
BRANCH_DIRECT_JUMP: 0\
BRANCH_INDIRECT: 0\
BRANCH_CONDITIONAL: 0.71772\
BRANCH_DIRECT_CALL: 0\
BRANCH_INDIRECT_CALL: 0\
BRANCH_RETURN: 0\
}