// Seed: 756997920
module module_0 (
    output tri1 id_0,
    input  tri  id_1
);
  wire id_3;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd19
) (
    input tri id_0
    , id_8,
    input tri0 id_1,
    input supply1 id_2,
    input wand id_3,
    output wire id_4,
    input uwire _id_5,
    input tri0 id_6
);
  assign {1, id_1} = 1;
  logic [id_5 : -1] id_9;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  wire  id_10;
  logic id_11;
  ;
  logic [-1 : 1] id_12, id_13;
  assign id_10 = id_3;
endmodule
