##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_TO_CAMERA_IntClock
		4.3::Critical Path Report for UART_TO_COMM_IntClock
		4.4::Critical Path Report for UART_TO_DEBUG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_TO_CAMERA_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_TO_COMM_IntClock:R)
		5.3::Critical Path Report for (UART_TO_CAMERA_IntClock:R vs. UART_TO_CAMERA_IntClock:R)
		5.4::Critical Path Report for (UART_TO_DEBUG_IntClock:R vs. UART_TO_DEBUG_IntClock:R)
		5.5::Critical Path Report for (UART_TO_COMM_IntClock:R vs. UART_TO_COMM_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK                | Frequency: 75.04 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK             | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 48.00 MHz  | 
Clock: UART_TO_CAMERA_IntClock  | Frequency: 42.31 MHz  | Target: 0.31 MHz   | 
Clock: UART_TO_COMM_IntClock    | Frequency: 51.04 MHz  | Target: 0.15 MHz   | 
Clock: UART_TO_DEBUG_IntClock   | Frequency: 52.38 MHz  | Target: 0.15 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock             Capture Clock            Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------------  -----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                UART_TO_CAMERA_IntClock  20833.3          7507        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                UART_TO_COMM_IntClock    20833.3          7577        N/A              N/A         N/A              N/A         N/A              N/A         
UART_TO_CAMERA_IntClock  UART_TO_CAMERA_IntClock  3.25e+006        3226367     N/A              N/A         N/A              N/A         N/A              N/A         
UART_TO_COMM_IntClock    UART_TO_COMM_IntClock    6.52083e+006     6501242     N/A              N/A         N/A              N/A         N/A              N/A         
UART_TO_DEBUG_IntClock   UART_TO_DEBUG_IntClock   6.52083e+006     6501743     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase           
---------------  ------------  -------------------------  
CAM_TX(0)_PAD    30442         UART_TO_CAMERA_IntClock:R  
COMM_TX(0)_PAD   34348         UART_TO_COMM_IntClock:R    
DEBUG_TX(0)_PAD  33613         UART_TO_DEBUG_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 75.04 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CAM_RX(0)_SYNC/out
Path End       : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7507p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_CAMERA_IntClock:R#2)   20833
- Setup time                                                       -3470
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9856
-------------------------------------   ---- 
End-of-path arrival time (ps)           9856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CAM_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
CAM_RX(0)_SYNC/out                                synccell        1020   1020   7507  RISE       1
\UART_TO_CAMERA:BUART:rx_postpoll\/main_2         macrocell14     3192   4212   7507  RISE       1
\UART_TO_CAMERA:BUART:rx_postpoll\/q              macrocell14     3350   7562   7507  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2294   9856   7507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock              datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_TO_CAMERA_IntClock
*****************************************************
Clock: UART_TO_CAMERA_IntClock
Frequency: 42.31 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3226367p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -6190
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17443
-------------------------------------   ----- 
End-of-path arrival time (ps)           17443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                                 model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_2\/q                      macrocell40     1250   1250  3226367  RISE       1
\UART_TO_CAMERA:BUART:counter_load_not\/main_3           macrocell10    10586  11836  3226367  RISE       1
\UART_TO_CAMERA:BUART:counter_load_not\/q                macrocell10     3350  15186  3226367  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2256  17443  3226367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock        datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_TO_COMM_IntClock
***************************************************
Clock: UART_TO_COMM_IntClock
Frequency: 51.04 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_COMM:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxBitCounter\/clock
Path slack     : 6501242p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6515473

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14231
-------------------------------------   ----- 
End-of-path arrival time (ps)           14231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/q     macrocell26   1250   1250  6501242  RISE       1
\UART_TO_COMM:BUART:rx_counter_load\/main_0  macrocell5    6714   7964  6501242  RISE       1
\UART_TO_COMM:BUART:rx_counter_load\/q       macrocell5    3350  11314  6501242  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/load   count7cell    2917  14231  6501242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_TO_DEBUG_IntClock
****************************************************
Clock: UART_TO_DEBUG_IntClock
Frequency: 52.38 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6501743p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -6190
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6514643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12901
-------------------------------------   ----- 
End-of-path arrival time (ps)           12901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/clock_0                   macrocell55         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_state_0\/q                      macrocell55     1250   1250  6501743  RISE       1
\UART_TO_DEBUG:BUART:counter_load_not\/main_1           macrocell18     6052   7302  6501743  RISE       1
\UART_TO_DEBUG:BUART:counter_load_not\/q                macrocell18     3350  10652  6501743  RISE       1
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2249  12901  6501743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_TO_CAMERA_IntClock:R)
*************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CAM_RX(0)_SYNC/out
Path End       : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7507p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_CAMERA_IntClock:R#2)   20833
- Setup time                                                       -3470
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9856
-------------------------------------   ---- 
End-of-path arrival time (ps)           9856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CAM_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
CAM_RX(0)_SYNC/out                                synccell        1020   1020   7507  RISE       1
\UART_TO_CAMERA:BUART:rx_postpoll\/main_2         macrocell14     3192   4212   7507  RISE       1
\UART_TO_CAMERA:BUART:rx_postpoll\/q              macrocell14     3350   7562   7507  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2294   9856   7507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock              datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_TO_COMM_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMM_RX(0)_SYNC/out
Path End       : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7577p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_TO_COMM_IntClock:R#2)   20833
- Setup time                                                     -3470
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9787
-------------------------------------   ---- 
End-of-path arrival time (ps)           9787
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMM_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
COMM_RX(0)_SYNC/out                             synccell        1020   1020   7577  RISE       1
\UART_TO_COMM:BUART:rx_postpoll\/main_2         macrocell6      3115   4135   7577  RISE       1
\UART_TO_COMM:BUART:rx_postpoll\/q              macrocell6      3350   7485   7577  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2302   9787   7577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (UART_TO_CAMERA_IntClock:R vs. UART_TO_CAMERA_IntClock:R)
***************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3226367p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -6190
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17443
-------------------------------------   ----- 
End-of-path arrival time (ps)           17443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                                 model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_2\/q                      macrocell40     1250   1250  3226367  RISE       1
\UART_TO_CAMERA:BUART:counter_load_not\/main_3           macrocell10    10586  11836  3226367  RISE       1
\UART_TO_CAMERA:BUART:counter_load_not\/q                macrocell10     3350  15186  3226367  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2256  17443  3226367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock        datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (UART_TO_DEBUG_IntClock:R vs. UART_TO_DEBUG_IntClock:R)
*************************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6501743p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -6190
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6514643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12901
-------------------------------------   ----- 
End-of-path arrival time (ps)           12901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/clock_0                   macrocell55         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_state_0\/q                      macrocell55     1250   1250  6501743  RISE       1
\UART_TO_DEBUG:BUART:counter_load_not\/main_1           macrocell18     6052   7302  6501743  RISE       1
\UART_TO_DEBUG:BUART:counter_load_not\/q                macrocell18     3350  10652  6501743  RISE       1
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2249  12901  6501743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell8       0      0  RISE       1


5.5::Critical Path Report for (UART_TO_COMM_IntClock:R vs. UART_TO_COMM_IntClock:R)
***********************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_COMM:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxBitCounter\/clock
Path slack     : 6501242p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6515473

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14231
-------------------------------------   ----- 
End-of-path arrival time (ps)           14231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/q     macrocell26   1250   1250  6501242  RISE       1
\UART_TO_COMM:BUART:rx_counter_load\/main_0  macrocell5    6714   7964  6501242  RISE       1
\UART_TO_COMM:BUART:rx_counter_load\/q       macrocell5    3350  11314  6501242  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/load   count7cell    2917  14231  6501242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CAM_RX(0)_SYNC/out
Path End       : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7507p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_CAMERA_IntClock:R#2)   20833
- Setup time                                                       -3470
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9856
-------------------------------------   ---- 
End-of-path arrival time (ps)           9856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CAM_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
CAM_RX(0)_SYNC/out                                synccell        1020   1020   7507  RISE       1
\UART_TO_CAMERA:BUART:rx_postpoll\/main_2         macrocell14     3192   4212   7507  RISE       1
\UART_TO_CAMERA:BUART:rx_postpoll\/q              macrocell14     3350   7562   7507  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2294   9856   7507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock              datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMM_RX(0)_SYNC/out
Path End       : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7577p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_TO_COMM_IntClock:R#2)   20833
- Setup time                                                     -3470
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9787
-------------------------------------   ---- 
End-of-path arrival time (ps)           9787
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMM_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
COMM_RX(0)_SYNC/out                             synccell        1020   1020   7577  RISE       1
\UART_TO_COMM:BUART:rx_postpoll\/main_2         macrocell6      3115   4135   7577  RISE       1
\UART_TO_COMM:BUART:rx_postpoll\/q              macrocell6      3350   7485   7577  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2302   9787   7577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CAM_RX(0)_SYNC/out
Path End       : \UART_TO_CAMERA:BUART:rx_state_2\/main_9
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_2\/clock_0
Path slack     : 12185p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_CAMERA_IntClock:R#2)   20833
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CAM_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
CAM_RX(0)_SYNC/out                        synccell      1020   1020   7507  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/main_9  macrocell46   4118   5138  12185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CAM_RX(0)_SYNC/out
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_10
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 12199p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_CAMERA_IntClock:R#2)   20833
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CAM_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
CAM_RX(0)_SYNC/out                         synccell      1020   1020   7507  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_10  macrocell43   4105   5125  12199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CAM_RX(0)_SYNC/out
Path End       : \UART_TO_CAMERA:BUART:rx_status_3\/main_7
Capture Clock  : \UART_TO_CAMERA:BUART:rx_status_3\/clock_0
Path slack     : 12199p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_CAMERA_IntClock:R#2)   20833
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CAM_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
CAM_RX(0)_SYNC/out                         synccell      1020   1020   7507  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/main_7  macrocell51   4105   5125  12199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMM_RX(0)_SYNC/out
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 12262p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_TO_COMM_IntClock:R#2)   20833
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMM_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
COMM_RX(0)_SYNC/out  synccell      1020   1020   7577  RISE       1
MODIN1_1/main_4      macrocell33   4042   5062  12262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMM_RX(0)_SYNC/out
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 12262p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_TO_COMM_IntClock:R#2)   20833
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMM_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
COMM_RX(0)_SYNC/out  synccell      1020   1020   7577  RISE       1
MODIN1_0/main_3      macrocell34   4042   5062  12262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMM_RX(0)_SYNC/out
Path End       : \UART_TO_COMM:BUART:rx_status_3\/main_7
Capture Clock  : \UART_TO_COMM:BUART:rx_status_3\/clock_0
Path slack     : 12262p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_TO_COMM_IntClock:R#2)   20833
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMM_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
COMM_RX(0)_SYNC/out                      synccell      1020   1020   7577  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/main_7  macrocell35   4042   5062  12262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CAM_RX(0)_SYNC/out
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13058p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_CAMERA_IntClock:R#2)   20833
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CAM_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
CAM_RX(0)_SYNC/out  synccell      1020   1020   7507  RISE       1
MODIN5_1/main_4     macrocell49   3245   4265  13058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CAM_RX(0)_SYNC/out
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13058p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_CAMERA_IntClock:R#2)   20833
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CAM_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
CAM_RX(0)_SYNC/out  synccell      1020   1020   7507  RISE       1
MODIN5_0/main_3     macrocell50   3245   4265  13058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CAM_RX(0)_SYNC/out
Path End       : \UART_TO_CAMERA:BUART:rx_last\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:rx_last\/clock_0
Path slack     : 13112p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_TO_CAMERA_IntClock:R#2)   20833
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CAM_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
CAM_RX(0)_SYNC/out                     synccell      1020   1020   7507  RISE       1
\UART_TO_CAMERA:BUART:rx_last\/main_0  macrocell52   3192   4212  13112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_last\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMM_RX(0)_SYNC/out
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_10
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 13180p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_TO_COMM_IntClock:R#2)   20833
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMM_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
COMM_RX(0)_SYNC/out                      synccell      1020   1020   7577  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_10  macrocell27   3123   4143  13180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMM_RX(0)_SYNC/out
Path End       : \UART_TO_COMM:BUART:rx_state_2\/main_9
Capture Clock  : \UART_TO_COMM:BUART:rx_state_2\/clock_0
Path slack     : 13180p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_TO_COMM_IntClock:R#2)   20833
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMM_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
COMM_RX(0)_SYNC/out                     synccell      1020   1020   7577  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/main_9  macrocell30   3123   4143  13180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMM_RX(0)_SYNC/out
Path End       : \UART_TO_COMM:BUART:rx_last\/main_0
Capture Clock  : \UART_TO_COMM:BUART:rx_last\/clock_0
Path slack     : 13189p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_TO_COMM_IntClock:R#2)   20833
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMM_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
COMM_RX(0)_SYNC/out                  synccell      1020   1020   7577  RISE       1
\UART_TO_COMM:BUART:rx_last\/main_0  macrocell36   3115   4135  13189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_last\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3226367p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -6190
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17443
-------------------------------------   ----- 
End-of-path arrival time (ps)           17443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                                 model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_2\/q                      macrocell40     1250   1250  3226367  RISE       1
\UART_TO_CAMERA:BUART:counter_load_not\/main_3           macrocell10    10586  11836  3226367  RISE       1
\UART_TO_CAMERA:BUART:counter_load_not\/q                macrocell10     3350  15186  3226367  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2256  17443  3226367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock        datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock
Path slack     : 3231264p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -5360
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13376
-------------------------------------   ----- 
End-of-path arrival time (ps)           13376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell46         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_2\/q            macrocell46   1250   1250  3231264  RISE       1
\UART_TO_CAMERA:BUART:rx_counter_load\/main_3  macrocell13   5872   7122  3231264  RISE       1
\UART_TO_CAMERA:BUART:rx_counter_load\/q       macrocell13   3350  10472  3231264  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/load   count7cell    2905  13376  3231264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_TO_CAMERA:BUART:sTX:TxSts\/clock
Path slack     : 3231361p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                      -500
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18139
-------------------------------------   ----- 
End-of-path arrival time (ps)           18139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_2\/q        macrocell40    1250   1250  3226367  RISE       1
\UART_TO_CAMERA:BUART:tx_status_0\/main_4  macrocell11   11274  12524  3231361  RISE       1
\UART_TO_CAMERA:BUART:tx_status_0\/q       macrocell11    3350  15874  3231361  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxSts\/status_0  statusicell3   2265  18139  3231361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxSts\/clock                     statusicell3        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_1\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_1\/clock_0
Path slack     : 3232487p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14003
-------------------------------------   ----- 
End-of-path arrival time (ps)           14003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_2\/q       macrocell40   1250   1250  3226367  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/main_3  macrocell38  12753  14003  3232487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_0\/main_4
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_0\/clock_0
Path slack     : 3233954p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12536
-------------------------------------   ----- 
End-of-path arrival time (ps)           12536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_2\/q       macrocell40   1250   1250  3226367  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/main_4  macrocell39  11286  12536  3233954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:tx_bitclk\/clock_0
Path slack     : 3233966p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12524
-------------------------------------   ----- 
End-of-path arrival time (ps)           12524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_2\/q      macrocell40   1250   1250  3226367  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/main_3  macrocell41  11274  12524  3233966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:txn\/main_4
Capture Clock  : \UART_TO_CAMERA:BUART:txn\/clock_0
Path slack     : 3234654p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11836
-------------------------------------   ----- 
End-of-path arrival time (ps)           11836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_2\/q  macrocell40   1250   1250  3226367  RISE       1
\UART_TO_CAMERA:BUART:txn\/main_4    macrocell37  10586  11836  3234654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:txn\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_1\/q
Path End       : \UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3235018p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -6010
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8972
-------------------------------------   ---- 
End-of-path arrival time (ps)           8972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_1\/q                macrocell38     1250   1250  3229221  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   7722   8972  3235018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_2\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_2\/clock_0
Path slack     : 3235506p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10984
-------------------------------------   ----- 
End-of-path arrival time (ps)           10984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_0\/q       macrocell39   1250   1250  3232340  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/main_1  macrocell40   9734  10984  3235506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_bitclk\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_2\/main_5
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_2\/clock_0
Path slack     : 3235886p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10604
-------------------------------------   ----- 
End-of-path arrival time (ps)           10604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/clock_0                   macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_bitclk\/q        macrocell41   1250   1250  3235886  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/main_5  macrocell40   9354  10604  3235886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_CAMERA:BUART:tx_state_2\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_2\/clock_0
Path slack     : 3236649p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9841
-------------------------------------   ---- 
End-of-path arrival time (ps)           9841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock        datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3233530  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/main_2               macrocell40     9651   9841  3236649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3236776p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -6010
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7214
-------------------------------------   ---- 
End-of-path arrival time (ps)           7214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/clock_0           macrocell42         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q         macrocell42     1250   1250  3231859  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   5964   7214  3236776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock              datapathcell6       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TO_CAMERA:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxSts\/clock
Path slack     : 3237310p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                      -500
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12190
-------------------------------------   ----- 
End-of-path arrival time (ps)           12190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT    slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  3237310  RISE       1
\UART_TO_CAMERA:BUART:rx_status_4\/main_1                 macrocell15     2318   5898  3237310  RISE       1
\UART_TO_CAMERA:BUART:rx_status_4\/q                      macrocell15     3350   9248  3237310  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxSts\/status_4                 statusicell4    2942  12190  3237310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxSts\/clock                     statusicell4        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_5
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 3237432p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9058
-------------------------------------   ---- 
End-of-path arrival time (ps)           9058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                                macrocell49   1250   1250  3233148  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_5  macrocell43   7808   9058  3237432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_TO_CAMERA:BUART:rx_status_3\/main_5
Capture Clock  : \UART_TO_CAMERA:BUART:rx_status_3\/clock_0
Path slack     : 3237432p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9058
-------------------------------------   ---- 
End-of-path arrival time (ps)           9058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                                 macrocell49   1250   1250  3233148  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/main_5  macrocell51   7808   9058  3237432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_1\/q
Path End       : \UART_TO_CAMERA:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:tx_bitclk\/clock_0
Path slack     : 3237505p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8985
-------------------------------------   ---- 
End-of-path arrival time (ps)           8985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_1\/q      macrocell38   1250   1250  3229221  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/main_0  macrocell41   7735   8985  3237505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_1\/q
Path End       : \UART_TO_CAMERA:BUART:txn\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:txn\/clock_0
Path slack     : 3237507p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8983
-------------------------------------   ---- 
End-of-path arrival time (ps)           8983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_1\/q  macrocell38   1250   1250  3229221  RISE       1
\UART_TO_CAMERA:BUART:txn\/main_1    macrocell37   7733   8983  3237507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:txn\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_1\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_0\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_0\/clock_0
Path slack     : 3237512p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8978
-------------------------------------   ---- 
End-of-path arrival time (ps)           8978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_1\/q       macrocell38   1250   1250  3229221  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/main_0  macrocell39   7728   8978  3237512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3237763p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -6010
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_0\/q                macrocell43     1250   1250  3233489  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4977   6227  3237763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock              datapathcell6       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_1\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_1\/clock_0
Path slack     : 3237846p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8644
-------------------------------------   ---- 
End-of-path arrival time (ps)           8644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_0\/q       macrocell39   1250   1250  3232340  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/main_1  macrocell38   7394   8644  3237846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_bitclk\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_1\/main_5
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_1\/clock_0
Path slack     : 3238098p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8392
-------------------------------------   ---- 
End-of-path arrival time (ps)           8392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/clock_0                   macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_bitclk\/q        macrocell41   1250   1250  3235886  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/main_5  macrocell38   7142   8392  3238098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238427p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -6010
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5563
-------------------------------------   ---- 
End-of-path arrival time (ps)           5563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0            macrocell47         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/q          macrocell47     1250   1250  3238427  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4313   5563  3238427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock              datapathcell6       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TO_CAMERA:BUART:tx_state_2\/main_4
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_2\/clock_0
Path slack     : 3238460p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8030
-------------------------------------   ---- 
End-of-path arrival time (ps)           8030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock        datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3238460  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/main_4               macrocell40     7840   8030  3238460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238785p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -6010
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_0\/q                macrocell39     1250   1250  3232340  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3955   5205  3238785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_CAMERA:BUART:tx_state_1\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_1\/clock_0
Path slack     : 3238995p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7495
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock        datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3233530  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/main_2               macrocell38     7305   7495  3238995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TO_CAMERA:BUART:tx_state_0\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_0\/clock_0
Path slack     : 3239154p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT    slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  3236923  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/main_3                  macrocell39     3756   7336  3239154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TO_CAMERA:BUART:tx_state_1\/main_4
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_1\/clock_0
Path slack     : 3239237p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7253
-------------------------------------   ---- 
End-of-path arrival time (ps)           7253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock        datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3238460  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/main_4               macrocell38     7063   7253  3239237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239332p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -6010
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock        datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3233530  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   4468   4658  3239332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0
Path slack     : 3239368p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7122
-------------------------------------   ---- 
End-of-path arrival time (ps)           7122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell46         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_2\/q         macrocell46   1250   1250  3231264  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/main_4  macrocell44   5872   7122  3239368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0                macrocell44         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_2\/main_4
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_2\/clock_0
Path slack     : 3239368p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7122
-------------------------------------   ---- 
End-of-path arrival time (ps)           7122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell46         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_2\/q       macrocell46   1250   1250  3231264  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/main_4  macrocell46   5872   7122  3239368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3239368p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7122
-------------------------------------   ---- 
End-of-path arrival time (ps)           7122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell46         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_2\/q               macrocell46   1250   1250  3231264  RISE       1
\UART_TO_CAMERA:BUART:rx_state_stop1_reg\/main_3  macrocell48   5872   7122  3239368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_stop1_reg\/clock_0          macrocell48         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 3239411p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7079
-------------------------------------   ---- 
End-of-path arrival time (ps)           7079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/clock_0           macrocell42         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  3231859  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_0    macrocell43   5829   7079  3239411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_3\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_3\/clock_0
Path slack     : 3239411p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7079
-------------------------------------   ---- 
End-of-path arrival time (ps)           7079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/clock_0           macrocell42         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  3231859  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/main_0    macrocell45   5829   7079  3239411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_CAMERA:BUART:rx_status_3\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:rx_status_3\/clock_0
Path slack     : 3239411p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7079
-------------------------------------   ---- 
End-of-path arrival time (ps)           7079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/clock_0           macrocell42         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  3231859  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/main_0   macrocell51   5829   7079  3239411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 3239597p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           6893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell49   1250   1250  3233148  RISE       1
MODIN5_1/main_2  macrocell49   5643   6893  3239597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_CAMERA:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0
Path slack     : 3239603p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6887
-------------------------------------   ---- 
End-of-path arrival time (ps)           6887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0            macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/q   macrocell47   1250   1250  3238427  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/main_2  macrocell44   5637   6887  3239603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0                macrocell44         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_2\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_2\/clock_0
Path slack     : 3239603p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6887
-------------------------------------   ---- 
End-of-path arrival time (ps)           6887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0            macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  3238427  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/main_2   macrocell46   5637   6887  3239603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_1\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_2\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_2\/clock_0
Path slack     : 3239804p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6686
-------------------------------------   ---- 
End-of-path arrival time (ps)           6686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_1\/q       macrocell38   1250   1250  3229221  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/main_0  macrocell40   5436   6686  3239804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_TO_CAMERA:BUART:txn\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:txn\/clock_0
Path slack     : 3239870p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  3239870  RISE       1
\UART_TO_CAMERA:BUART:txn\/main_3                macrocell37     2250   6620  3239870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:txn\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_CAMERA:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0
Path slack     : 3239964p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6526
-------------------------------------   ---- 
End-of-path arrival time (ps)           6526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/clock_0           macrocell42         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  3231859  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/main_0  macrocell44   5276   6526  3239964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0                macrocell44         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_2\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_2\/clock_0
Path slack     : 3239964p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6526
-------------------------------------   ---- 
End-of-path arrival time (ps)           6526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/clock_0           macrocell42         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  3231859  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/main_0    macrocell46   5276   6526  3239964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3239964p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6526
-------------------------------------   ---- 
End-of-path arrival time (ps)           6526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/clock_0           macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_ctrl_mark_last\/q        macrocell42   1250   1250  3231859  RISE       1
\UART_TO_CAMERA:BUART:rx_state_stop1_reg\/main_0  macrocell48   5276   6526  3239964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_stop1_reg\/clock_0          macrocell48         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_8
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 3240147p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3240147  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_8         macrocell43   4403   6343  3240147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TO_CAMERA:BUART:rx_state_3\/main_6
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_3\/clock_0
Path slack     : 3240147p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3240147  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/main_6         macrocell45   4403   6343  3240147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_7
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 3240161p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6329
-------------------------------------   ---- 
End-of-path arrival time (ps)           6329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3240161  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_7         macrocell43   4389   6329  3240161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TO_CAMERA:BUART:rx_state_3\/main_5
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_3\/clock_0
Path slack     : 3240161p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6329
-------------------------------------   ---- 
End-of-path arrival time (ps)           6329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3240161  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/main_5         macrocell45   4389   6329  3240161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_9
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 3240166p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3240166  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_9         macrocell43   4384   6324  3240166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TO_CAMERA:BUART:rx_state_3\/main_7
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_3\/clock_0
Path slack     : 3240166p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3240166  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/main_7         macrocell45   4384   6324  3240166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 3240317p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6173
-------------------------------------   ---- 
End-of-path arrival time (ps)           6173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0            macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  3238427  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_2   macrocell43   4923   6173  3240317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_3\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_3\/clock_0
Path slack     : 3240317p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6173
-------------------------------------   ---- 
End-of-path arrival time (ps)           6173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0            macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  3238427  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/main_2   macrocell45   4923   6173  3240317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_CAMERA:BUART:rx_status_3\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:rx_status_3\/clock_0
Path slack     : 3240317p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6173
-------------------------------------   ---- 
End-of-path arrival time (ps)           6173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0            macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  3238427  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/main_2  macrocell51   4923   6173  3240317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_6
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 3240382p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6108
-------------------------------------   ---- 
End-of-path arrival time (ps)           6108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                                macrocell50   1250   1250  3235686  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_6  macrocell43   4858   6108  3240382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_TO_CAMERA:BUART:rx_status_3\/main_6
Capture Clock  : \UART_TO_CAMERA:BUART:rx_status_3\/clock_0
Path slack     : 3240382p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6108
-------------------------------------   ---- 
End-of-path arrival time (ps)           6108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                                 macrocell50   1250   1250  3235686  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/main_6  macrocell51   4858   6108  3240382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:txn\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:txn\/clock_0
Path slack     : 3240626p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5864
-------------------------------------   ---- 
End-of-path arrival time (ps)           5864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_0\/q  macrocell39   1250   1250  3232340  RISE       1
\UART_TO_CAMERA:BUART:txn\/main_2    macrocell37   4614   5864  3240626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:txn\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:tx_bitclk\/clock_0
Path slack     : 3240629p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_0\/q      macrocell39   1250   1250  3232340  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/main_1  macrocell41   4611   5861  3240629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TO_CAMERA:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0
Path slack     : 3240713p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3240161  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/main_5       macrocell44   3837   5777  3240713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0                macrocell44         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TO_CAMERA:BUART:rx_state_2\/main_6
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_2\/clock_0
Path slack     : 3240713p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3240161  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/main_6         macrocell46   3837   5777  3240713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TO_CAMERA:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0
Path slack     : 3240728p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3240166  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/main_7       macrocell44   3822   5762  3240728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0                macrocell44         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TO_CAMERA:BUART:rx_state_2\/main_8
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_2\/clock_0
Path slack     : 3240728p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3240166  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/main_8         macrocell46   3822   5762  3240728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TO_CAMERA:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0
Path slack     : 3240728p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3240147  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/main_6       macrocell44   3822   5762  3240728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0                macrocell44         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TO_CAMERA:BUART:rx_state_2\/main_7
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_2\/clock_0
Path slack     : 3240728p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3240147  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/main_7         macrocell46   3822   5762  3240728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_4
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 3240803p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell46         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_2\/q       macrocell46   1250   1250  3231264  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_4  macrocell43   4437   5687  3240803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_3\/main_4
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_3\/clock_0
Path slack     : 3240803p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell46         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_2\/q       macrocell46   1250   1250  3231264  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/main_4  macrocell45   4437   5687  3240803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:rx_status_3\/main_4
Capture Clock  : \UART_TO_CAMERA:BUART:rx_status_3\/clock_0
Path slack     : 3240803p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_2\/q        macrocell46   1250   1250  3231264  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/main_4  macrocell51   4437   5687  3240803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3240855p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3240855  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/main_2   macrocell47   3695   5635  3240855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0            macrocell47         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3240870p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3240870  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/main_0   macrocell47   3680   5620  3240870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0            macrocell47         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 3240870p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3240870  RISE       1
MODIN5_1/main_0                                  macrocell49   3680   5620  3240870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 3240870p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3240870  RISE       1
MODIN5_0/main_0                                  macrocell50   3680   5620  3240870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3240872p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3240872  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/main_1   macrocell47   3678   5618  3240872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_bitclk_enable\/clock_0            macrocell47         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 3240872p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3240872  RISE       1
MODIN5_1/main_1                                  macrocell49   3678   5618  3240872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 3240872p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3240872  RISE       1
MODIN5_0/main_1                                  macrocell50   3678   5618  3240872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_0\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_0\/clock_0
Path slack     : 3241292p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5198
-------------------------------------   ---- 
End-of-path arrival time (ps)           5198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_0\/q       macrocell39   1250   1250  3232340  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/main_1  macrocell39   3948   5198  3241292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_bitclk\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_0\/main_5
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_0\/clock_0
Path slack     : 3241358p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5132
-------------------------------------   ---- 
End-of-path arrival time (ps)           5132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/clock_0                   macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_bitclk\/q        macrocell41   1250   1250  3235886  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/main_5  macrocell39   3882   5132  3241358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_1\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_1\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_1\/clock_0
Path slack     : 3241529p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_1\/q       macrocell38   1250   1250  3229221  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/main_0  macrocell38   3711   4961  3241529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_1\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0
Path slack     : 3241593p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4897
-------------------------------------   ---- 
End-of-path arrival time (ps)           4897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_0\/q         macrocell43   1250   1250  3233489  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/main_1  macrocell44   3647   4897  3241593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0                macrocell44         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_2\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_2\/clock_0
Path slack     : 3241593p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4897
-------------------------------------   ---- 
End-of-path arrival time (ps)           4897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_0\/q       macrocell43   1250   1250  3233489  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/main_1  macrocell46   3647   4897  3241593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241593p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4897
-------------------------------------   ---- 
End-of-path arrival time (ps)           4897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_0\/q               macrocell43   1250   1250  3233489  RISE       1
\UART_TO_CAMERA:BUART:rx_state_stop1_reg\/main_1  macrocell48   3647   4897  3241593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_stop1_reg\/clock_0          macrocell48         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_CAMERA:BUART:tx_state_0\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_0\/clock_0
Path slack     : 3241828p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock        datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3233530  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/main_2               macrocell39     4472   4662  3241828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_0\/clock_0                  macrocell39         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_state_2\/q
Path End       : \UART_TO_CAMERA:BUART:tx_state_2\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:tx_state_2\/clock_0
Path slack     : 3241838p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_state_2\/q       macrocell40   1250   1250  3226367  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/main_3  macrocell40   3402   4652  3241838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:tx_bitclk\/q
Path End       : \UART_TO_CAMERA:BUART:txn\/main_6
Capture Clock  : \UART_TO_CAMERA:BUART:txn\/clock_0
Path slack     : 3241924p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4566
-------------------------------------   ---- 
End-of-path arrival time (ps)           4566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/clock_0                   macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:tx_bitclk\/q  macrocell41   1250   1250  3235886  RISE       1
\UART_TO_CAMERA:BUART:txn\/main_6   macrocell37   3316   4566  3241924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:txn\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 3242142p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_0\/q       macrocell43   1250   1250  3233489  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_1  macrocell43   3098   4348  3242142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_3\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_3\/clock_0
Path slack     : 3242142p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_0\/q       macrocell43   1250   1250  3233489  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/main_1  macrocell45   3098   4348  3242142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_0\/q
Path End       : \UART_TO_CAMERA:BUART:rx_status_3\/main_1
Capture Clock  : \UART_TO_CAMERA:BUART:rx_status_3\/clock_0
Path slack     : 3242142p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_0\/q        macrocell43   1250   1250  3233489  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/main_1  macrocell51   3098   4348  3242142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_last\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_2\/main_5
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_2\/clock_0
Path slack     : 3242310p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_last\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_last\/q          macrocell52   1250   1250  3242310  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/main_5  macrocell46   2930   4180  3242310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_load_fifo\/q
Path End       : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3242369p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3130
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0                macrocell44         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_load_fifo\/q            macrocell44     1250   1250  3238701  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   3251   4501  3242369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxShifter:u0\/clock              datapathcell6       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_3\/q
Path End       : \UART_TO_CAMERA:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0
Path slack     : 3242621p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell45         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_3\/q         macrocell45   1250   1250  3234517  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/main_3  macrocell44   2619   3869  3242621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_load_fifo\/clock_0                macrocell44         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_3\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_2\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_2\/clock_0
Path slack     : 3242621p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell45         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_3\/q       macrocell45   1250   1250  3234517  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/main_3  macrocell46   2619   3869  3242621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_2\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_3\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242621p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell45         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_3\/q               macrocell45   1250   1250  3234517  RISE       1
\UART_TO_CAMERA:BUART:rx_state_stop1_reg\/main_2  macrocell48   2619   3869  3242621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_stop1_reg\/clock_0          macrocell48         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_3\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_0\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_0\/clock_0
Path slack     : 3242622p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell45         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_3\/q       macrocell45   1250   1250  3234517  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/main_3  macrocell43   2618   3868  3242622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_0\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_3\/q
Path End       : \UART_TO_CAMERA:BUART:rx_state_3\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:rx_state_3\/clock_0
Path slack     : 3242622p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell45         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_3\/q       macrocell45   1250   1250  3234517  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/main_3  macrocell45   2618   3868  3242622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_state_3\/q
Path End       : \UART_TO_CAMERA:BUART:rx_status_3\/main_3
Capture Clock  : \UART_TO_CAMERA:BUART:rx_status_3\/clock_0
Path slack     : 3242622p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_state_3\/clock_0                  macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_state_3\/q        macrocell45   1250   1250  3234517  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/main_3  macrocell51   2618   3868  3242622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_CAMERA:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_TO_CAMERA:BUART:tx_bitclk\/clock_0
Path slack     : 3242626p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock        datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3233530  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/main_2                macrocell41     3674   3864  3242626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:tx_bitclk\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:txn\/q
Path End       : \UART_TO_CAMERA:BUART:txn\/main_0
Capture Clock  : \UART_TO_CAMERA:BUART:txn\/clock_0
Path slack     : 3242713p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:txn\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:txn\/q       macrocell37   1250   1250  3242713  RISE       1
\UART_TO_CAMERA:BUART:txn\/main_0  macrocell37   2527   3777  3242713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:txn\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 3242938p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell50   1250   1250  3235686  RISE       1
MODIN5_1/main_3  macrocell49   2302   3552  3242938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 3242938p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell50   1250   1250  3235686  RISE       1
MODIN5_0/main_2  macrocell50   2302   3552  3242938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TO_CAMERA:BUART:txn\/main_5
Capture Clock  : \UART_TO_CAMERA:BUART:txn\/clock_0
Path slack     : 3244038p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                     -3510
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2452
-------------------------------------   ---- 
End-of-path arrival time (ps)           2452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/clock        datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3238460  RISE       1
\UART_TO_CAMERA:BUART:txn\/main_5                      macrocell37     2262   2452  3244038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:txn\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_CAMERA:BUART:rx_status_3\/q
Path End       : \UART_TO_CAMERA:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_TO_CAMERA:BUART:sRX:RxSts\/clock
Path slack     : 3245937p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                   0
+ Cycle adjust (UART_TO_CAMERA_IntClock:R#1 vs. UART_TO_CAMERA_IntClock:R#2)   3250000
- Setup time                                                                      -500
----------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                 3249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:rx_status_3\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_TO_CAMERA:BUART:rx_status_3\/q       macrocell51    1250   1250  3245937  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxSts\/status_3  statusicell4   2313   3563  3245937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_TO_CAMERA:BUART:sRX:RxSts\/clock                     statusicell4        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_COMM:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxBitCounter\/clock
Path slack     : 6501242p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6515473

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14231
-------------------------------------   ----- 
End-of-path arrival time (ps)           14231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/q     macrocell26   1250   1250  6501242  RISE       1
\UART_TO_COMM:BUART:rx_counter_load\/main_0  macrocell5    6714   7964  6501242  RISE       1
\UART_TO_COMM:BUART:rx_counter_load\/q       macrocell5    3350  11314  6501242  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/load   count7cell    2917  14231  6501242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6501743p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -6190
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6514643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12901
-------------------------------------   ----- 
End-of-path arrival time (ps)           12901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/clock_0                   macrocell55         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_state_0\/q                      macrocell55     1250   1250  6501743  RISE       1
\UART_TO_DEBUG:BUART:counter_load_not\/main_1           macrocell18     6052   7302  6501743  RISE       1
\UART_TO_DEBUG:BUART:counter_load_not\/q                macrocell18     3350  10652  6501743  RISE       1
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2249  12901  6501743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell8       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_0\/q
Path End       : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6503249p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6514643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11395
-------------------------------------   ----- 
End-of-path arrival time (ps)           11395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_0\/q                      macrocell23     1250   1250  6503249  RISE       1
\UART_TO_COMM:BUART:counter_load_not\/main_1           macrocell2      3868   5118  6503249  RISE       1
\UART_TO_COMM:BUART:counter_load_not\/q                macrocell2      3350   8468  6503249  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2927  11395  6503249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TO_COMM:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_TO_COMM:BUART:sTX:TxSts\/clock
Path slack     : 6503797p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6520333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16537
-------------------------------------   ----- 
End-of-path arrival time (ps)           16537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  6503797  RISE       1
\UART_TO_COMM:BUART:tx_status_0\/main_3                 macrocell3      3411   6991  6503797  RISE       1
\UART_TO_COMM:BUART:tx_status_0\/q                      macrocell3      3350  10341  6503797  RISE       1
\UART_TO_COMM:BUART:sTX:TxSts\/status_0                 statusicell1    6195  16537  6503797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:TxSts\/clock                       statusicell1        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_0
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 6506533p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10791
-------------------------------------   ----- 
End-of-path arrival time (ps)           10791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  6501242  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_0    macrocell27   9541  10791  6506533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_COMM:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_TO_COMM:BUART:rx_load_fifo\/clock_0
Path slack     : 6506533p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10791
-------------------------------------   ----- 
End-of-path arrival time (ps)           10791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  6501242  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/main_0  macrocell28   9541  10791  6506533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_COMM:BUART:rx_state_2\/main_0
Capture Clock  : \UART_TO_COMM:BUART:rx_state_2\/clock_0
Path slack     : 6506533p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10791
-------------------------------------   ----- 
End-of-path arrival time (ps)           10791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  6501242  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/main_0    macrocell30   9541  10791  6506533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TO_DEBUG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_TO_DEBUG:BUART:sTX:TxSts\/clock
Path slack     : 6506777p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                    -500
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6520333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13556
-------------------------------------   ----- 
End-of-path arrival time (ps)           13556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  6506777  RISE       1
\UART_TO_DEBUG:BUART:tx_status_0\/main_3                 macrocell19     3729   7309  6506777  RISE       1
\UART_TO_DEBUG:BUART:tx_status_0\/q                      macrocell19     3350  10659  6506777  RISE       1
\UART_TO_DEBUG:BUART:sTX:TxSts\/status_0                 statusicell5    2897  13556  6506777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:sTX:TxSts\/clock                      statusicell5        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6507200p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6514823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7623
-------------------------------------   ---- 
End-of-path arrival time (ps)           7623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_1\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_state_1\/q                macrocell54     1250   1250  6504075  RISE       1
\UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   6373   7623  6507200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/clock               datapathcell7       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TO_COMM:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxSts\/clock
Path slack     : 6507497p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6520333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12836
-------------------------------------   ----- 
End-of-path arrival time (ps)           12836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  6507497  RISE       1
\UART_TO_COMM:BUART:rx_status_4\/main_1                 macrocell7      3636   7216  6507497  RISE       1
\UART_TO_COMM:BUART:rx_status_4\/q                      macrocell7      3350  10566  6507497  RISE       1
\UART_TO_COMM:BUART:sRX:RxSts\/status_4                 statusicell2    2270  12836  6507497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6507552p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6514823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7271
-------------------------------------   ---- 
End-of-path arrival time (ps)           7271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  6505818  RISE       1
\UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   7081   7271  6507552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/clock               datapathcell7       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6508139p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6514823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6684
-------------------------------------   ---- 
End-of-path arrival time (ps)           6684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/q         macrocell26     1250   1250  6501242  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5434   6684  6508139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6508471p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6514823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6353
-------------------------------------   ---- 
End-of-path arrival time (ps)           6353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0              macrocell31         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_bitclk_enable\/q          macrocell31     1250   1250  6508471  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5103   6353  6508471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_TO_DEBUG:BUART:txn\/main_3
Capture Clock  : \UART_TO_DEBUG:BUART:txn\/clock_0
Path slack     : 6508540p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8783
-------------------------------------   ---- 
End-of-path arrival time (ps)           8783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  6508540  RISE       1
\UART_TO_DEBUG:BUART:txn\/main_3                macrocell53     4413   8783  6508540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:txn\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_1\/q
Path End       : \UART_TO_COMM:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TO_COMM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6508816p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6514823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6007
-------------------------------------   ---- 
End-of-path arrival time (ps)           6007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_1\/q                macrocell22     1250   1250  6504817  RISE       1
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4757   6007  6508816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_COMM:BUART:rx_status_3\/main_0
Capture Clock  : \UART_TO_COMM:BUART:rx_status_3\/clock_0
Path slack     : 6508971p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8352
-------------------------------------   ---- 
End-of-path arrival time (ps)           8352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  6501242  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/main_0   macrocell35   7102   8352  6508971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_TO_DEBUG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_TO_DEBUG:BUART:tx_state_0\/clock_0
Path slack     : 6509151p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8172
-------------------------------------   ---- 
End-of-path arrival time (ps)           8172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_1\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_state_1\/q       macrocell54   1250   1250  6504075  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/main_0  macrocell55   6922   8172  6509151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_TO_DEBUG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_TO_DEBUG:BUART:tx_state_2\/clock_0
Path slack     : 6509151p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8172
-------------------------------------   ---- 
End-of-path arrival time (ps)           8172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_1\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_state_1\/q       macrocell54   1250   1250  6504075  RISE       1
\UART_TO_DEBUG:BUART:tx_state_2\/main_0  macrocell56   6922   8172  6509151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_2\/clock_0                   macrocell56         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_COMM:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TO_COMM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6509258p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6514823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5566
-------------------------------------   ---- 
End-of-path arrival time (ps)           5566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6505246  RISE       1
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5376   5566  6509258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_COMM:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_TO_COMM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6509359p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7964
-------------------------------------   ---- 
End-of-path arrival time (ps)           7964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/q        macrocell26   1250   1250  6501242  RISE       1
\UART_TO_COMM:BUART:rx_state_stop1_reg\/main_0  macrocell32   6714   7964  6509359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_stop1_reg\/clock_0            macrocell32         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_COMM:BUART:rx_state_3\/main_2
Capture Clock  : \UART_TO_COMM:BUART:rx_state_3\/clock_0
Path slack     : 6509424p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7900
-------------------------------------   ---- 
End-of-path arrival time (ps)           7900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0              macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  6508471  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/main_2   macrocell29   6650   7900  6509424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_0\/q
Path End       : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6510002p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6514823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_0\/q                macrocell27     1250   1250  6504367  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3572   4822  6510002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_DEBUG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_TO_DEBUG:BUART:tx_state_0\/clock_0
Path slack     : 6510054p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7269
-------------------------------------   ---- 
End-of-path arrival time (ps)           7269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  6505818  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/main_2               macrocell55     7079   7269  6510054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_DEBUG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_TO_DEBUG:BUART:tx_state_2\/clock_0
Path slack     : 6510054p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7269
-------------------------------------   ---- 
End-of-path arrival time (ps)           7269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  6505818  RISE       1
\UART_TO_DEBUG:BUART:tx_state_2\/main_2               macrocell56     7079   7269  6510054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_2\/clock_0                   macrocell56         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TO_DEBUG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_TO_DEBUG:BUART:tx_state_0\/clock_0
Path slack     : 6510195p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7128
-------------------------------------   ---- 
End-of-path arrival time (ps)           7128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/clock               datapathcell7       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  6506777  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/main_3                  macrocell55     3548   7128  6510195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TO_COMM:BUART:tx_state_0\/main_3
Capture Clock  : \UART_TO_COMM:BUART:tx_state_0\/clock_0
Path slack     : 6510332p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6991
-------------------------------------   ---- 
End-of-path arrival time (ps)           6991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  6503797  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/main_3                  macrocell23     3411   6991  6510332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_2
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 6510393p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6930
-------------------------------------   ---- 
End-of-path arrival time (ps)           6930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0              macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  6508471  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_2   macrocell27   5680   6930  6510393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_COMM:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_TO_COMM:BUART:rx_load_fifo\/clock_0
Path slack     : 6510393p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6930
-------------------------------------   ---- 
End-of-path arrival time (ps)           6930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0              macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_bitclk_enable\/q   macrocell31   1250   1250  6508471  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/main_2  macrocell28   5680   6930  6510393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_COMM:BUART:rx_state_2\/main_2
Capture Clock  : \UART_TO_COMM:BUART:rx_state_2\/clock_0
Path slack     : 6510393p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6930
-------------------------------------   ---- 
End-of-path arrival time (ps)           6930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0              macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  6508471  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/main_2   macrocell30   5680   6930  6510393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_TO_COMM:BUART:txn\/main_3
Capture Clock  : \UART_TO_COMM:BUART:txn\/clock_0
Path slack     : 6510699p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6624
-------------------------------------   ---- 
End-of-path arrival time (ps)           6624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  6510699  RISE       1
\UART_TO_COMM:BUART:txn\/main_3                macrocell21     2254   6624  6510699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:txn\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_0\/q
Path End       : \UART_TO_COMM:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TO_COMM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6510715p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6514823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_0\/q                macrocell23     1250   1250  6503249  RISE       1
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2858   4108  6510715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_TO_DEBUG:BUART:txn\/main_2
Capture Clock  : \UART_TO_DEBUG:BUART:txn\/clock_0
Path slack     : 6510906p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6417
-------------------------------------   ---- 
End-of-path arrival time (ps)           6417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/clock_0                   macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_state_0\/q  macrocell55   1250   1250  6501743  RISE       1
\UART_TO_DEBUG:BUART:txn\/main_2    macrocell53   5167   6417  6510906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:txn\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_TO_DEBUG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_TO_DEBUG:BUART:tx_state_1\/clock_0
Path slack     : 6510906p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6417
-------------------------------------   ---- 
End-of-path arrival time (ps)           6417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/clock_0                   macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_state_0\/q       macrocell55   1250   1250  6501743  RISE       1
\UART_TO_DEBUG:BUART:tx_state_1\/main_1  macrocell54   5167   6417  6510906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_1\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6510980p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6514823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/clock_0                   macrocell55         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_state_0\/q                macrocell55     1250   1250  6501743  RISE       1
\UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   2594   3844  6510980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:sTX:TxShifter:u0\/clock               datapathcell7       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_9
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 6511002p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  6511002  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_9         macrocell27   4381   6321  6511002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TO_COMM:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_TO_COMM:BUART:rx_load_fifo\/clock_0
Path slack     : 6511002p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  6511002  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/main_7       macrocell28   4381   6321  6511002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TO_COMM:BUART:rx_state_2\/main_8
Capture Clock  : \UART_TO_COMM:BUART:rx_state_2\/clock_0
Path slack     : 6511002p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  6511002  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/main_8         macrocell30   4381   6321  6511002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_2\/q
Path End       : \UART_TO_COMM:BUART:rx_state_3\/main_4
Capture Clock  : \UART_TO_COMM:BUART:rx_state_3\/clock_0
Path slack     : 6511004p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_2\/q       macrocell30   1250   1250  6504346  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/main_4  macrocell29   5069   6319  6511004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TO_COMM:BUART:rx_state_3\/main_7
Capture Clock  : \UART_TO_COMM:BUART:rx_state_3\/clock_0
Path slack     : 6511058p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  6511002  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/main_7         macrocell29   4325   6265  6511058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_2\/q
Path End       : \UART_TO_COMM:BUART:txn\/main_4
Capture Clock  : \UART_TO_COMM:BUART:txn\/clock_0
Path slack     : 6511139p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6185
-------------------------------------   ---- 
End-of-path arrival time (ps)           6185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_2\/q  macrocell24   1250   1250  6504482  RISE       1
\UART_TO_COMM:BUART:txn\/main_4    macrocell21   4935   6185  6511139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:txn\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_2\/q
Path End       : \UART_TO_COMM:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_TO_COMM:BUART:tx_bitclk\/clock_0
Path slack     : 6511139p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6185
-------------------------------------   ---- 
End-of-path arrival time (ps)           6185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_2\/q      macrocell24   1250   1250  6504482  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/main_3  macrocell25   4935   6185  6511139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_DEBUG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_TO_DEBUG:BUART:tx_bitclk\/clock_0
Path slack     : 6511155p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6168
-------------------------------------   ---- 
End-of-path arrival time (ps)           6168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  6505818  RISE       1
\UART_TO_DEBUG:BUART:tx_bitclk\/main_2                macrocell57     5978   6168  6511155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_bitclk\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_state_2\/q
Path End       : \UART_TO_DEBUG:BUART:txn\/main_4
Capture Clock  : \UART_TO_DEBUG:BUART:txn\/clock_0
Path slack     : 6511202p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_2\/clock_0                   macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_state_2\/q  macrocell56   1250   1250  6502038  RISE       1
\UART_TO_DEBUG:BUART:txn\/main_4    macrocell53   4871   6121  6511202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:txn\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_state_2\/q
Path End       : \UART_TO_DEBUG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_TO_DEBUG:BUART:tx_state_1\/clock_0
Path slack     : 6511202p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_2\/clock_0                   macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_state_2\/q       macrocell56   1250   1250  6502038  RISE       1
\UART_TO_DEBUG:BUART:tx_state_1\/main_3  macrocell54   4871   6121  6511202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_1\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_3\/q
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_3
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 6511368p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_3\/q       macrocell29   1250   1250  6503808  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_3  macrocell27   4706   5956  6511368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_3\/q
Path End       : \UART_TO_COMM:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_TO_COMM:BUART:rx_load_fifo\/clock_0
Path slack     : 6511368p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_3\/q         macrocell29   1250   1250  6503808  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/main_3  macrocell28   4706   5956  6511368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_3\/q
Path End       : \UART_TO_COMM:BUART:rx_state_2\/main_3
Capture Clock  : \UART_TO_COMM:BUART:rx_state_2\/clock_0
Path slack     : 6511368p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_3\/q       macrocell29   1250   1250  6503808  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/main_3  macrocell30   4706   5956  6511368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_6
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 6511375p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                              macrocell34   1250   1250  6506329  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_6  macrocell27   4698   5948  6511375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_3\/q
Path End       : \UART_TO_COMM:BUART:rx_status_3\/main_3
Capture Clock  : \UART_TO_COMM:BUART:rx_status_3\/clock_0
Path slack     : 6511422p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_3\/q        macrocell29   1250   1250  6503808  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/main_3  macrocell35   4651   5901  6511422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TO_COMM:BUART:rx_state_3\/main_6
Capture Clock  : \UART_TO_COMM:BUART:rx_state_3\/clock_0
Path slack     : 6511556p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5768
-------------------------------------   ---- 
End-of-path arrival time (ps)           5768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6511556  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/main_6         macrocell29   3828   5768  6511556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_0\/q
Path End       : \UART_TO_COMM:BUART:rx_status_3\/main_1
Capture Clock  : \UART_TO_COMM:BUART:rx_status_3\/clock_0
Path slack     : 6511570p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_0\/q        macrocell27   1250   1250  6504367  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/main_1  macrocell35   4503   5753  6511570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TO_COMM:BUART:rx_state_3\/main_5
Capture Clock  : \UART_TO_COMM:BUART:rx_state_3\/clock_0
Path slack     : 6511577p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6511577  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/main_5         macrocell29   3806   5746  6511577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_TO_DEBUG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_TO_DEBUG:BUART:tx_bitclk\/clock_0
Path slack     : 6511589p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_1\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_state_1\/q      macrocell54   1250   1250  6504075  RISE       1
\UART_TO_DEBUG:BUART:tx_bitclk\/main_0  macrocell57   4484   5734  6511589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_bitclk\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_0\/q
Path End       : \UART_TO_COMM:BUART:rx_state_3\/main_1
Capture Clock  : \UART_TO_COMM:BUART:rx_state_3\/clock_0
Path slack     : 6511706p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_0\/q       macrocell27   1250   1250  6504367  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/main_1  macrocell29   4367   5617  6511706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_1\/q
Path End       : \UART_TO_COMM:BUART:tx_state_0\/main_0
Capture Clock  : \UART_TO_COMM:BUART:tx_state_0\/clock_0
Path slack     : 6511853p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_1\/q       macrocell22   1250   1250  6504817  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/main_0  macrocell23   4220   5470  6511853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TO_DEBUG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_TO_DEBUG:BUART:tx_state_2\/clock_0
Path slack     : 6511872p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  6511872  RISE       1
\UART_TO_DEBUG:BUART:tx_state_2\/main_4               macrocell56     5261   5451  6511872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_2\/clock_0                   macrocell56         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_2\/q
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_4
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 6511912p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_2\/q       macrocell30   1250   1250  6504346  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_4  macrocell27   4162   5412  6511912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_2\/q
Path End       : \UART_TO_COMM:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_TO_COMM:BUART:rx_load_fifo\/clock_0
Path slack     : 6511912p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_2\/q         macrocell30   1250   1250  6504346  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/main_4  macrocell28   4162   5412  6511912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_2\/q
Path End       : \UART_TO_COMM:BUART:rx_state_2\/main_4
Capture Clock  : \UART_TO_COMM:BUART:rx_state_2\/clock_0
Path slack     : 6511912p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_2\/q       macrocell30   1250   1250  6504346  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/main_4  macrocell30   4162   5412  6511912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_3\/q
Path End       : \UART_TO_COMM:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_TO_COMM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6511925p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_3\/q               macrocell29   1250   1250  6503808  RISE       1
\UART_TO_COMM:BUART:rx_state_stop1_reg\/main_2  macrocell32   4149   5399  6511925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_stop1_reg\/clock_0            macrocell32         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_2\/q
Path End       : \UART_TO_COMM:BUART:rx_status_3\/main_4
Capture Clock  : \UART_TO_COMM:BUART:rx_status_3\/clock_0
Path slack     : 6511976p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_2\/q        macrocell30   1250   1250  6504346  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/main_4  macrocell35   4098   5348  6511976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_2\/q
Path End       : \UART_TO_COMM:BUART:tx_state_0\/main_4
Capture Clock  : \UART_TO_COMM:BUART:tx_state_0\/clock_0
Path slack     : 6512060p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_2\/q       macrocell24   1250   1250  6504482  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/main_4  macrocell23   4013   5263  6512060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_0\/q
Path End       : \UART_TO_COMM:BUART:tx_state_1\/main_1
Capture Clock  : \UART_TO_COMM:BUART:tx_state_1\/clock_0
Path slack     : 6512205p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_0\/q       macrocell23   1250   1250  6503249  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/main_1  macrocell22   3868   5118  6512205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_0\/q
Path End       : \UART_TO_COMM:BUART:tx_state_2\/main_1
Capture Clock  : \UART_TO_COMM:BUART:tx_state_2\/clock_0
Path slack     : 6512205p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_0\/q       macrocell23   1250   1250  6503249  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/main_1  macrocell24   3868   5118  6512205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_1\/q
Path End       : \UART_TO_COMM:BUART:txn\/main_1
Capture Clock  : \UART_TO_COMM:BUART:txn\/clock_0
Path slack     : 6512225p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5098
-------------------------------------   ---- 
End-of-path arrival time (ps)           5098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_1\/q  macrocell22   1250   1250  6504817  RISE       1
\UART_TO_COMM:BUART:txn\/main_1    macrocell21   3848   5098  6512225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:txn\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_1\/q
Path End       : \UART_TO_COMM:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_TO_COMM:BUART:tx_bitclk\/clock_0
Path slack     : 6512225p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5098
-------------------------------------   ---- 
End-of-path arrival time (ps)           5098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_1\/q      macrocell22   1250   1250  6504817  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/main_0  macrocell25   3848   5098  6512225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_COMM:BUART:tx_state_0\/main_2
Capture Clock  : \UART_TO_COMM:BUART:tx_state_0\/clock_0
Path slack     : 6512279p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6505246  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/main_2               macrocell23     4854   5044  6512279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_bitclk\/q
Path End       : \UART_TO_DEBUG:BUART:txn\/main_6
Capture Clock  : \UART_TO_DEBUG:BUART:txn\/clock_0
Path slack     : 6512422p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_bitclk\/clock_0                    macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_bitclk\/q  macrocell57   1250   1250  6512422  RISE       1
\UART_TO_DEBUG:BUART:txn\/main_6   macrocell53   3651   4901  6512422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:txn\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_bitclk\/q
Path End       : \UART_TO_DEBUG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_TO_DEBUG:BUART:tx_state_1\/clock_0
Path slack     : 6512422p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_bitclk\/clock_0                    macrocell57         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_bitclk\/q        macrocell57   1250   1250  6512422  RISE       1
\UART_TO_DEBUG:BUART:tx_state_1\/main_5  macrocell54   3651   4901  6512422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_1\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_2\/q
Path End       : \UART_TO_COMM:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_TO_COMM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6512463p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_2\/q               macrocell30   1250   1250  6504346  RISE       1
\UART_TO_COMM:BUART:rx_state_stop1_reg\/main_3  macrocell32   3610   4860  6512463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_stop1_reg\/clock_0            macrocell32         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_bitclk\/q
Path End       : \UART_TO_COMM:BUART:tx_state_1\/main_5
Capture Clock  : \UART_TO_COMM:BUART:tx_state_1\/clock_0
Path slack     : 6512469p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_bitclk\/q        macrocell25   1250   1250  6512469  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/main_5  macrocell22   3604   4854  6512469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_bitclk\/q
Path End       : \UART_TO_COMM:BUART:tx_state_2\/main_5
Capture Clock  : \UART_TO_COMM:BUART:tx_state_2\/clock_0
Path slack     : 6512469p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_bitclk\/q        macrocell25   1250   1250  6512469  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/main_5  macrocell24   3604   4854  6512469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_0\/q
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_1
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 6512478p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_0\/q       macrocell27   1250   1250  6504367  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_1  macrocell27   3596   4846  6512478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_0\/q
Path End       : \UART_TO_COMM:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_TO_COMM:BUART:rx_load_fifo\/clock_0
Path slack     : 6512478p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_0\/q         macrocell27   1250   1250  6504367  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/main_1  macrocell28   3596   4846  6512478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_0\/q
Path End       : \UART_TO_COMM:BUART:rx_state_2\/main_1
Capture Clock  : \UART_TO_COMM:BUART:rx_state_2\/clock_0
Path slack     : 6512478p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_0\/q       macrocell27   1250   1250  6504367  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/main_1  macrocell30   3596   4846  6512478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_8
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 6512482p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6511556  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_8         macrocell27   2901   4841  6512482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TO_COMM:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_TO_COMM:BUART:rx_load_fifo\/clock_0
Path slack     : 6512482p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6511556  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/main_6       macrocell28   2901   4841  6512482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TO_COMM:BUART:rx_state_2\/main_7
Capture Clock  : \UART_TO_COMM:BUART:rx_state_2\/clock_0
Path slack     : 6512482p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6511556  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/main_7         macrocell30   2901   4841  6512482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_0\/q
Path End       : \UART_TO_COMM:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_TO_COMM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6512484p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_0\/q               macrocell27   1250   1250  6504367  RISE       1
\UART_TO_COMM:BUART:rx_state_stop1_reg\/main_1  macrocell32   3589   4839  6512484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_stop1_reg\/clock_0            macrocell32         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_7
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 6512500p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6511577  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_7         macrocell27   2883   4823  6512500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TO_COMM:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_TO_COMM:BUART:rx_load_fifo\/clock_0
Path slack     : 6512500p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6511577  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/main_5       macrocell28   2883   4823  6512500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TO_COMM:BUART:rx_state_2\/main_6
Capture Clock  : \UART_TO_COMM:BUART:rx_state_2\/clock_0
Path slack     : 6512500p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6511577  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/main_6         macrocell30   2883   4823  6512500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_TO_DEBUG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_TO_DEBUG:BUART:tx_bitclk\/clock_0
Path slack     : 6512568p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/clock_0                   macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_state_0\/q      macrocell55   1250   1250  6501743  RISE       1
\UART_TO_DEBUG:BUART:tx_bitclk\/main_1  macrocell57   3505   4755  6512568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_bitclk\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_COMM:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_TO_COMM:BUART:tx_bitclk\/clock_0
Path slack     : 6512653p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6505246  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/main_2                macrocell25     4480   4670  6512653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_TO_COMM:BUART:rx_state_0\/main_5
Capture Clock  : \UART_TO_COMM:BUART:rx_state_0\/clock_0
Path slack     : 6512709p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                              macrocell33   1250   1250  6507077  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/main_5  macrocell27   3364   4614  6512709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_0\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_DEBUG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_TO_DEBUG:BUART:tx_state_1\/clock_0
Path slack     : 6512796p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  6505818  RISE       1
\UART_TO_DEBUG:BUART:tx_state_1\/main_2               macrocell54     4337   4527  6512796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_1\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_state_2\/q
Path End       : \UART_TO_DEBUG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_TO_DEBUG:BUART:tx_bitclk\/clock_0
Path slack     : 6512865p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_2\/clock_0                   macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_state_2\/q      macrocell56   1250   1250  6502038  RISE       1
\UART_TO_DEBUG:BUART:tx_bitclk\/main_3  macrocell57   3208   4458  6512865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_bitclk\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:txn\/q
Path End       : \UART_TO_DEBUG:BUART:txn\/main_0
Capture Clock  : \UART_TO_DEBUG:BUART:txn\/clock_0
Path slack     : 6512874p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:txn\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:txn\/q       macrocell53   1250   1250  6512874  RISE       1
\UART_TO_DEBUG:BUART:txn\/main_0  macrocell53   3200   4450  6512874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:txn\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_TO_COMM:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6513074p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6513074  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/main_1   macrocell31   2310   4250  6513074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0              macrocell31         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6513074p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6513074  RISE       1
MODIN1_1/main_1                                macrocell33   2310   4250  6513074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6513074p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6513074  RISE       1
MODIN1_0/main_1                                macrocell34   2310   4250  6513074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_TO_COMM:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6513076p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6513076  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/main_0   macrocell31   2307   4247  6513076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0              macrocell31         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6513076p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6513076  RISE       1
MODIN1_1/main_0                                macrocell33   2307   4247  6513076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6513076p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6513076  RISE       1
MODIN1_0/main_0                                macrocell34   2307   4247  6513076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_TO_COMM:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6513085p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4238
-------------------------------------   ---- 
End-of-path arrival time (ps)           4238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  6513085  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/main_2   macrocell31   2298   4238  6513085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0              macrocell31         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_TO_DEBUG:BUART:txn\/main_1
Capture Clock  : \UART_TO_DEBUG:BUART:txn\/clock_0
Path slack     : 6513104p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_1\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_state_1\/q  macrocell54   1250   1250  6504075  RISE       1
\UART_TO_DEBUG:BUART:txn\/main_1    macrocell53   2969   4219  6513104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:txn\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_state_1\/q
Path End       : \UART_TO_DEBUG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_TO_DEBUG:BUART:tx_state_1\/clock_0
Path slack     : 6513104p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_1\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_state_1\/q       macrocell54   1250   1250  6504075  RISE       1
\UART_TO_DEBUG:BUART:tx_state_1\/main_0  macrocell54   2969   4219  6513104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_1\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_0\/q
Path End       : \UART_TO_COMM:BUART:tx_state_0\/main_1
Capture Clock  : \UART_TO_COMM:BUART:tx_state_0\/clock_0
Path slack     : 6513110p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_0\/q       macrocell23   1250   1250  6503249  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/main_1  macrocell23   2963   4213  6513110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_0\/q
Path End       : \UART_TO_COMM:BUART:txn\/main_2
Capture Clock  : \UART_TO_COMM:BUART:txn\/clock_0
Path slack     : 6513110p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_0\/q  macrocell23   1250   1250  6503249  RISE       1
\UART_TO_COMM:BUART:txn\/main_2    macrocell21   2963   4213  6513110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:txn\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_0\/q
Path End       : \UART_TO_COMM:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_TO_COMM:BUART:tx_bitclk\/clock_0
Path slack     : 6513110p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_0\/q      macrocell23   1250   1250  6503249  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/main_1  macrocell25   2963   4213  6513110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_bitclk\/q
Path End       : \UART_TO_DEBUG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_TO_DEBUG:BUART:tx_state_0\/clock_0
Path slack     : 6513169p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_bitclk\/clock_0                    macrocell57         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_bitclk\/q        macrocell57   1250   1250  6512422  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/main_5  macrocell55   2904   4154  6513169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_bitclk\/q
Path End       : \UART_TO_DEBUG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_TO_DEBUG:BUART:tx_state_2\/clock_0
Path slack     : 6513169p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_bitclk\/clock_0                    macrocell57         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_bitclk\/q        macrocell57   1250   1250  6512422  RISE       1
\UART_TO_DEBUG:BUART:tx_state_2\/main_5  macrocell56   2904   4154  6513169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_2\/clock_0                   macrocell56         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TO_COMM:BUART:txn\/main_5
Capture Clock  : \UART_TO_COMM:BUART:txn\/clock_0
Path slack     : 6513316p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4008
-------------------------------------   ---- 
End-of-path arrival time (ps)           4008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  6513316  RISE       1
\UART_TO_COMM:BUART:txn\/main_5                      macrocell21     3818   4008  6513316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:txn\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_bitclk\/q
Path End       : \UART_TO_COMM:BUART:tx_state_0\/main_5
Capture Clock  : \UART_TO_COMM:BUART:tx_state_0\/clock_0
Path slack     : 6513351p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3972
-------------------------------------   ---- 
End-of-path arrival time (ps)           3972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_bitclk\/q        macrocell25   1250   1250  6512469  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/main_5  macrocell23   2722   3972  6513351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_bitclk\/q
Path End       : \UART_TO_COMM:BUART:txn\/main_6
Capture Clock  : \UART_TO_COMM:BUART:txn\/clock_0
Path slack     : 6513365p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_bitclk\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_bitclk\/q  macrocell25   1250   1250  6512469  RISE       1
\UART_TO_COMM:BUART:txn\/main_6   macrocell21   2709   3959  6513365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:txn\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_2\/q
Path End       : \UART_TO_COMM:BUART:tx_state_1\/main_3
Capture Clock  : \UART_TO_COMM:BUART:tx_state_1\/clock_0
Path slack     : 6513439p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_2\/q       macrocell24   1250   1250  6504482  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/main_3  macrocell22   2635   3885  6513439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_2\/q
Path End       : \UART_TO_COMM:BUART:tx_state_2\/main_3
Capture Clock  : \UART_TO_COMM:BUART:tx_state_2\/clock_0
Path slack     : 6513439p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_2\/q       macrocell24   1250   1250  6504482  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/main_3  macrocell24   2635   3885  6513439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_TO_DEBUG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_TO_DEBUG:BUART:tx_state_0\/clock_0
Path slack     : 6513485p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/clock_0                   macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_state_0\/q       macrocell55   1250   1250  6501743  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/main_1  macrocell55   2588   3838  6513485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_state_0\/q
Path End       : \UART_TO_DEBUG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_TO_DEBUG:BUART:tx_state_2\/clock_0
Path slack     : 6513485p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/clock_0                   macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_state_0\/q       macrocell55   1250   1250  6501743  RISE       1
\UART_TO_DEBUG:BUART:tx_state_2\/main_1  macrocell56   2588   3838  6513485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_2\/clock_0                   macrocell56         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:txn\/q
Path End       : \UART_TO_COMM:BUART:txn\/main_0
Capture Clock  : \UART_TO_COMM:BUART:txn\/clock_0
Path slack     : 6513543p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:txn\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:txn\/q       macrocell21   1250   1250  6513543  RISE       1
\UART_TO_COMM:BUART:txn\/main_0  macrocell21   2530   3780  6513543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:txn\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TO_COMM:BUART:rx_state_3\/main_0
Capture Clock  : \UART_TO_COMM:BUART:rx_state_3\/clock_0
Path slack     : 6513756p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  6501242  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/main_0    macrocell29   2318   3568  6513756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6513765p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell33   1250   1250  6507077  RISE       1
MODIN1_1/main_2  macrocell33   2309   3559  6513765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_TO_COMM:BUART:rx_status_3\/main_5
Capture Clock  : \UART_TO_COMM:BUART:rx_status_3\/clock_0
Path slack     : 6513765p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                               macrocell33   1250   1250  6507077  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/main_5  macrocell35   2309   3559  6513765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_last\/q
Path End       : \UART_TO_COMM:BUART:rx_state_2\/main_5
Capture Clock  : \UART_TO_COMM:BUART:rx_state_2\/clock_0
Path slack     : 6513766p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_last\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_last\/q          macrocell36   1250   1250  6513766  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/main_5  macrocell30   2308   3558  6513766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_2\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_state_3\/q
Path End       : \UART_TO_COMM:BUART:rx_state_3\/main_3
Capture Clock  : \UART_TO_COMM:BUART:rx_state_3\/clock_0
Path slack     : 6513769p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_state_3\/q       macrocell29   1250   1250  6503808  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/main_3  macrocell29   2304   3554  6513769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_state_3\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_bitclk_enable\/q
Path End       : \UART_TO_COMM:BUART:rx_status_3\/main_2
Capture Clock  : \UART_TO_COMM:BUART:rx_status_3\/clock_0
Path slack     : 6513772p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_bitclk_enable\/clock_0              macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  6508471  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/main_2  macrocell35   2302   3552  6513772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_1\/q
Path End       : \UART_TO_COMM:BUART:tx_state_1\/main_0
Capture Clock  : \UART_TO_COMM:BUART:tx_state_1\/clock_0
Path slack     : 6513774p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_1\/q       macrocell22   1250   1250  6504817  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/main_0  macrocell22   2299   3549  6513774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:tx_state_1\/q
Path End       : \UART_TO_COMM:BUART:tx_state_2\/main_0
Capture Clock  : \UART_TO_COMM:BUART:tx_state_2\/clock_0
Path slack     : 6513774p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:tx_state_1\/q       macrocell22   1250   1250  6504817  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/main_0  macrocell24   2299   3549  6513774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6513776p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell34   1250   1250  6506329  RISE       1
MODIN1_1/main_3  macrocell33   2297   3547  6513776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6513776p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell34   1250   1250  6506329  RISE       1
MODIN1_0/main_2  macrocell34   2297   3547  6513776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_TO_COMM:BUART:rx_status_3\/main_6
Capture Clock  : \UART_TO_COMM:BUART:rx_status_3\/clock_0
Path slack     : 6513776p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                               macrocell34   1250   1250  6506329  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/main_6  macrocell35   2297   3547  6513776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_state_2\/q
Path End       : \UART_TO_DEBUG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_TO_DEBUG:BUART:tx_state_0\/clock_0
Path slack     : 6513786p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_2\/clock_0                   macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_state_2\/q       macrocell56   1250   1250  6502038  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/main_4  macrocell55   2287   3537  6513786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_0\/clock_0                   macrocell55         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:tx_state_2\/q
Path End       : \UART_TO_DEBUG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_TO_DEBUG:BUART:tx_state_2\/clock_0
Path slack     : 6513786p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_2\/clock_0                   macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:tx_state_2\/q       macrocell56   1250   1250  6502038  RISE       1
\UART_TO_DEBUG:BUART:tx_state_2\/main_3  macrocell56   2287   3537  6513786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_2\/clock_0                   macrocell56         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_load_fifo\/q
Path End       : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6513815p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3130
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517703

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_load_fifo\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_load_fifo\/q            macrocell28     1250   1250  6509337  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2639   3889  6513815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_COMM:BUART:tx_state_1\/main_2
Capture Clock  : \UART_TO_COMM:BUART:tx_state_1\/clock_0
Path slack     : 6514203p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3121
-------------------------------------   ---- 
End-of-path arrival time (ps)           3121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6505246  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/main_2               macrocell22     2931   3121  6514203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TO_COMM:BUART:tx_state_2\/main_2
Capture Clock  : \UART_TO_COMM:BUART:tx_state_2\/clock_0
Path slack     : 6514203p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3121
-------------------------------------   ---- 
End-of-path arrival time (ps)           3121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6505246  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/main_2               macrocell24     2931   3121  6514203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TO_COMM:BUART:tx_state_1\/main_4
Capture Clock  : \UART_TO_COMM:BUART:tx_state_1\/clock_0
Path slack     : 6514205p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3119
-------------------------------------   ---- 
End-of-path arrival time (ps)           3119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  6513316  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/main_4               macrocell22     2929   3119  6514205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_1\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TO_COMM:BUART:tx_state_2\/main_4
Capture Clock  : \UART_TO_COMM:BUART:tx_state_2\/clock_0
Path slack     : 6514205p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3119
-------------------------------------   ---- 
End-of-path arrival time (ps)           3119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  6513316  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/main_4               macrocell24     2929   3119  6514205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:tx_state_2\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TO_DEBUG:BUART:txn\/main_5
Capture Clock  : \UART_TO_DEBUG:BUART:txn\/clock_0
Path slack     : 6514280p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3043
-------------------------------------   ---- 
End-of-path arrival time (ps)           3043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  6511872  RISE       1
\UART_TO_DEBUG:BUART:txn\/main_5                      macrocell53     2853   3043  6514280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:txn\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TO_DEBUG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_TO_DEBUG:BUART:tx_state_1\/clock_0
Path slack     : 6514280p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_TO_DEBUG_IntClock:R#1 vs. UART_TO_DEBUG_IntClock:R#2)   6520833
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3043
-------------------------------------   ---- 
End-of-path arrival time (ps)           3043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TO_DEBUG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  6511872  RISE       1
\UART_TO_DEBUG:BUART:tx_state_1\/main_4               macrocell54     2853   3043  6514280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TO_DEBUG:BUART:tx_state_1\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TO_COMM:BUART:rx_status_3\/q
Path End       : \UART_TO_COMM:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_TO_COMM:BUART:sRX:RxSts\/clock
Path slack     : 6516215p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_TO_COMM_IntClock:R#1 vs. UART_TO_COMM_IntClock:R#2)   6520833
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             6520333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4119
-------------------------------------   ---- 
End-of-path arrival time (ps)           4119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:rx_status_3\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_TO_COMM:BUART:rx_status_3\/q       macrocell35    1250   1250  6516215  RISE       1
\UART_TO_COMM:BUART:sRX:RxSts\/status_3  statusicell2   2869   4119  6516215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TO_COMM:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

