Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Dec 28 20:26:31 2019
| Host         : ZIQIAN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file riscv_top_control_sets_placed.rpt
| Design       : riscv_top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    84 |
| Unused register locations in slices containing registers |    90 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      8 |            4 |
|     10 |            2 |
|     12 |            1 |
|    16+ |           75 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             188 |           47 |
| No           | No                    | Yes                    |              62 |           13 |
| No           | Yes                   | No                     |             600 |          104 |
| Yes          | No                    | No                     |              64 |            7 |
| Yes          | No                    | Yes                    |              68 |           12 |
| Yes          | Yes                   | No                     |            1352 |          282 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------------------------------------------+----------------------------------+------------------+----------------+
|       Clock Signal       |                            Enable Signal                            |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------------------+---------------------------------------------------------------------+----------------------------------+------------------+----------------+
| ~rst_BUFG                |                                                                     |                                  |                2 |              4 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     | btnC_IBUF                        |                1 |              4 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/state[3]_i_2_n_2                                           | cpu0/ex_mem0/SR[0]               |                2 |              8 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_blk/d_baud_clk_tick_cnt                       | rst_BUFG                         |                2 |              8 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_blk/d_oversample_tick_cnt                     | rst_BUFG                         |                3 |              8 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_fifo/FSM_sequential_q_state_reg[3]_0[0]       | rst_BUFG                         |                3 |              8 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_blk/q_state[4]_i_1__0_n_2                     | rst_BUFG                         |                1 |             10 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_blk/q_state[4]_i_1_n_2                        | rst_BUFG                         |                1 |             10 |
|  NEW_CLOCK/inst/clk_out1 | hci0/E[0]                                                           | hci0/mem_addr_reg[0]             |                2 |             12 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_addr_reg[15]                           | rst_BUFG                         |                5 |             16 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/inst[7]_i_1_n_2                                            | cpu0/ex_mem0/SR[0]               |                1 |             16 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     | hci0/uart_blk/uart_rx_fifo/SR[0] |                3 |             16 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     | hci0/q_io_in_wr_data[7]_i_1_n_2  |                2 |             16 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     | hci0/q_tx_data[7]_i_1_n_2        |                5 |             16 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_addr_reg[2]                            | rst_BUFG                         |                6 |             16 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ex_mem0/E[0]                                                   | hci0/mem_addr_reg[0]             |                7 |             16 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ex_mem0/E[1]                                                   | hci0/mem_addr_reg[0]             |                4 |             16 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ex_mem0/E[3]                                                   | hci0/mem_addr_reg[0]             |                6 |             16 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ex_mem0/E[2]                                                   | hci0/mem_addr_reg[0]             |                6 |             16 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_blk/d_data                                    | rst_BUFG                         |                2 |             16 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ex_mem0/mem_ctrl_data_o_reg[7][0]                              | hci0/mem_addr_reg[0]             |                5 |             16 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_blk/d_data                                    | rst_BUFG                         |                3 |             16 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/inst[15]_i_1_n_2                                           | cpu0/ex_mem0/SR[0]               |                2 |             16 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/inst[23]_i_1_n_2                                           | cpu0/ex_mem0/SR[0]               |                2 |             16 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_fifo/E[0]                                     | rst_BUFG                         |                8 |             16 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_fifo/E[1]                                     | rst_BUFG                         |                8 |             18 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_blk/rd_en_prot                                | rst_BUFG                         |                3 |             20 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/wr_en_prot                                          | rst_BUFG                         |                4 |             20 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/rd_en_prot                                          | rst_BUFG                         |                3 |             20 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/wr_en_prot                               | rst_BUFG                         |                3 |             20 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2_i_1__0_n_2  |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2_i_1__0_n_2 |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_704_767_0_2_i_1_n_2                |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_448_511_0_2_i_1_n_2                |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_512_575_0_2_i_1_n_2                |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_384_447_0_2_i_1_n_2                |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_128_191_0_2_i_1_n_2                |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_0_63_0_2_i_1_n_2                   |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_256_319_0_2_i_1_n_2                |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_192_255_0_2_i_1_n_2                |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_320_383_0_2_i_1_n_2                |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_576_639_0_2_i_1_n_2                |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2_i_1__0_n_2  |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_832_895_0_2_i_1_n_2                |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_896_959_0_2_i_1_n_2                |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_64_127_0_2_i_1_n_2                 |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_640_703_0_2_i_1_n_2                |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_768_831_0_2_i_1_n_2                |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_960_1023_0_2_i_1_n_2               |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_0_2_i_1__0_n_2  |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2_i_1__0_n_2  |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2_i_1__0_n_2  |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_0_2_i_1__0_n_2  |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2_i_1__0_n_2     |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_0_2_i_1__0_n_2  |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2_i_1__0_n_2  |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_0_2_i_1__0_n_2  |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_0_2_i_1__0_n_2  |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_0_2_i_1__0_n_2  |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2_i_1__0_n_2  |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_0_2_i_1__0_n_2   |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_0_2_i_1__0_n_2  |                                  |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     |                                  |               11 |             26 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/c_raddr_o[16]_i_1_n_2                                      | hci0/mem_addr_reg[0]             |                5 |             30 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5_i_1_n_2         |                                  |                2 |             32 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/if_addr[17]_i_1_n_2                                        | cpu0/ex_mem0/SR[0]               |               17 |             36 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ex_mem0/mem_addr_reg[17][0]                                    | hci0/mem_addr_reg[0]             |                6 |             36 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/if_inst[31]_i_1_n_2                                        | hci0/mem_addr_reg[0]             |               14 |             64 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/pc[31]_i_2_n_2                                             | hci0/mem_addr_reg[0]             |               12 |             64 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/pc_o[31]_i_1_n_2                                           |                                  |                7 |             64 |
|  branch_enable           |                                                                     |                                  |               18 |             64 |
|  NEW_CLOCK/inst/clk_out1 | n_0_2010_BUFG                                                       | rst_BUFG                         |                8 |             64 |
|  NEW_CLOCK/inst/clk_out1 | hci0/E[0]                                                           | rst_BUFG                         |               19 |             76 |
|  n_1_2288_BUFG           |                                                                     |                                  |               16 |             94 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/c_waddr_o[16]_i_1_n_2                                      | hci0/mem_addr_reg[0]             |               10 |             94 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/if_inst_reg[0]_0                                           |                                  |               14 |            112 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/if_inst_reg[21]_0                                          |                                  |               14 |            112 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/id0/p_0_in0_out                                                |                                  |               14 |            112 |
|  n_0_2010_BUFG           |                                                                     | rst_BUFG                         |               29 |            128 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ctrl0/stall_sign[1]                                            | cpu0/ex_mem0/id_pc_reg[0][0]     |               21 |            130 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ex_mem0/mem_wd[4]_i_1_n_2                                      | hci0/mem_addr_reg[0]             |               21 |            130 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/mem_wb0/p_0_in                                                 |                                  |               12 |            192 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ctrl0/stall_sign__0[0]                                         | cpu0/ex_mem0/ex_taken_reg_0[0]   |               69 |            326 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     | rst_BUFG                         |               77 |            482 |
+--------------------------+---------------------------------------------------------------------+----------------------------------+------------------+----------------+


