

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Fri Dec  6 20:46:01 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     3.740|        1.27|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|       8|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|        57|          -|          -|       ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    943|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     25|    1725|     25|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   2228|
|Register         |        -|      -|    1736|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     25|    3461|   3196|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     11|       3|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------------+---------+-------+----+----+
    |             Instance            |           Module           | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------------+----------------------------+---------+-------+----+----+
    |network_mul_16s_16s_30_4_1_U139  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U140  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U141  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U142  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U143  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U144  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U145  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U146  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U147  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U148  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U149  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U150  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U151  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U152  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U153  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U154  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U155  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U156  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U157  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U158  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U159  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U160  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U161  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U162  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U163  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    +---------------------------------+----------------------------+---------+-------+----+----+
    |Total                            |                            |        0|     25|1725|  25|
    +---------------------------------+----------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |tmp40_fu_4639_p2          |     *    |      0|  0|  33|           6|           7|
    |tmp5_0_1_fu_4630_p2       |     *    |      0|  0|  33|           6|           7|
    |tmp5_0_2_fu_4627_p2       |     *    |      0|  0|  33|           6|           7|
    |tmp7_fu_4629_p2           |     *    |      0|  0|  33|           5|           7|
    |grp_fu_490_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_491_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_492_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_493_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_494_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_495_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_496_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_497_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_498_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_499_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_500_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_501_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_502_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_503_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_504_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_505_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_506_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_507_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_508_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_509_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_510_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_511_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_512_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_513_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_514_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_515_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_516_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_517_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_518_p2             |     +    |      0|  0|  23|          16|          16|
    |exitcond2_1_fu_6648_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond2_2_fu_6834_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond2_3_fu_6924_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond2_fu_6611_p2      |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_6564_p2      |   icmp   |      0|  0|  11|           5|           5|
    |exitcond4_fu_6474_p2      |   icmp   |      0|  0|  11|           4|           5|
    |tmp_111_0_0_2_fu_6637_p2  |    or    |      0|  0|  16|          16|           2|
    |tmp_111_0_0_s_fu_6626_p2  |    or    |      0|  0|  16|          16|           1|
    |tmp_111_1_0_s_fu_6838_p2  |    or    |      0|  0|  16|          16|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 943|         630|         593|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  273|         64|    1|         64|
    |grp_fu_4622_p0     |   15|          3|   16|         48|
    |grp_fu_4622_p1     |   15|          3|   16|         48|
    |grp_fu_4624_p1     |   15|          3|   16|         48|
    |grp_fu_4626_p0     |   15|          3|   16|         48|
    |grp_fu_4626_p1     |   15|          3|   16|         48|
    |grp_fu_4628_p0     |   15|          3|   16|         48|
    |grp_fu_4628_p1     |   15|          3|   16|         48|
    |grp_fu_4632_p0     |   15|          3|   16|         48|
    |grp_fu_4632_p1     |   15|          3|   16|         48|
    |grp_fu_4633_p0     |   15|          3|   16|         48|
    |grp_fu_4633_p1     |   15|          3|   16|         48|
    |grp_fu_4634_p0     |   15|          3|   16|         48|
    |grp_fu_4634_p1     |   15|          3|   16|         48|
    |grp_fu_4637_p0     |   15|          3|   16|         48|
    |grp_fu_4637_p1     |   15|          3|   16|         48|
    |grp_fu_4638_p0     |   15|          3|   16|         48|
    |grp_fu_4638_p1     |   15|          3|   16|         48|
    |grp_fu_4640_p0     |   15|          3|   16|         48|
    |grp_fu_4640_p1     |   15|          3|   16|         48|
    |grp_fu_4649_p0     |   15|          3|   16|         48|
    |grp_fu_4649_p1     |   15|          3|   16|         48|
    |grp_fu_490_p0      |   15|          3|   17|         51|
    |grp_fu_490_p1      |   15|          3|   17|         51|
    |grp_fu_491_p0      |   21|          4|   16|         64|
    |grp_fu_491_p1      |   21|          4|   16|         64|
    |grp_fu_492_p0      |   21|          4|   17|         68|
    |grp_fu_492_p1      |   21|          4|   17|         68|
    |grp_fu_493_p0      |   15|          3|   17|         51|
    |grp_fu_493_p1      |   21|          4|   17|         68|
    |grp_fu_494_p0      |   21|          4|   17|         68|
    |grp_fu_494_p1      |   15|          3|   17|         51|
    |grp_fu_495_p0      |   15|          3|   17|         51|
    |grp_fu_495_p1      |   21|          4|   17|         68|
    |grp_fu_496_p0      |   15|          3|   16|         48|
    |grp_fu_496_p1      |   21|          4|   16|         64|
    |grp_fu_497_p0      |   21|          4|   17|         68|
    |grp_fu_497_p1      |   21|          4|   17|         68|
    |grp_fu_498_p0      |   21|          4|   17|         68|
    |grp_fu_498_p1      |   21|          4|   17|         68|
    |grp_fu_499_p0      |   21|          4|   17|         68|
    |grp_fu_499_p1      |   21|          4|   17|         68|
    |grp_fu_500_p0      |   21|          4|   17|         68|
    |grp_fu_500_p1      |   21|          4|   17|         68|
    |grp_fu_501_p0      |   21|          4|   17|         68|
    |grp_fu_501_p1      |   21|          4|   17|         68|
    |grp_fu_502_p0      |   21|          4|   17|         68|
    |grp_fu_502_p1      |   21|          4|   17|         68|
    |grp_fu_503_p0      |   15|          3|   17|         51|
    |grp_fu_503_p1      |   15|          3|   17|         51|
    |grp_fu_504_p0      |   21|          4|   17|         68|
    |grp_fu_504_p1      |   21|          4|   17|         68|
    |grp_fu_505_p0      |   21|          4|   17|         68|
    |grp_fu_505_p1      |   21|          4|   17|         68|
    |grp_fu_506_p0      |   21|          4|   17|         68|
    |grp_fu_506_p1      |   21|          4|   17|         68|
    |grp_fu_507_p0      |   21|          4|   16|         64|
    |grp_fu_507_p1      |   21|          4|   16|         64|
    |grp_fu_508_p0      |   21|          4|   17|         68|
    |grp_fu_508_p1      |   21|          4|   17|         68|
    |grp_fu_509_p0      |   21|          4|   16|         64|
    |grp_fu_509_p1      |   21|          4|   16|         64|
    |grp_fu_510_p0      |   15|          3|   16|         48|
    |grp_fu_510_p1      |   21|          4|   16|         64|
    |grp_fu_511_p0      |   21|          4|   17|         68|
    |grp_fu_511_p1      |   21|          4|   17|         68|
    |grp_fu_512_p0      |   21|          4|   17|         68|
    |grp_fu_512_p1      |   21|          4|   17|         68|
    |grp_fu_513_p0      |   21|          4|   17|         68|
    |grp_fu_513_p1      |   15|          3|   17|         51|
    |grp_fu_514_p0      |   15|          3|   16|         48|
    |grp_fu_514_p1      |   15|          3|   16|         48|
    |grp_fu_515_p0      |   21|          4|   17|         68|
    |grp_fu_515_p1      |   21|          4|   17|         68|
    |grp_fu_516_p0      |   21|          4|   17|         68|
    |grp_fu_516_p1      |   21|          4|   17|         68|
    |grp_fu_517_p0      |   21|          4|   17|         68|
    |grp_fu_517_p1      |   21|          4|   17|         68|
    |grp_fu_518_p0      |   15|          3|   16|         48|
    |grp_fu_518_p1      |   21|          4|   16|         64|
    |input_r_address0   |   56|         13|   14|        182|
    |input_r_address1   |   56|         13|   14|        182|
    |kernel_0_address0  |   33|          6|    7|         42|
    |kernel_0_address1  |   27|          5|    7|         35|
    |out_d_reg_432      |    9|          2|    4|          8|
    |out_h_reg_467      |    9|          2|    4|          8|
    |output_r_address0  |   27|          5|   14|         70|
    |output_r_d0        |   15|          3|   16|         48|
    |phi_mul2_reg_455   |    9|          2|    7|         14|
    |phi_mul_reg_443    |    9|          2|    7|         14|
    |reg_1887           |   47|         10|   17|        170|
    |reg_1890           |   27|          5|   17|         85|
    |reg_1893           |   21|          4|   17|         68|
    |reg_1896           |   21|          4|   17|         68|
    |reg_1899           |   65|         16|   17|        272|
    |reg_478            |   33|          6|   17|        102|
    |reg_6368           |    9|          2|   16|         32|
    |reg_6373           |    9|          2|   16|         32|
    |reg_6378           |    9|          2|   16|         32|
    |reg_6383           |    9|          2|   16|         32|
    +-------------------+-----+-----------+-----+-----------+
    |Total              | 2228|        452| 1569|       6240|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  63|   0|   63|          0|
    |bias_addr_reg_7136           |   3|   0|    3|          0|
    |bias_load_reg_7513           |  16|   0|   16|          0|
    |buffer_6_2_2_2_reg_4030      |  16|   0|   16|          0|
    |exitcond2_1_reg_7267         |   1|   0|    1|          0|
    |exitcond2_2_reg_7541         |   1|   0|    1|          0|
    |exitcond2_3_reg_7630         |   1|   0|    1|          0|
    |exitcond2_reg_7231           |   1|   0|    1|          0|
    |input_load_220_reg_7311      |  16|   0|   16|          0|
    |input_load_221_reg_7331      |  16|   0|   16|          0|
    |input_load_222_reg_7341      |  16|   0|   16|          0|
    |input_load_223_reg_7361      |  16|   0|   16|          0|
    |input_load_224_reg_7371      |  16|   0|   16|          0|
    |kernel_0_addr_1_reg_7146     |   7|   0|    7|          0|
    |kernel_0_addr_2_reg_7151     |   7|   0|    7|          0|
    |kernel_0_addr_3_reg_7156     |   7|   0|    7|          0|
    |kernel_0_addr_4_reg_7161     |   7|   0|    7|          0|
    |kernel_0_addr_5_reg_7166     |   7|   0|    7|          0|
    |kernel_0_addr_6_reg_7171     |   7|   0|    7|          0|
    |kernel_0_addr_7_reg_7176     |   7|   0|    7|          0|
    |kernel_0_addr_8_reg_7181     |   7|   0|    7|          0|
    |kernel_0_addr_reg_7141       |   6|   0|    7|          1|
    |kernel_0_load_1_reg_7286     |  16|   0|   16|          0|
    |kernel_0_load_2_reg_7291     |  16|   0|   16|          0|
    |kernel_0_load_3_reg_7306     |  16|   0|   16|          0|
    |kernel_0_load_4_reg_7316     |  16|   0|   16|          0|
    |kernel_0_load_5_reg_7336     |  16|   0|   16|          0|
    |kernel_0_load_6_reg_7346     |  16|   0|   16|          0|
    |kernel_0_load_7_reg_7366     |  16|   0|   16|          0|
    |kernel_0_load_8_reg_7376     |  16|   0|   16|          0|
    |kernel_0_load_reg_7271       |  16|   0|   16|          0|
    |next_mul3_reg_1001           |   7|   0|    7|          0|
    |next_mul_reg_1006            |   7|   0|    7|          0|
    |out_d_4_reg_1011             |   4|   0|    4|          0|
    |out_d_reg_432                |   4|   0|    4|          0|
    |out_h_4_reg_1881             |   4|   0|    4|          0|
    |out_h_reg_467                |   4|   0|    4|          0|
    |output_width_cast_reg_7103   |   5|   0|   16|         11|
    |phi_mul2_reg_455             |   7|   0|    7|          0|
    |phi_mul_reg_443              |   7|   0|    7|          0|
    |reg_1887                     |  17|   0|   17|          0|
    |reg_1890                     |  17|   0|   17|          0|
    |reg_1893                     |  17|   0|   17|          0|
    |reg_1896                     |  17|   0|   17|          0|
    |reg_1899                     |  17|   0|   17|          0|
    |reg_478                      |  17|   0|   17|          0|
    |reg_6368                     |  16|   0|   16|          0|
    |reg_6373                     |  16|   0|   16|          0|
    |reg_6378                     |  16|   0|   16|          0|
    |reg_6383                     |  16|   0|   16|          0|
    |reg_6388                     |  16|   0|   16|          0|
    |reg_6394                     |  16|   0|   16|          0|
    |reg_6400                     |  16|   0|   16|          0|
    |reg_6406                     |  16|   0|   16|          0|
    |reg_6412                     |  16|   0|   16|          0|
    |reg_6418                     |  16|   0|   16|          0|
    |reg_6424                     |  16|   0|   16|          0|
    |reg_6430                     |  16|   0|   16|          0|
    |reg_6436                     |  16|   0|   16|          0|
    |reg_6442                     |  16|   0|   16|          0|
    |reg_6448                     |  16|   0|   16|          0|
    |tmp44_cast_reg_7189          |  13|   0|   17|          4|
    |tmp5_0_1_cast_reg_7200       |  13|   0|   17|          4|
    |tmp5_0_2_cast_reg_7212       |  13|   0|   17|          4|
    |tmp6_reg_1884                |   7|   0|    7|          0|
    |tmp7_cast_reg_7223           |  12|   0|   17|          5|
    |tmp_0_1_reg_1902             |   7|   0|    7|          0|
    |tmp_105_2_reg_4035           |  17|   0|   17|          0|
    |tmp_111_0_0_2_cast_reg_7259  |  15|   0|   17|          2|
    |tmp_111_0_0_2_reg_7254       |  15|   0|   16|          1|
    |tmp_111_0_0_cast_reg_7246    |  15|   0|   17|          2|
    |tmp_111_1_0_cast_reg_7550    |  14|   0|   17|          3|
    |tmp_111_1_0_s_reg_7545       |  14|   0|   16|          2|
    |tmp_114_0_0_1_cast_reg_7448  |  30|   0|   30|          0|
    |tmp_114_0_0_2_cast_reg_7381  |  30|   0|   30|          0|
    |tmp_114_0_1_1_cast_reg_7462  |  30|   0|   30|          0|
    |tmp_114_0_1_2_cast_reg_7476  |  30|   0|   30|          0|
    |tmp_114_0_2_1_cast_reg_7408  |  30|   0|   30|          0|
    |tmp_114_0_2_2_cast_reg_7422  |  30|   0|   30|          0|
    |tmp_114_1_0_2_cast_reg_7579  |  30|   0|   30|          0|
    |tmp_114_1_1_2_cast_reg_7618  |  30|   0|   30|          0|
    |tmp_114_1_2_2_cast_reg_7606  |  30|   0|   30|          0|
    |tmp_118_0_0_1_cast_reg_7454  |  30|   0|   30|          0|
    |tmp_118_0_0_2_cast_reg_7387  |  30|   0|   30|          0|
    |tmp_118_0_1_1_cast_reg_7468  |  30|   0|   30|          0|
    |tmp_118_0_1_2_cast_reg_7482  |  30|   0|   30|          0|
    |tmp_118_0_1_cast_reg_7400    |  30|   0|   30|          0|
    |tmp_118_0_2_1_cast_reg_7414  |  30|   0|   30|          0|
    |tmp_118_0_2_2_cast_reg_7428  |  30|   0|   30|          0|
    |tmp_118_0_2_cast_reg_7495    |  30|   0|   30|          0|
    |tmp_118_0_cast_reg_7441      |  30|   0|   30|          0|
    |tmp_121_0_0_1_reg_7521       |  16|   0|   16|          0|
    |tmp_121_0_1_1_reg_7526       |  16|   0|   16|          0|
    |tmp_121_0_1_2_reg_7531       |  16|   0|   16|          0|
    |tmp_121_0_1_reg_7503         |  16|   0|   16|          0|
    |tmp_121_0_2_2_reg_7508       |  16|   0|   16|          0|
    |tmp_121_0_2_reg_7536         |  16|   0|   16|          0|
    |tmp_121_1_0_1_reg_7625       |  16|   0|   16|          0|
    |tmp_121_2_0_1_reg_7684       |  16|   0|   16|          0|
    |tmp_121_2_0_2_reg_7679       |  16|   0|   16|          0|
    |tmp_121_2_1_reg_7644         |  16|   0|   16|          0|
    |tmp_121_2_2_1_reg_7689       |  16|   0|   16|          0|
    |tmp_121_2_2_2_reg_7694       |  16|   0|   16|          0|
    |tmp_121_2_2_reg_7654         |  16|   0|   16|          0|
    |tmp_121_2_reg_7639           |  16|   0|   16|          0|
    |tmp_53_cast2_cast_reg_7116   |   6|   0|   13|          7|
    |tmp_54_cast_reg_7123         |   5|   0|    7|          2|
    |tmp_55_cast_cast_reg_7128    |   5|   0|   12|          7|
    |tmp_62_cast_reg_7235         |  16|   0|   17|          1|
    |tmp_cast_reg_7111            |   6|   0|    7|          1|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1736|   0| 1793|         57|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|input_height       |  in |    6|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    5|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    5|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    3|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_0_address0  | out |    7|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce0       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q0        |  in |   16|  ap_memory |        kernel_0        |     array    |
|kernel_0_address1  | out |    7|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce1       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q1        |  in |   16|  ap_memory |        kernel_0        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

