Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/home/sabbir/Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw04/core/snake_pos_tb_isim_beh.exe" -prj "/home/sabbir/Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw04/core/snake_pos_tb_beh.prj" "work.snake_pos_tb" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/sabbir/Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw04/core/../modules/snake_pos.v" into library work
Analyzing Verilog file "/home/sabbir/Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw04/core/../modules/snake_pos_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/sabbir/Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw04/core/../modules/snake_pos_tb.v" Line 44: Size mismatch in connection of port <interval>. Formal port size is 1-bit while actual signal size is 2-bit.
Completed static elaboration
Fuse Memory Usage: 94692 KB
Fuse CPU Usage: 1180 ms
Compiling module snake_pos
Compiling module snake_pos_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/sabbir/Desktop/courses/CMPE415-Programmable-Logic-Devices/hw/hw04/core/snake_pos_tb_isim_beh.exe
Fuse Memory Usage: 654892 KB
Fuse CPU Usage: 1190 ms
GCC CPU Usage: 120 ms
