{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699716136529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699716136529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 20:52:16 2023 " "Processing started: Sat Nov 11 20:52:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699716136529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699716136529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dFlipFlop -c dFlipFlop " "Command: quartus_map --read_settings_files=on --write_settings_files=off dFlipFlop -c dFlipFlop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699716136529 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699716137006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699716137007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "dFlipFlop.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dFlipFlop/dFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699716146007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699716146007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipfloptestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipfloptestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlopTestbench " "Found entity 1: dFlipFlopTestbench" {  } { { "dFlipFlopTestbench.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dFlipFlop/dFlipFlopTestbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699716146010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699716146010 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reset dFlipFlop.v(1) " "Verilog HDL error at dFlipFlop.v(1): object \"reset\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "dFlipFlop.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dFlipFlop/dFlipFlop.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1699716146010 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "preset dFlipFlop.v(4) " "Verilog HDL Module Declaration error at dFlipFlop.v(4): top module port \"preset\" is not found in the port list" {  } { { "dFlipFlop.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dFlipFlop/dFlipFlop.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1699716146010 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "clear dFlipFlop.v(5) " "Verilog HDL Module Declaration error at dFlipFlop.v(5): top module port \"clear\" is not found in the port list" {  } { { "dFlipFlop.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dFlipFlop/dFlipFlop.v" 5 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1699716146010 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699716146098 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 11 20:52:26 2023 " "Processing ended: Sat Nov 11 20:52:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699716146098 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699716146098 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699716146098 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699716146098 ""}
