Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Lab51_test_behav xil_defaultlib.Lab51_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'data_in_1' [C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/slc3.sv:140]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sim_1/new/Lab5.1_test" Line 1. Module Lab51_test has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/slc3_testtop.sv" Line 4. Module slc3_testtop_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/synchronizers.sv" Line 5. Module sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/synchronizers.sv" Line 5. Module sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/slc3.sv" Line 22. Module slc3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/test_memory.sv" Line 29. Module test_memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sim_1/new/Lab5.1_test" Line 1. Module Lab51_test has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/slc3_testtop.sv" Line 4. Module slc3_testtop_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/synchronizers.sv" Line 5. Module sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/synchronizers.sv" Line 5. Module sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/slc3.sv" Line 22. Module slc3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/reg_16.sv" Line 23. Module reg_16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/provided/srcs/test_memory.sv" Line 29. Module test_memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/corey/UIUC/ECE/ECE385/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.SLC3_2
Compiling module xil_defaultlib.sync
Compiling module xil_defaultlib.nibble_to_hex
Compiling module xil_defaultlib.HexDriver_default
Compiling module xil_defaultlib.Mem2IO
Compiling module xil_defaultlib.ISDU
Compiling module xil_defaultlib.reg_16
Compiling module xil_defaultlib.BUS_MUX
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.mux_2to1_3bit
Compiling module xil_defaultlib.mux_2to1_16bit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux_4to1_16bit
Compiling module xil_defaultlib.NZP
Compiling module xil_defaultlib.BEN
Compiling module xil_defaultlib.slc3
Compiling module xil_defaultlib.memory_parser
Compiling module xil_defaultlib.test_memory
Compiling module xil_defaultlib.slc3_testtop_default
Compiling module xil_defaultlib.Lab51_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab51_test_behav
