{"sha": "16b7b8a32d430c23c3913aa2c04998fadb7cf273", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTZiN2I4YTMyZDQzMGMyM2MzOTEzYWEyYzA0OTk4ZmFkYjdjZjI3Mw==", "commit": {"author": {"name": "Jonathan Wright", "email": "jonathan.wright@arm.com", "date": "2021-01-14T18:38:07Z"}, "committer": {"name": "Jonathan Wright", "email": "jonathan.wright@arm.com", "date": "2021-01-22T23:18:11Z"}, "message": "aarch64: Use RTL builtins for integer mla intrinsics\n\nRewrite integer mla Neon intrinsics to use RTL builtins rather than\ninline assembly code, allowing for better scheduling and optimization.\n\ngcc/Changelog:\n\n2021-01-14  Jonathan Wright  <jonathan.wright@arm.com>\n\n\t* config/aarch64/aarch64-simd-builtins.def: Add mla builtin\n\tgenerator macro.\n\t* config/aarch64/arm_neon.h (vmla_s8): Use RTL builtin rather\n\tthan asm.\n\t(vmla_s16): Likewise.\n\t(vmla_s32): Likewise.\n\t(vmla_u8): Likewise.\n\t(vmla_u16): Likewise.\n\t(vmla_u32): Likewise.\n\t(vmlaq_s8): Likewise.\n\t(vmlaq_s16): Likewise.\n\t(vmlaq_s32): Likewise.\n\t(vmlaq_u8): Likewise.\n\t(vmlaq_u16): Likewise.\n\t(vmlaq_u32): Likewise.", "tree": {"sha": "c180429372b603f494e1b3ab947efc5ee722f804", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/c180429372b603f494e1b3ab947efc5ee722f804"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/16b7b8a32d430c23c3913aa2c04998fadb7cf273", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/16b7b8a32d430c23c3913aa2c04998fadb7cf273", "html_url": "https://github.com/Rust-GCC/gccrs/commit/16b7b8a32d430c23c3913aa2c04998fadb7cf273", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/16b7b8a32d430c23c3913aa2c04998fadb7cf273/comments", "author": {"login": "jwright-arm", "id": 31624044, "node_id": "MDQ6VXNlcjMxNjI0MDQ0", "avatar_url": "https://avatars.githubusercontent.com/u/31624044?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jwright-arm", "html_url": "https://github.com/jwright-arm", "followers_url": "https://api.github.com/users/jwright-arm/followers", "following_url": "https://api.github.com/users/jwright-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jwright-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jwright-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jwright-arm/subscriptions", "organizations_url": "https://api.github.com/users/jwright-arm/orgs", "repos_url": "https://api.github.com/users/jwright-arm/repos", "events_url": "https://api.github.com/users/jwright-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jwright-arm/received_events", "type": "User", "site_admin": false}, "committer": {"login": "jwright-arm", "id": 31624044, "node_id": "MDQ6VXNlcjMxNjI0MDQ0", "avatar_url": "https://avatars.githubusercontent.com/u/31624044?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jwright-arm", "html_url": "https://github.com/jwright-arm", "followers_url": "https://api.github.com/users/jwright-arm/followers", "following_url": "https://api.github.com/users/jwright-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jwright-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jwright-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jwright-arm/subscriptions", "organizations_url": "https://api.github.com/users/jwright-arm/orgs", "repos_url": "https://api.github.com/users/jwright-arm/repos", "events_url": "https://api.github.com/users/jwright-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jwright-arm/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "89100826acec92dfaa6ab8f2646b8053e7dbc67c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/89100826acec92dfaa6ab8f2646b8053e7dbc67c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/89100826acec92dfaa6ab8f2646b8053e7dbc67c"}], "stats": {"total": 99, "additions": 27, "deletions": 72}, "files": [{"sha": "a233156010481f8e0869a0e6ab3315107696eade", "filename": "gcc/config/aarch64/aarch64-simd-builtins.def", "status": "modified", "additions": 3, "deletions": 0, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/16b7b8a32d430c23c3913aa2c04998fadb7cf273/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/16b7b8a32d430c23c3913aa2c04998fadb7cf273/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def?ref=16b7b8a32d430c23c3913aa2c04998fadb7cf273", "patch": "@@ -178,6 +178,9 @@\n   /* Implemented by aarch64_xtn<mode>.  */\n   BUILTIN_VQN (UNOP, xtn, 0, NONE)\n \n+  /* Implemented by aarch64_mla<mode>.  */\n+  BUILTIN_VDQ_BHSI (TERNOP, mla, 0, NONE)\n+\n   /* Implemented by aarch64_<su>mlsl<mode>.  */\n   BUILTIN_VD_BHSI (TERNOP, smlsl, 0, NONE)\n   BUILTIN_VD_BHSI (TERNOPU, umlsl, 0, NONE)"}, {"sha": "15fb34527c6823a3dcb0be29695c78af770fbdae", "filename": "gcc/config/aarch64/arm_neon.h", "status": "modified", "additions": 24, "deletions": 72, "changes": 96, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/16b7b8a32d430c23c3913aa2c04998fadb7cf273/gcc%2Fconfig%2Faarch64%2Farm_neon.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/16b7b8a32d430c23c3913aa2c04998fadb7cf273/gcc%2Fconfig%2Faarch64%2Farm_neon.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Farm_neon.h?ref=16b7b8a32d430c23c3913aa2c04998fadb7cf273", "patch": "@@ -7294,72 +7294,48 @@ __extension__ extern __inline int8x8_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmla_s8 (int8x8_t __a, int8x8_t __b, int8x8_t __c)\n {\n-  int8x8_t __result;\n-  __asm__ (\"mla %0.8b, %2.8b, %3.8b\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"w\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return __builtin_aarch64_mlav8qi (__a, __b, __c);\n }\n \n __extension__ extern __inline int16x4_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmla_s16 (int16x4_t __a, int16x4_t __b, int16x4_t __c)\n {\n-  int16x4_t __result;\n-  __asm__ (\"mla %0.4h, %2.4h, %3.4h\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"w\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return __builtin_aarch64_mlav4hi (__a, __b, __c);\n }\n \n __extension__ extern __inline int32x2_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmla_s32 (int32x2_t __a, int32x2_t __b, int32x2_t __c)\n {\n-  int32x2_t __result;\n-  __asm__ (\"mla %0.2s, %2.2s, %3.2s\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"w\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return __builtin_aarch64_mlav2si (__a, __b, __c);\n }\n \n __extension__ extern __inline uint8x8_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmla_u8 (uint8x8_t __a, uint8x8_t __b, uint8x8_t __c)\n {\n-  uint8x8_t __result;\n-  __asm__ (\"mla %0.8b, %2.8b, %3.8b\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"w\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return (uint8x8_t) __builtin_aarch64_mlav8qi ((int8x8_t) __a,\n+                                                (int8x8_t) __b,\n+                                                (int8x8_t) __c);\n }\n \n __extension__ extern __inline uint16x4_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmla_u16 (uint16x4_t __a, uint16x4_t __b, uint16x4_t __c)\n {\n-  uint16x4_t __result;\n-  __asm__ (\"mla %0.4h, %2.4h, %3.4h\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"w\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return (uint16x4_t) __builtin_aarch64_mlav4hi ((int16x4_t) __a,\n+                                                 (int16x4_t) __b,\n+                                                 (int16x4_t) __c);\n }\n \n __extension__ extern __inline uint32x2_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmla_u32 (uint32x2_t __a, uint32x2_t __b, uint32x2_t __c)\n {\n-  uint32x2_t __result;\n-  __asm__ (\"mla %0.2s, %2.2s, %3.2s\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"w\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return (uint32x2_t) __builtin_aarch64_mlav2si ((int32x2_t) __a,\n+                                                 (int32x2_t) __b,\n+                                                 (int32x2_t) __c);\n }\n \n #define vmlal_high_lane_s16(a, b, c, d)                                 \\\n@@ -7835,72 +7811,48 @@ __extension__ extern __inline int8x16_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmlaq_s8 (int8x16_t __a, int8x16_t __b, int8x16_t __c)\n {\n-  int8x16_t __result;\n-  __asm__ (\"mla %0.16b, %2.16b, %3.16b\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"w\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return __builtin_aarch64_mlav16qi (__a, __b, __c);\n }\n \n __extension__ extern __inline int16x8_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmlaq_s16 (int16x8_t __a, int16x8_t __b, int16x8_t __c)\n {\n-  int16x8_t __result;\n-  __asm__ (\"mla %0.8h, %2.8h, %3.8h\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"w\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return __builtin_aarch64_mlav8hi (__a, __b, __c);\n }\n \n __extension__ extern __inline int32x4_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmlaq_s32 (int32x4_t __a, int32x4_t __b, int32x4_t __c)\n {\n-  int32x4_t __result;\n-  __asm__ (\"mla %0.4s, %2.4s, %3.4s\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"w\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return __builtin_aarch64_mlav4si (__a, __b, __c);\n }\n \n __extension__ extern __inline uint8x16_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmlaq_u8 (uint8x16_t __a, uint8x16_t __b, uint8x16_t __c)\n {\n-  uint8x16_t __result;\n-  __asm__ (\"mla %0.16b, %2.16b, %3.16b\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"w\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return (uint8x16_t) __builtin_aarch64_mlav16qi ((int8x16_t) __a,\n+                                                  (int8x16_t) __b,\n+                                                  (int8x16_t) __c);\n }\n \n __extension__ extern __inline uint16x8_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmlaq_u16 (uint16x8_t __a, uint16x8_t __b, uint16x8_t __c)\n {\n-  uint16x8_t __result;\n-  __asm__ (\"mla %0.8h, %2.8h, %3.8h\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"w\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return (uint16x8_t) __builtin_aarch64_mlav8hi ((int16x8_t) __a,\n+                                                 (int16x8_t) __b,\n+                                                 (int16x8_t) __c);\n }\n \n __extension__ extern __inline uint32x4_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmlaq_u32 (uint32x4_t __a, uint32x4_t __b, uint32x4_t __c)\n {\n-  uint32x4_t __result;\n-  __asm__ (\"mla %0.4s, %2.4s, %3.4s\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"w\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return (uint32x4_t) __builtin_aarch64_mlav4si ((int32x4_t) __a,\n+                                                 (int32x4_t) __b,\n+                                                 (int32x4_t) __c);\n }\n \n __extension__ extern __inline float32x2_t"}]}