
---------- Begin Simulation Statistics ----------
simSeconds                                   0.036319                       # Number of seconds simulated (Second)
simTicks                                  36319305500                       # Number of ticks simulated (Tick)
finalTick                                 36319305500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3764.08                       # Real time elapsed on the host (Second)
hostTickRate                                  9648921                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   10754836                       # Number of bytes of host memory used (Byte)
simInsts                                    360535092                       # Number of instructions simulated (Count)
simOps                                      625545351                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    95783                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     166188                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       145277223                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       43169556                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1823                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      43112235                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2097                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              589411                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           778238                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                275                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          144826195                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.297683                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.083501                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                130638778     90.20%     90.20% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  4114430      2.84%     93.04% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  2794436      1.93%     94.97% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1863148      1.29%     96.26% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  2411258      1.66%     97.93% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   920978      0.64%     98.56% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1152346      0.80%     99.36% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   791077      0.55%     99.90% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   139744      0.10%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            144826195                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  14165      2.11%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      2.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   117      0.02%      2.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      2.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   106      0.02%      2.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   59      0.01%      2.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      2.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      2.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  17      0.00%      2.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      2.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      2.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      2.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           638592     95.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     97.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  2445      0.36%     97.51% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1790      0.27%     97.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             8580      1.28%     99.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite            6341      0.94%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         7151      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     22276350     51.67%     51.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          362      0.00%     51.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2960      0.01%     51.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      3287822      7.63%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          542      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         2655      0.01%     59.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        26733      0.06%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           76      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         6357      0.01%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4704      0.01%     59.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     59.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1825      0.00%     59.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     59.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     59.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      6291750     14.59%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           27      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3015798      7.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           17      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult       255297      0.59%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       327884      0.76%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       113872      0.26%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      6886141     15.97%     98.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite       603912      1.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      43112235                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.296758                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             672214                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.015592                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               189280165                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               22859037                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       22162022                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 42444811                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                20902007                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        20827935                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   22228093                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    21549205                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         43080054                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      7208178                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    32181                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           7924854                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       4705065                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                      716676                       # Number of stores executed (Count)
system.cpu0.numRate                          0.296537                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1956                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         451028                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   23275913                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     42581962                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              6.241526                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         6.241526                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.160217                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.160217                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  31155721                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 15553861                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   27390766                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  17215488                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   29470508                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  12350092                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 17607388                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       7156368                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores       722753                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads        39162                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores        37667                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                4761043                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          4703499                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             9200                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             1492833                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                1489122                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.997514                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  20044                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 6                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          11421                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              6806                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4615                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          898                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         475837                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls           1548                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             9911                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    144756460                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.294163                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.388509                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      136508362     94.30%     94.30% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        1464899      1.01%     95.31% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         723335      0.50%     95.81% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1271434      0.88%     96.69% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         356727      0.25%     96.94% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         279316      0.19%     97.13% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          81531      0.06%     97.19% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          23431      0.02%     97.20% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        4047425      2.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    144756460                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            23275913                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              42581962                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    7769215                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      7071182                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        876                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   4667057                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  20771393                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   29065231                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 9713                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         2211      0.01%      0.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     21949298     51.55%     51.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          312      0.00%     51.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2662      0.01%     51.56% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      3284609      7.71%     59.27% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     59.27% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     59.27% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     59.27% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.27% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     59.27% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     59.27% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     59.27% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         2080      0.00%     59.28% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.28% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        14245      0.03%     59.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           72      0.00%     59.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         4652      0.01%     59.32% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         4097      0.01%     59.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     59.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          932      0.00%     59.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     59.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     59.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      6286526     14.76%     74.10% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           24      0.00%     74.10% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3007927      7.06%     81.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           15      0.00%     81.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult       252669      0.59%     81.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     81.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     81.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       267456      0.63%     82.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite        94991      0.22%     82.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      6803726     15.98%     98.58% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite       603042      1.42%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     42581962                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      4047425                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu00.data      5204715                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          5204715                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu00.data      5204715                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         5204715                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu00.data      2617920                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        2617920                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu00.data      2617920                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       2617920                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu00.data 248447976227                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 248447976227                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu00.data 248447976227                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 248447976227                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu00.data      7822635                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      7822635                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu00.data      7822635                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      7822635                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu00.data     0.334660                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.334660                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu00.data     0.334660                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.334660                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu00.data 94902.814535                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 94902.814535                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu00.data 94902.814535                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 94902.814535                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     18817772                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         7051                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs        50671                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           24                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs    371.371633                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   293.791667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks        83105                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total            83105                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu00.data      2061501                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      2061501                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu00.data      2061501                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      2061501                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu00.data       556419                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       556419                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu00.data       556419                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       556419                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu00.data  85886703475                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  85886703475                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu00.data  85886703475                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  85886703475                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu00.data     0.071129                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.071129                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu00.data     0.071129                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.071129                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu00.data 154356.165902                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 154356.165902                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu00.data 154356.165902                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 154356.165902                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                554862                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu00.data          395                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          395                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu00.data           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu00.data      1643750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total      1643750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu00.data          438                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          438                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu00.data     0.098174                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.098174                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu00.data 38226.744186                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 38226.744186                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu00.data           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu00.data      4198250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      4198250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu00.data     0.098174                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.098174                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu00.data 97633.720930                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 97633.720930                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu00.data          438                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          438                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu00.data          438                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          438                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu00.data      4586354                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        4586354                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu00.data      2538664                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      2538664                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu00.data 225514334250                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 225514334250                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu00.data      7125018                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      7125018                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu00.data     0.356303                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.356303                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu00.data 88831.895142                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 88831.895142                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu00.data      2061489                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      2061489                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu00.data       477175                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       477175                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu00.data  62993383250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  62993383250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu00.data     0.066972                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.066972                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu00.data 132013.167601                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 132013.167601                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu00.data       618361                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total        618361                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu00.data        79256                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total        79256                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu00.data  22933641977                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  22933641977                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu00.data       697617                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total       697617                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu00.data     0.113610                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.113610                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu00.data 289361.587476                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 289361.587476                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu00.data           12                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           12                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu00.data        79244                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        79244                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu00.data  22893320225                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  22893320225                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu00.data     0.113592                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.113592                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu00.data 288896.575451                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 288896.575451                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1022.004323                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             5762012                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            556323                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             10.357314                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             153000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu00.data  1022.004323                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu00.data     0.998051                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.998051                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          142                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          881                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          16203345                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         16203345                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 2962369                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            135794408                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4363001                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              1693179                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 13238                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             1485397                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1361                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              43268072                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 6574                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           3894966                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      23673655                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    4761043                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           1515972                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    140899785                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  29162                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                2178                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        14616                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  3761854                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3437                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         144826195                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.299478                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.439089                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               137796530     95.15%     95.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  480577      0.33%     95.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  218223      0.15%     95.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1347051      0.93%     96.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                   70274      0.05%     96.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  185565      0.13%     96.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  185020      0.13%     96.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  248631      0.17%     97.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 4294324      2.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           144826195                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.032772                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.162955                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu00.inst      3758368                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          3758368                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu00.inst      3758368                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         3758368                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu00.inst         3485                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3485                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu00.inst         3485                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3485                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu00.inst    244357248                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    244357248                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu00.inst    244357248                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    244357248                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu00.inst      3761853                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      3761853                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu00.inst      3761853                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      3761853                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu00.inst     0.000926                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000926                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu00.inst     0.000926                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000926                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu00.inst 70116.857389                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 70116.857389                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu00.inst 70116.857389                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 70116.857389                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1562                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           16                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     97.625000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2223                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2223                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu00.inst          748                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          748                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu00.inst          748                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          748                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu00.inst         2737                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2737                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu00.inst         2737                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2737                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu00.inst    197840249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    197840249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu00.inst    197840249                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    197840249                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu00.inst     0.000728                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000728                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu00.inst     0.000728                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000728                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu00.inst 72283.613080                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 72283.613080                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu00.inst 72283.613080                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 72283.613080                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2223                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu00.inst      3758368                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        3758368                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu00.inst         3485                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3485                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu00.inst    244357248                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    244357248                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu00.inst      3761853                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      3761853                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu00.inst     0.000926                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000926                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu00.inst 70116.857389                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 70116.857389                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu00.inst          748                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          748                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu00.inst         2737                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2737                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu00.inst    197840249                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    197840249                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu00.inst     0.000728                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000728                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu00.inst 72283.613080                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 72283.613080                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          511.511297                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             3761104                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2736                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1374.672515                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              80000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu00.inst   511.511297                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu00.inst     0.999046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.999046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          111                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           68                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          332                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           7526442                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          7526442                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    13238                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  30791862                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                12131598                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              43171379                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1074                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 7156368                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                 722753                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  768                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   257673                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                11862032                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           266                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2827                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         8623                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               11450                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                42999603                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               42989957                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 31236433                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 51643262                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.295917                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.604850                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      13916                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  85186                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  69                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                266                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 24720                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  30                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 29413                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           7071182                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean           133.804847                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          326.585108                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               4403513     62.27%     62.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              125921      1.78%     64.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              140588      1.99%     66.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              264906      3.75%     69.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49               16411      0.23%     70.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               16171      0.23%     70.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               13235      0.19%     70.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                8367      0.12%     70.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                5905      0.08%     70.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                6602      0.09%     70.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109              6980      0.10%     70.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119              5487      0.08%     70.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129              5119      0.07%     70.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139              6084      0.09%     71.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149              5537      0.08%     71.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159              4574      0.06%     71.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169              4579      0.06%     71.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179              3745      0.05%     71.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189              3329      0.05%     71.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199              3500      0.05%     71.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              4069      0.06%     71.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219              7777      0.11%     71.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229              3400      0.05%     71.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239              7735      0.11%     71.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249            125484      1.77%     73.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259            121156      1.71%     75.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269            245302      3.47%     78.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            248840      3.52%     82.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289            249161      3.52%     85.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            248016      3.51%     89.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          759689     10.74%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            7410                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             7071182                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                7140146                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                 716710                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     8469                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     2332                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                3764032                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     2438                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 13238                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 3605957                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               52434848                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          8268                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  5134070                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             83629814                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              43230434                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              2139409                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               6285739                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               2323084                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              77499104                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           56751917                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  126962431                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                31351461                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 27409729                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             55722182                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 1029726                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    257                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                245                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 11308045                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       183726469                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       86185588                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                23275913                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  42581962                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2853                       # Number of system calls (Count)
system.cpu1.numCycles                       100309038                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       19177241                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     208                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      19248836                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   105                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               18141                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            20248                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 55                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          100278025                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.191955                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             0.979606                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 95437244     95.17%     95.17% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   938772      0.94%     96.11% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   763819      0.76%     96.87% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   499176      0.50%     97.37% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   222104      0.22%     97.59% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  1115629      1.11%     98.70% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   295097      0.29%     99.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  1001717      1.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                     4467      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            100278025                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   2216      6.79%      6.79% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      6.79% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      6.79% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      6.79% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      6.79% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      6.79% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      6.79% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      6.79% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      6.79% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      6.79% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      6.79% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     2      0.01%      6.79% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      6.79% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%      6.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      6.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     6      0.02%      6.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      6.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      6.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      6.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      6.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      6.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      6.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      6.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            14344     43.94%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     50.76% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   173      0.53%     51.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   45      0.14%     51.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             9850     30.17%     81.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite            6008     18.40%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          203      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     15756568     81.86%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           18      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          235      0.00%     81.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       281324      1.46%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           42      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           41      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu          119      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          106      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           38      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           29      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     83.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd       281250      1.46%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult       250000      1.30%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      1196744      6.22%     92.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite        32185      0.17%     92.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead       856049      4.45%     96.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite       593885      3.09%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      19248836                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.191895                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              32645                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.001696                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               133252414                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               16505867                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       16484707                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                  5556033                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 2689730                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         2688313                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   16488168                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     2793110                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         19248504                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      2052745                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      332                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           2678776                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       2652497                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                      626031                       # Number of stores executed (Count)
system.cpu1.numRate                          0.191892                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            140                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          31013                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1293059                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   11085403                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     19159241                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              9.048750                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         9.048750                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.110513                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.110513                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  18160985                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                  9953913                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                    3188463                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   2094363                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   13262058                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   8219466                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                  8234845                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       1978340                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores       626348                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads        31864                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        31514                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                2654394                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          2653348                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              259                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             1458133                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                1457982                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999896                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    217                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            328                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                38                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             290                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           32                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts          16471                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            153                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              203                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    100275708                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.191066                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.011393                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0       95798894     95.54%     95.54% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         993756      0.99%     96.53% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         174211      0.17%     96.70% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         583182      0.58%     97.28% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         396291      0.40%     97.68% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        1003077      1.00%     98.68% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          72760      0.07%     98.75% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         997888      1.00%     99.75% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         255649      0.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    100275708                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            11085403                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              19159241                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    2602046                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      1976390                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         90                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   2650924                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                   2687928                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   16652682                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  124                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass           63      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     15744184     82.18%     82.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           18      0.00%     82.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          224      0.00%     82.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       281279      1.47%     83.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     83.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     83.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     83.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     83.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     83.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     83.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           26      0.00%     83.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           34      0.00%     83.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     83.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           52      0.00%     83.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           26      0.00%     83.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     83.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     83.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     83.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     83.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd       281250      1.47%     85.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult       250000      1.30%     86.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     86.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     86.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      1195000      6.24%     92.66% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite        31826      0.17%     92.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead       781390      4.08%     96.90% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite       593830      3.10%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     19159241                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       255649                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu01.data      2003694                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          2003694                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu01.data      2003694                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         2003694                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu01.data       599772                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         599772                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu01.data       599772                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        599772                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu01.data 132004745731                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 132004745731                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu01.data 132004745731                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 132004745731                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu01.data      2603466                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      2603466                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu01.data      2603466                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      2603466                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu01.data     0.230374                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.230374                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu01.data     0.230374                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.230374                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu01.data 220091.544339                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 220091.544339                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu01.data 220091.544339                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 220091.544339                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     20357762                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         4344                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs        52312                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs    389.160460                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets   167.076923                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        78068                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            78068                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu01.data       427419                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       427419                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu01.data       427419                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       427419                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu01.data       172353                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       172353                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu01.data       172353                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       172353                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu01.data  58222193231                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  58222193231                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu01.data  58222193231                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  58222193231                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu01.data     0.066201                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.066201                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu01.data     0.066201                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.066201                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu01.data 337807.831781                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 337807.831781                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu01.data 337807.831781                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 337807.831781                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                171201                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu01.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu01.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu01.data      2676250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      2676250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu01.data           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu01.data     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu01.data 63720.238095                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 63720.238095                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu01.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu01.data      5409250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      5409250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu01.data     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu01.data 128791.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 128791.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu01.data           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu01.data           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu01.data      1452374                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        1452374                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu01.data       525481                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       525481                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu01.data 109550558000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 109550558000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu01.data      1977855                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      1977855                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu01.data     0.265682                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.265682                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu01.data 208476.725134                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 208476.725134                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu01.data       427419                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       427419                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu01.data        98062                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total        98062                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu01.data  35805151000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  35805151000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu01.data     0.049580                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.049580                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu01.data 365127.684526                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 365127.684526                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu01.data       551320                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total        551320                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu01.data        74291                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        74291                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu01.data  22454187731                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  22454187731                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu01.data       625611                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total       625611                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu01.data     0.118750                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118750                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu01.data 302246.405769                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 302246.405769                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu01.data        74291                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        74291                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu01.data  22417042231                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  22417042231                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu01.data     0.118750                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.118750                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu01.data 301746.405769                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 301746.405769                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1010.582030                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             2176153                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            172367                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             12.625114                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          323351000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu01.data  1010.582030                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu01.data     0.986897                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.986897                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses           5379479                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses          5379479                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                  585657                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             96490356                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  2806182                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               395598                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   232                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             1457752                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   57                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              19179407                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  305                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles            750461                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      11098786                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    2654394                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           1458237                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     99527208                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    576                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles           66                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                   739871                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                   92                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         100278025                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.191313                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.112248                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                96772429     96.50%     96.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  388189      0.39%     96.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                   71843      0.07%     96.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  255263      0.25%     97.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 1033631      1.03%     98.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                   33550      0.03%     98.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                   50015      0.05%     98.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  100359      0.10%     98.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 1572746      1.57%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           100278025                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.026462                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.110646                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu01.inst       739708                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total           739708                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu01.inst       739708                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total          739708                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu01.inst          163                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            163                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu01.inst          163                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           163                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu01.inst     16205500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     16205500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu01.inst     16205500                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     16205500                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu01.inst       739871                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total       739871                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu01.inst       739871                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total       739871                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu01.inst     0.000220                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000220                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu01.inst     0.000220                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000220                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu01.inst 99420.245399                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 99420.245399                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu01.inst 99420.245399                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 99420.245399                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs           47                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs            47                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu01.inst           33                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           33                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu01.inst           33                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           33                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu01.inst          130                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          130                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu01.inst          130                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          130                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu01.inst     13797500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     13797500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu01.inst     13797500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     13797500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu01.inst     0.000176                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000176                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu01.inst     0.000176                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000176                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu01.inst 106134.615385                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 106134.615385                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu01.inst 106134.615385                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 106134.615385                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     2                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu01.inst       739708                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total         739708                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu01.inst          163                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          163                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu01.inst     16205500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     16205500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu01.inst       739871                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total       739871                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu01.inst     0.000220                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000220                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu01.inst 99420.245399                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 99420.245399                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu01.inst           33                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           33                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu01.inst          130                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          130                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu01.inst     13797500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     13797500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu01.inst     0.000176                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000176                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu01.inst 106134.615385                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 106134.615385                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          122.338226                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs              739838                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               130                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           5691.061538                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          323331000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu01.inst   122.338226                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu01.inst     0.238942                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.238942                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          128                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.250000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           1479872                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          1479872                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      232                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   2309094                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                12115054                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              19177449                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 1978340                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                 626348                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   82                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     4842                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                12099314                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           146                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          161                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 307                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                19173149                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               19173020                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 14062070                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 19192173                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.191140                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.732698                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        129                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                   1942                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  7                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   692                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 30733                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           1976390                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean           240.472708                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          603.192266                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1435823     72.65%     72.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                4696      0.24%     72.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               14510      0.73%     73.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39               18875      0.96%     74.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49               11278      0.57%     75.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                7022      0.36%     75.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                8401      0.43%     75.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                8234      0.42%     76.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                5604      0.28%     76.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                6263      0.32%     76.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109              6753      0.34%     77.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119              5188      0.26%     77.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129              4836      0.24%     77.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139              5772      0.29%     78.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149              5214      0.26%     78.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159              4106      0.21%     78.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              3721      0.19%     78.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              3154      0.16%     78.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189              3007      0.15%     79.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199              3296      0.17%     79.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209              3848      0.19%     79.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219              3367      0.17%     79.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229              3133      0.16%     79.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239              3459      0.18%     79.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249              2926      0.15%     80.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259              2627      0.13%     80.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269              2762      0.14%     80.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279              3072      0.16%     80.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289              3228      0.16%     80.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299              3498      0.18%     80.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          378717     19.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            8486                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             1976390                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                1978044                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                 626031                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     1698                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                 739877                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       27                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  10918781250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  10918781250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  10918781250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  25400524250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  10918781250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   232                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                  716041                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               20298773                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles          1047                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  3048117                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             76213815                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              19178515                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                68059                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               4117703                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents               1552157                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents              74400880                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           35258962                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   64703408                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                18019198                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  3189457                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             35226160                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   32673                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     20                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  2125670                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       119195472                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       38353934                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                11085403                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  19159241                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                      100236194                       # Number of cpu cycles simulated (Cycle)
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                      20838140                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                    190                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                     20914632                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                   82                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined              15436                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined           16151                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved                61                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples         100207199                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             0.208714                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.008165                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                94750811     94.55%     94.55% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                 1119978      1.12%     95.67% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                  921010      0.92%     96.59% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                  659685      0.66%     97.25% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                  229848      0.23%     97.48% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                 1085200      1.08%     98.56% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                  460572      0.46%     99.02% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                  976005      0.97%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                    4090      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total           100207199                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                  2145      6.42%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                    0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                    0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                  0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd           14153     42.37%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     48.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                  160      0.48%     49.27% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                  33      0.10%     49.37% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead            9425     28.21%     77.58% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite           7489     22.42%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu     17281133     82.63%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult           18      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv          204      0.00%     82.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd       281301      1.34%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     83.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd       281250      1.34%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult       250002      1.20%     86.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     86.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     86.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead      1335024      6.38%     92.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite        31773      0.15%     93.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead       860010      4.11%     97.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite       593767      2.84%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total     20914632                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       0.208653                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                             33405                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.001597                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads              136506160                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites              18165617                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses      18147067                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                 5563790                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                2688152                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses        2687616                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                  18150461                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                    2797426                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numInsts                        20914346                       # Number of executed instructions (Count)
system.cpu10.numLoadInsts                     2194995                       # Number of load instructions executed (Count)
system.cpu10.numSquashedInsts                     286                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu10.numRefs                          2820508                       # Number of memory reference insts executed (Count)
system.cpu10.numBranches                      2929976                       # Number of branches executed (Count)
system.cpu10.numStoreInsts                     625513                       # Number of stores executed (Count)
system.cpu10.numRate                         0.208651                       # Inst execution rate ((Count/Cycle))
system.cpu10.timesIdled                            84                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                         28995                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.quiesceCycles                    1367063                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu10.committedInsts                  12056266                       # Number of Instructions Simulated (Count)
system.cpu10.committedOps                    20822827                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.cpi                             8.314033                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu10.totalCpi                        8.314033                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu10.ipc                             0.120279                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu10.totalIpc                        0.120279                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu10.intRegfileReads                 19691019                       # Number of integer regfile reads (Count)
system.cpu10.intRegfileWrites                10922564                       # Number of integer regfile writes (Count)
system.cpu10.fpRegfileReads                   3187570                       # Number of floating regfile reads (Count)
system.cpu10.fpRegfileWrites                  2093856                       # Number of floating regfile writes (Count)
system.cpu10.ccRegfileReads                  14648692                       # number of cc regfile reads (Count)
system.cpu10.ccRegfileWrites                  9051583                       # number of cc regfile writes (Count)
system.cpu10.miscRegfileReads                 8931457                       # number of misc regfile reads (Count)
system.cpu10.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu10.MemDepUnit__0.insertedLoads      2116342                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores       625811                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads        31856                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores        31512                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups               2931641                       # Number of BP lookups (Count)
system.cpu10.branchPred.condPredicted         2930658                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condIncorrect             189                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.BTBLookups            1596896                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBHits               1596824                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.999955                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.RASUsed                   205                       # Number of times the RAS was used to get a target. (Count)
system.cpu10.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu10.branchPred.indirectLookups           318                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses            282                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu10.commit.commitSquashedInsts         13762                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts             147                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples    100205360                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     0.207802                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     1.028633                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0      94966646     94.77%     94.77% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1       1315465      1.31%     96.08% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2        172213      0.17%     96.26% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3        913012      0.91%     97.17% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4        557841      0.56%     97.72% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5        976869      0.97%     98.70% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6         73474      0.07%     98.77% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7        971373      0.97%     99.74% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8        258467      0.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total    100205360                       # Number of insts commited each cycle (Count)
system.cpu10.commit.instsCommitted           12056266                       # Number of instructions committed (Count)
system.cpu10.commit.opsCommitted             20822827                       # Number of ops (including micro ops) committed (Count)
system.cpu10.commit.memRefs                   2740074                       # Number of memory references committed (Count)
system.cpu10.commit.loads                     2114712                       # Number of loads committed (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu10.commit.branches                  2928476                       # Number of branches committed (Count)
system.cpu10.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu10.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu10.commit.integer                  18177516                       # Number of committed integer instructions. (Count)
system.cpu10.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu     17269987     82.94%     82.94% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult           18      0.00%     82.94% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv          198      0.00%     82.94% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd       281260      1.35%     84.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     84.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd       281250      1.35%     85.64% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.64% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.64% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.64% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.64% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.64% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult       250000      1.20%     86.84% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.84% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.84% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.84% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.84% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.84% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.84% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.84% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     86.84% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     86.84% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.84% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.84% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.84% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.84% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.84% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.84% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.84% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead      1333444      6.40%     93.24% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite        31604      0.15%     93.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead       781268      3.75%     97.15% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite       593758      2.85%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total     20822827                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples       258467                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.dcache.demandHits::cpu10.data      2127641                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.demandHits::total         2127641                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.overallHits::cpu10.data      2127641                       # number of overall hits (Count)
system.cpu10.dcache.overallHits::total        2127641                       # number of overall hits (Count)
system.cpu10.dcache.demandMisses::cpu10.data       613656                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.demandMisses::total        613656                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.overallMisses::cpu10.data       613656                       # number of overall misses (Count)
system.cpu10.dcache.overallMisses::total       613656                       # number of overall misses (Count)
system.cpu10.dcache.demandMissLatency::cpu10.data 131714494453                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.dcache.demandMissLatency::total 131714494453                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.dcache.overallMissLatency::cpu10.data 131714494453                       # number of overall miss ticks (Tick)
system.cpu10.dcache.overallMissLatency::total 131714494453                       # number of overall miss ticks (Tick)
system.cpu10.dcache.demandAccesses::cpu10.data      2741297                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.demandAccesses::total      2741297                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::cpu10.data      2741297                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::total      2741297                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.demandMissRate::cpu10.data     0.223856                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.demandMissRate::total     0.223856                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.overallMissRate::cpu10.data     0.223856                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.overallMissRate::total     0.223856                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.demandAvgMissLatency::cpu10.data 214638.974365                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.dcache.demandAvgMissLatency::total 214638.974365                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.dcache.overallAvgMissLatency::cpu10.data 214638.974365                       # average overall miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMissLatency::total 214638.974365                       # average overall miss latency ((Tick/Count))
system.cpu10.dcache.blockedCycles::no_mshrs     19505139                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCycles::no_targets         7765                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCauses::no_mshrs        52033                       # number of times access was blocked (Count)
system.cpu10.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu10.dcache.avgBlocked::no_mshrs   374.860934                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.avgBlocked::no_targets   298.653846                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.writebacks::writebacks        78040                       # number of writebacks (Count)
system.cpu10.dcache.writebacks::total           78040                       # number of writebacks (Count)
system.cpu10.dcache.demandMshrHits::cpu10.data       441445                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.dcache.demandMshrHits::total       441445                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.dcache.overallMshrHits::cpu10.data       441445                       # number of overall MSHR hits (Count)
system.cpu10.dcache.overallMshrHits::total       441445                       # number of overall MSHR hits (Count)
system.cpu10.dcache.demandMshrMisses::cpu10.data       172211                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.dcache.demandMshrMisses::total       172211                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.dcache.overallMshrMisses::cpu10.data       172211                       # number of overall MSHR misses (Count)
system.cpu10.dcache.overallMshrMisses::total       172211                       # number of overall MSHR misses (Count)
system.cpu10.dcache.demandMshrMissLatency::cpu10.data  57938233453                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.dcache.demandMshrMissLatency::total  57938233453                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.dcache.overallMshrMissLatency::cpu10.data  57938233453                       # number of overall MSHR miss ticks (Tick)
system.cpu10.dcache.overallMshrMissLatency::total  57938233453                       # number of overall MSHR miss ticks (Tick)
system.cpu10.dcache.demandMshrMissRate::cpu10.data     0.062821                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.dcache.demandMshrMissRate::total     0.062821                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.dcache.overallMshrMissRate::cpu10.data     0.062821                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.dcache.overallMshrMissRate::total     0.062821                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.dcache.demandAvgMshrMissLatency::cpu10.data 336437.471782                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.demandAvgMshrMissLatency::total 336437.471782                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMshrMissLatency::cpu10.data 336437.471782                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMshrMissLatency::total 336437.471782                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.replacements               171085                       # number of replacements (Count)
system.cpu10.dcache.LockedRMWReadReq.hits::cpu10.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu10.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu10.dcache.LockedRMWReadReq.misses::cpu10.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu10.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu10.dcache.LockedRMWReadReq.missLatency::cpu10.data      3950500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.missLatency::total      3950500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.accesses::cpu10.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWReadReq.missRate::cpu10.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.avgMissLatency::cpu10.data 94059.523810                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.avgMissLatency::total 94059.523810                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.mshrMisses::cpu10.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu10.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu10.dcache.LockedRMWReadReq.mshrMissLatency::cpu10.data      7954250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.mshrMissLatency::total      7954250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.mshrMissRate::cpu10.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu10.data 189386.904762                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.avgMshrMissLatency::total 189386.904762                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWWriteReq.hits::cpu10.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu10.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu10.dcache.LockedRMWWriteReq.accesses::cpu10.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.hits::cpu10.data      1576570                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.hits::total       1576570                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.misses::cpu10.data       539408                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.misses::total       539408                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.missLatency::cpu10.data 109645780500                       # number of ReadReq miss ticks (Tick)
system.cpu10.dcache.ReadReq.missLatency::total 109645780500                       # number of ReadReq miss ticks (Tick)
system.cpu10.dcache.ReadReq.accesses::cpu10.data      2115978                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.accesses::total      2115978                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.missRate::cpu10.data     0.254921                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.missRate::total     0.254921                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.avgMissLatency::cpu10.data 203270.586458                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.avgMissLatency::total 203270.586458                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.mshrHits::cpu10.data       441445                       # number of ReadReq MSHR hits (Count)
system.cpu10.dcache.ReadReq.mshrHits::total       441445                       # number of ReadReq MSHR hits (Count)
system.cpu10.dcache.ReadReq.mshrMisses::cpu10.data        97963                       # number of ReadReq MSHR misses (Count)
system.cpu10.dcache.ReadReq.mshrMisses::total        97963                       # number of ReadReq MSHR misses (Count)
system.cpu10.dcache.ReadReq.mshrMissLatency::cpu10.data  35906643500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.ReadReq.mshrMissLatency::total  35906643500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.ReadReq.mshrMissRate::cpu10.data     0.046297                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.mshrMissRate::total     0.046297                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.avgMshrMissLatency::cpu10.data 366532.706226                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.avgMshrMissLatency::total 366532.706226                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.hits::cpu10.data       551071                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.hits::total       551071                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.misses::cpu10.data        74248                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.misses::total        74248                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.missLatency::cpu10.data  22068713953                       # number of WriteReq miss ticks (Tick)
system.cpu10.dcache.WriteReq.missLatency::total  22068713953                       # number of WriteReq miss ticks (Tick)
system.cpu10.dcache.WriteReq.accesses::cpu10.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.missRate::cpu10.data     0.118736                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.missRate::total     0.118736                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.avgMissLatency::cpu10.data 297229.742929                       # average WriteReq miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.avgMissLatency::total 297229.742929                       # average WriteReq miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.mshrMisses::cpu10.data        74248                       # number of WriteReq MSHR misses (Count)
system.cpu10.dcache.WriteReq.mshrMisses::total        74248                       # number of WriteReq MSHR misses (Count)
system.cpu10.dcache.WriteReq.mshrMissLatency::cpu10.data  22031589953                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu10.dcache.WriteReq.mshrMissLatency::total  22031589953                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu10.dcache.WriteReq.mshrMissRate::cpu10.data     0.118736                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.mshrMissRate::total     0.118736                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.avgMshrMissLatency::cpu10.data 296729.742929                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.avgMshrMissLatency::total 296729.742929                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dcache.tags.tagsInUse        1010.039853                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dcache.tags.totalRefs            2299938                       # Total number of references to valid blocks. (Count)
system.cpu10.dcache.tags.sampledRefs           172250                       # Sample count of references to valid blocks. (Count)
system.cpu10.dcache.tags.avgRefs            13.352325                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dcache.tags.warmupTick         341852000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dcache.tags.occupancies::cpu10.data  1010.039853                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.dcache.tags.avgOccs::cpu10.data     0.986367                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.avgOccs::total      0.986367                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu10.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu10.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.dcache.tags.tagAccesses          5655016                       # Number of tag accesses (Count)
system.cpu10.dcache.tags.dataAccesses         5655016                       # Number of data accesses (Count)
system.cpu10.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.decode.idleCycles                 910458                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles            95653192                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                 3246779                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles              396597                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                  173                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved            1596580                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                  43                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts             20839779                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu10.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.fetch.icacheStallCycles          1073945                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu10.fetch.insts                     12067358                       # Number of instructions fetch has processed (Count)
system.cpu10.fetch.branches                   2931641                       # Number of branches that fetch encountered (Count)
system.cpu10.fetch.predictedBranches          1597065                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                    99132962                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                   430                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.cacheLines                 1069064                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                  56                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples        100207199                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            0.208006                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           1.153603                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0               96254971     96.06%     96.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                 552688      0.55%     96.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                  75363      0.08%     96.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                 422522      0.42%     97.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                1010599      1.01%     98.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                  35513      0.04%     98.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                  48105      0.05%     98.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                  95375      0.10%     98.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8                1712063      1.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total          100207199                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.branchRate                0.029247                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetch.rate                      0.120389                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.icache.demandHits::cpu10.inst      1068981                       # number of demand (read+write) hits (Count)
system.cpu10.icache.demandHits::total         1068981                       # number of demand (read+write) hits (Count)
system.cpu10.icache.overallHits::cpu10.inst      1068981                       # number of overall hits (Count)
system.cpu10.icache.overallHits::total        1068981                       # number of overall hits (Count)
system.cpu10.icache.demandMisses::cpu10.inst           83                       # number of demand (read+write) misses (Count)
system.cpu10.icache.demandMisses::total            83                       # number of demand (read+write) misses (Count)
system.cpu10.icache.overallMisses::cpu10.inst           83                       # number of overall misses (Count)
system.cpu10.icache.overallMisses::total           83                       # number of overall misses (Count)
system.cpu10.icache.demandMissLatency::cpu10.inst     11870000                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.icache.demandMissLatency::total     11870000                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.icache.overallMissLatency::cpu10.inst     11870000                       # number of overall miss ticks (Tick)
system.cpu10.icache.overallMissLatency::total     11870000                       # number of overall miss ticks (Tick)
system.cpu10.icache.demandAccesses::cpu10.inst      1069064                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.demandAccesses::total      1069064                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::cpu10.inst      1069064                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::total      1069064                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.demandMissRate::cpu10.inst     0.000078                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.demandMissRate::total     0.000078                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.overallMissRate::cpu10.inst     0.000078                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.overallMissRate::total     0.000078                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.demandAvgMissLatency::cpu10.inst 143012.048193                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.icache.demandAvgMissLatency::total 143012.048193                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.icache.overallAvgMissLatency::cpu10.inst 143012.048193                       # average overall miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMissLatency::total 143012.048193                       # average overall miss latency ((Tick/Count))
system.cpu10.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.demandMshrHits::cpu10.inst           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.icache.demandMshrHits::total           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.icache.overallMshrHits::cpu10.inst           17                       # number of overall MSHR hits (Count)
system.cpu10.icache.overallMshrHits::total           17                       # number of overall MSHR hits (Count)
system.cpu10.icache.demandMshrMisses::cpu10.inst           66                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.icache.demandMshrMisses::total           66                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.icache.overallMshrMisses::cpu10.inst           66                       # number of overall MSHR misses (Count)
system.cpu10.icache.overallMshrMisses::total           66                       # number of overall MSHR misses (Count)
system.cpu10.icache.demandMshrMissLatency::cpu10.inst     10295250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.icache.demandMshrMissLatency::total     10295250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.icache.overallMshrMissLatency::cpu10.inst     10295250                       # number of overall MSHR miss ticks (Tick)
system.cpu10.icache.overallMshrMissLatency::total     10295250                       # number of overall MSHR miss ticks (Tick)
system.cpu10.icache.demandMshrMissRate::cpu10.inst     0.000062                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.icache.demandMshrMissRate::total     0.000062                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.icache.overallMshrMissRate::cpu10.inst     0.000062                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.icache.overallMshrMissRate::total     0.000062                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.icache.demandAvgMshrMissLatency::cpu10.inst 155988.636364                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.demandAvgMshrMissLatency::total 155988.636364                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMshrMissLatency::cpu10.inst 155988.636364                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMshrMissLatency::total 155988.636364                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.replacements                    0                       # number of replacements (Count)
system.cpu10.icache.ReadReq.hits::cpu10.inst      1068981                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.hits::total       1068981                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.misses::cpu10.inst           83                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.misses::total           83                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.missLatency::cpu10.inst     11870000                       # number of ReadReq miss ticks (Tick)
system.cpu10.icache.ReadReq.missLatency::total     11870000                       # number of ReadReq miss ticks (Tick)
system.cpu10.icache.ReadReq.accesses::cpu10.inst      1069064                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.accesses::total      1069064                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.missRate::cpu10.inst     0.000078                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.missRate::total     0.000078                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.avgMissLatency::cpu10.inst 143012.048193                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.avgMissLatency::total 143012.048193                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.mshrHits::cpu10.inst           17                       # number of ReadReq MSHR hits (Count)
system.cpu10.icache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu10.icache.ReadReq.mshrMisses::cpu10.inst           66                       # number of ReadReq MSHR misses (Count)
system.cpu10.icache.ReadReq.mshrMisses::total           66                       # number of ReadReq MSHR misses (Count)
system.cpu10.icache.ReadReq.mshrMissLatency::cpu10.inst     10295250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.icache.ReadReq.mshrMissLatency::total     10295250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.icache.ReadReq.mshrMissRate::cpu10.inst     0.000062                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.mshrMissRate::total     0.000062                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.avgMshrMissLatency::cpu10.inst 155988.636364                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.avgMshrMissLatency::total 155988.636364                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.icache.tags.tagsInUse          57.981864                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.icache.tags.totalRefs            1069047                       # Total number of references to valid blocks. (Count)
system.cpu10.icache.tags.sampledRefs               66                       # Sample count of references to valid blocks. (Count)
system.cpu10.icache.tags.avgRefs         16197.681818                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.icache.tags.warmupTick         341833000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.icache.tags.occupancies::cpu10.inst    57.981864                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.icache.tags.avgOccs::cpu10.inst     0.113246                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.avgOccs::total      0.113246                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.occupanciesTaskId::1024           66                       # Occupied blocks per task id (Count)
system.cpu10.icache.tags.ageTaskId_1024::4           66                       # Occupied blocks per task id, per block age (Count)
system.cpu10.icache.tags.ratioOccsTaskId::1024     0.128906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.icache.tags.tagAccesses          2138194                       # Number of tag accesses (Count)
system.cpu10.icache.tags.dataAccesses         2138194                       # Number of data accesses (Count)
system.cpu10.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                     173                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                  2909122                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles               10659532                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts             20838330                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                2116342                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                625811                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                  64                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                    5544                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents               10640975                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect          123                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts                265                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit               20834780                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount              20834683                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                15293684                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                20663717                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      0.207856                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.740123                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu10.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                  1622                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                  449                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                33660                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples          2114712                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean          225.830664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev         571.932293                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9              1560304     73.78%     73.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19               4741      0.22%     74.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29              14367      0.68%     74.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39              18800      0.89%     75.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49              11640      0.55%     76.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59               7068      0.33%     76.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69               8324      0.39%     76.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79               7854      0.37%     77.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89               5501      0.26%     77.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99               6329      0.30%     77.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109             6758      0.32%     78.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119             5187      0.25%     78.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129             5072      0.24%     78.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139             5782      0.27%     78.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149             5188      0.25%     79.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159             4192      0.20%     79.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169             3941      0.19%     79.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179             3638      0.17%     79.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189             3047      0.14%     79.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199             3489      0.16%     79.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209             3901      0.18%     80.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219             3269      0.15%     80.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229             3177      0.15%     80.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239             3370      0.16%     80.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249             2777      0.13%     80.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259             2579      0.12%     80.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269             2879      0.14%     81.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279             3028      0.14%     81.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289             3290      0.16%     81.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299             3675      0.17%     81.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows         391545     18.52%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           7894                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total            2114712                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses               2116083                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                625513                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses               1069076                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                      25                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu10.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::mean  10918491250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::min_value  10918491250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::max_value  10918491250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON  25400814250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::CLK_GATED  10918491250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                  173                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                1041429                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles              18816459                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                 3490076                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles            76858783                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts             20839137                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents               67889                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents              3859017                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents               892934                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents             75693172                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.renamedOperands          38582467                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                  70516220                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups               19539334                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                 3187944                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps            38554613                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                  27725                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                 2136035                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                      120783183                       # The number of ROB reads (Count)
system.cpu10.rob.writes                      41675205                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts               12056266                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                 20822827                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                      100226474                       # Number of cpu cycles simulated (Cycle)
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                      17714681                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                    202                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                     17778523                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                   81                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined              15464                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined           16380                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved                73                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples         100199032                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             0.177432                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            0.947143                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                95779982     95.59%     95.59% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                  855536      0.85%     96.44% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                  675697      0.67%     97.12% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                  400322      0.40%     97.52% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                  227855      0.23%     97.74% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                 1080448      1.08%     98.82% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                  201546      0.20%     99.02% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                  973477      0.97%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                    4169      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total           100199032                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                  2106      7.05%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                    0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                    0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                  0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%      7.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd           13749     46.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     53.05% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                  146      0.49%     53.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                  29      0.10%     53.64% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead            7986     26.72%     80.36% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite           5871     19.64%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass          148      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu     14417956     81.10%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult           18      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv          201      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd       281296      1.58%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd       281250      1.58%     84.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult       250001      1.41%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead      1074686      6.04%     91.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite        31788      0.18%     91.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead       847414      4.77%     96.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite       593765      3.34%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total     17778523                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       0.177384                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                             29887                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.001681                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads              130250935                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites              15042300                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses      15023599                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                 5535111                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                2688050                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses        2687601                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                  15026903                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                    2781359                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numInsts                        17778234                       # Number of executed instructions (Count)
system.cpu11.numLoadInsts                     1922070                       # Number of load instructions executed (Count)
system.cpu11.numSquashedInsts                     289                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu11.numRefs                          2547589                       # Number of memory reference insts executed (Count)
system.cpu11.numBranches                      2409398                       # Number of branches executed (Count)
system.cpu11.numStoreInsts                     625519                       # Number of stores executed (Count)
system.cpu11.numRate                         0.177381                       # Inst execution rate ((Count/Cycle))
system.cpu11.timesIdled                            85                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                         27442                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.quiesceCycles                    1375235                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu11.committedInsts                  10234215                       # Number of Instructions Simulated (Count)
system.cpu11.committedOps                    17699311                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.cpi                             9.793274                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu11.totalCpi                        9.793274                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu11.ipc                             0.102111                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu11.totalIpc                        0.102111                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu11.intRegfileReads                 16802522                       # Number of integer regfile reads (Count)
system.cpu11.intRegfileWrites                 9100567                       # Number of integer regfile writes (Count)
system.cpu11.fpRegfileReads                   3187556                       # Number of floating regfile reads (Count)
system.cpu11.fpRegfileWrites                  2093841                       # Number of floating regfile writes (Count)
system.cpu11.ccRegfileReads                  12045728                       # number of cc regfile reads (Count)
system.cpu11.ccRegfileWrites                  7489781                       # number of cc regfile writes (Count)
system.cpu11.miscRegfileReads                 7617383                       # number of misc regfile reads (Count)
system.cpu11.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu11.MemDepUnit__0.insertedLoads      1856057                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores       625873                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads        31863                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores        31551                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups               2411058                       # Number of BP lookups (Count)
system.cpu11.branchPred.condPredicted         2410061                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condIncorrect             191                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.BTBLookups            1336538                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBHits               1336470                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.999949                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.RASUsed                   213                       # Number of times the RAS was used to get a target. (Count)
system.cpu11.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu11.branchPred.indirectLookups           319                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits               37                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses            282                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu11.commit.commitSquashedInsts         13831                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts             152                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples    100197185                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     0.176645                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     0.985372                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0      96222782     96.03%     96.03% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1        817405      0.82%     96.85% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2        176461      0.18%     97.03% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3        408253      0.41%     97.43% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4        309509      0.31%     97.74% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5        972702      0.97%     98.71% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6         75253      0.08%     98.79% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7        967399      0.97%     99.75% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8        247421      0.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total    100197185                       # Number of insts commited each cycle (Count)
system.cpu11.commit.instsCommitted           10234215                       # Number of instructions committed (Count)
system.cpu11.commit.opsCommitted             17699311                       # Number of ops (including micro ops) committed (Count)
system.cpu11.commit.memRefs                   2479781                       # Number of memory references committed (Count)
system.cpu11.commit.loads                     1854419                       # Number of loads committed (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu11.commit.branches                  2407890                       # Number of branches committed (Count)
system.cpu11.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu11.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu11.commit.integer                  15314293                       # Number of committed integer instructions. (Count)
system.cpu11.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu     14406764     81.40%     81.40% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult           18      0.00%     81.40% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv          198      0.00%     81.40% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd       281260      1.59%     82.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     82.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt            0      0.00%     82.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     82.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     82.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     82.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     82.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd            0      0.00%     82.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu            0      0.00%     82.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     82.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt            0      0.00%     82.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc            0      0.00%     82.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     82.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift            0      0.00%     82.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     82.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     82.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd       281250      1.59%     84.58% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.58% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.58% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.58% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.58% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.58% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult       250000      1.41%     85.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     85.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     85.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.99% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead      1073151      6.06%     92.05% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite        31604      0.18%     92.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead       781268      4.41%     96.65% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite       593758      3.35%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total     17699311                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples       247421                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.dcache.demandHits::cpu11.data      1888324                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.demandHits::total         1888324                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.overallHits::cpu11.data      1888324                       # number of overall hits (Count)
system.cpu11.dcache.overallHits::total        1888324                       # number of overall hits (Count)
system.cpu11.dcache.demandMisses::cpu11.data       592682                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.demandMisses::total        592682                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.overallMisses::cpu11.data       592682                       # number of overall misses (Count)
system.cpu11.dcache.overallMisses::total       592682                       # number of overall misses (Count)
system.cpu11.dcache.demandMissLatency::cpu11.data 125670652482                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.dcache.demandMissLatency::total 125670652482                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.dcache.overallMissLatency::cpu11.data 125670652482                       # number of overall miss ticks (Tick)
system.cpu11.dcache.overallMissLatency::total 125670652482                       # number of overall miss ticks (Tick)
system.cpu11.dcache.demandAccesses::cpu11.data      2481006                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.demandAccesses::total      2481006                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::cpu11.data      2481006                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::total      2481006                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.demandMissRate::cpu11.data     0.238888                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.demandMissRate::total     0.238888                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.overallMissRate::cpu11.data     0.238888                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.overallMissRate::total     0.238888                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.demandAvgMissLatency::cpu11.data 212037.234946                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.dcache.demandAvgMissLatency::total 212037.234946                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.dcache.overallAvgMissLatency::cpu11.data 212037.234946                       # average overall miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMissLatency::total 212037.234946                       # average overall miss latency ((Tick/Count))
system.cpu11.dcache.blockedCycles::no_mshrs     18627786                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCycles::no_targets         6756                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCauses::no_mshrs        50098                       # number of times access was blocked (Count)
system.cpu11.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu11.dcache.avgBlocked::no_mshrs   371.826939                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.avgBlocked::no_targets   259.846154                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.writebacks::writebacks        78045                       # number of writebacks (Count)
system.cpu11.dcache.writebacks::total           78045                       # number of writebacks (Count)
system.cpu11.dcache.demandMshrHits::cpu11.data       420471                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.dcache.demandMshrHits::total       420471                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.dcache.overallMshrHits::cpu11.data       420471                       # number of overall MSHR hits (Count)
system.cpu11.dcache.overallMshrHits::total       420471                       # number of overall MSHR hits (Count)
system.cpu11.dcache.demandMshrMisses::cpu11.data       172211                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.dcache.demandMshrMisses::total       172211                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.dcache.overallMshrMisses::cpu11.data       172211                       # number of overall MSHR misses (Count)
system.cpu11.dcache.overallMshrMisses::total       172211                       # number of overall MSHR misses (Count)
system.cpu11.dcache.demandMshrMissLatency::cpu11.data  57840946732                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.dcache.demandMshrMissLatency::total  57840946732                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.dcache.overallMshrMissLatency::cpu11.data  57840946732                       # number of overall MSHR miss ticks (Tick)
system.cpu11.dcache.overallMshrMissLatency::total  57840946732                       # number of overall MSHR miss ticks (Tick)
system.cpu11.dcache.demandMshrMissRate::cpu11.data     0.069412                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.dcache.demandMshrMissRate::total     0.069412                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.dcache.overallMshrMissRate::cpu11.data     0.069412                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.dcache.overallMshrMissRate::total     0.069412                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.dcache.demandAvgMshrMissLatency::cpu11.data 335872.544332                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.demandAvgMshrMissLatency::total 335872.544332                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMshrMissLatency::cpu11.data 335872.544332                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMshrMissLatency::total 335872.544332                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.replacements               171087                       # number of replacements (Count)
system.cpu11.dcache.LockedRMWReadReq.hits::cpu11.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu11.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu11.dcache.LockedRMWReadReq.misses::cpu11.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu11.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu11.dcache.LockedRMWReadReq.missLatency::cpu11.data      2326500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.missLatency::total      2326500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.accesses::cpu11.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWReadReq.missRate::cpu11.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.avgMissLatency::cpu11.data 55392.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.avgMissLatency::total 55392.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.mshrMisses::cpu11.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu11.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu11.dcache.LockedRMWReadReq.mshrMissLatency::cpu11.data      4714500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.mshrMissLatency::total      4714500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.mshrMissRate::cpu11.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu11.data       112250                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.avgMshrMissLatency::total       112250                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWWriteReq.hits::cpu11.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu11.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu11.dcache.LockedRMWWriteReq.accesses::cpu11.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.hits::cpu11.data      1337254                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.hits::total       1337254                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.misses::cpu11.data       518433                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.misses::total       518433                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.missLatency::cpu11.data 103043766000                       # number of ReadReq miss ticks (Tick)
system.cpu11.dcache.ReadReq.missLatency::total 103043766000                       # number of ReadReq miss ticks (Tick)
system.cpu11.dcache.ReadReq.accesses::cpu11.data      1855687                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.accesses::total      1855687                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.missRate::cpu11.data     0.279375                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.missRate::total     0.279375                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.avgMissLatency::cpu11.data 198760.044210                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.avgMissLatency::total 198760.044210                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.mshrHits::cpu11.data       420471                       # number of ReadReq MSHR hits (Count)
system.cpu11.dcache.ReadReq.mshrHits::total       420471                       # number of ReadReq MSHR hits (Count)
system.cpu11.dcache.ReadReq.mshrMisses::cpu11.data        97962                       # number of ReadReq MSHR misses (Count)
system.cpu11.dcache.ReadReq.mshrMisses::total        97962                       # number of ReadReq MSHR misses (Count)
system.cpu11.dcache.ReadReq.mshrMissLatency::cpu11.data  35251184750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.ReadReq.mshrMissLatency::total  35251184750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.ReadReq.mshrMissRate::cpu11.data     0.052790                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.mshrMissRate::total     0.052790                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.avgMshrMissLatency::cpu11.data 359845.498765                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.avgMshrMissLatency::total 359845.498765                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.hits::cpu11.data       551070                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.hits::total       551070                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.misses::cpu11.data        74249                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.misses::total        74249                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.missLatency::cpu11.data  22626886482                       # number of WriteReq miss ticks (Tick)
system.cpu11.dcache.WriteReq.missLatency::total  22626886482                       # number of WriteReq miss ticks (Tick)
system.cpu11.dcache.WriteReq.accesses::cpu11.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.missRate::cpu11.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.avgMissLatency::cpu11.data 304743.316166                       # average WriteReq miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.avgMissLatency::total 304743.316166                       # average WriteReq miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.mshrMisses::cpu11.data        74249                       # number of WriteReq MSHR misses (Count)
system.cpu11.dcache.WriteReq.mshrMisses::total        74249                       # number of WriteReq MSHR misses (Count)
system.cpu11.dcache.WriteReq.mshrMissLatency::cpu11.data  22589761982                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu11.dcache.WriteReq.mshrMissLatency::total  22589761982                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu11.dcache.WriteReq.mshrMissRate::cpu11.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.avgMshrMissLatency::cpu11.data 304243.316166                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.avgMshrMissLatency::total 304243.316166                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dcache.tags.tagsInUse        1010.199438                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dcache.tags.totalRefs            2060622                       # Total number of references to valid blocks. (Count)
system.cpu11.dcache.tags.sampledRefs           172249                       # Sample count of references to valid blocks. (Count)
system.cpu11.dcache.tags.avgRefs            11.963042                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dcache.tags.warmupTick         343895000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dcache.tags.occupancies::cpu11.data  1010.199438                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.dcache.tags.avgOccs::cpu11.data     0.986523                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.avgOccs::total      0.986523                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu11.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu11.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.dcache.tags.tagAccesses          5134433                       # Number of tag accesses (Count)
system.cpu11.dcache.tags.dataAccesses         5134433                       # Number of data accesses (Count)
system.cpu11.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.decode.idleCycles                 402528                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles            96929053                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                 2465279                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles              401994                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                  178                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved            1336248                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                  40                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts             17716428                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu11.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.fetch.icacheStallCycles           561657                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu11.fetch.insts                     10245471                       # Number of instructions fetch has processed (Count)
system.cpu11.fetch.branches                   2411058                       # Number of branches that fetch encountered (Count)
system.cpu11.fetch.predictedBranches          1336720                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                    99637081                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                   434                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.cacheLines                  558126                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                  57                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples        100199032                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            0.176852                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           1.072799                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0               97030074     96.84%     96.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                 293289      0.29%     97.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                  70307      0.07%     97.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                 166145      0.17%     97.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                1003751      1.00%     98.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                  35589      0.04%     98.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                  50040      0.05%     98.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                 103864      0.10%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8                1445973      1.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total          100199032                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.branchRate                0.024056                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetch.rate                      0.102223                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.icache.demandHits::cpu11.inst       558043                       # number of demand (read+write) hits (Count)
system.cpu11.icache.demandHits::total          558043                       # number of demand (read+write) hits (Count)
system.cpu11.icache.overallHits::cpu11.inst       558043                       # number of overall hits (Count)
system.cpu11.icache.overallHits::total         558043                       # number of overall hits (Count)
system.cpu11.icache.demandMisses::cpu11.inst           83                       # number of demand (read+write) misses (Count)
system.cpu11.icache.demandMisses::total            83                       # number of demand (read+write) misses (Count)
system.cpu11.icache.overallMisses::cpu11.inst           83                       # number of overall misses (Count)
system.cpu11.icache.overallMisses::total           83                       # number of overall misses (Count)
system.cpu11.icache.demandMissLatency::cpu11.inst     11466000                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.icache.demandMissLatency::total     11466000                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.icache.overallMissLatency::cpu11.inst     11466000                       # number of overall miss ticks (Tick)
system.cpu11.icache.overallMissLatency::total     11466000                       # number of overall miss ticks (Tick)
system.cpu11.icache.demandAccesses::cpu11.inst       558126                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.demandAccesses::total       558126                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::cpu11.inst       558126                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::total       558126                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.demandMissRate::cpu11.inst     0.000149                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.demandMissRate::total     0.000149                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.overallMissRate::cpu11.inst     0.000149                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.overallMissRate::total     0.000149                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.demandAvgMissLatency::cpu11.inst 138144.578313                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.icache.demandAvgMissLatency::total 138144.578313                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.icache.overallAvgMissLatency::cpu11.inst 138144.578313                       # average overall miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMissLatency::total 138144.578313                       # average overall miss latency ((Tick/Count))
system.cpu11.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.demandMshrHits::cpu11.inst           18                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.icache.demandMshrHits::total           18                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.icache.overallMshrHits::cpu11.inst           18                       # number of overall MSHR hits (Count)
system.cpu11.icache.overallMshrHits::total           18                       # number of overall MSHR hits (Count)
system.cpu11.icache.demandMshrMisses::cpu11.inst           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.icache.demandMshrMisses::total           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.icache.overallMshrMisses::cpu11.inst           65                       # number of overall MSHR misses (Count)
system.cpu11.icache.overallMshrMisses::total           65                       # number of overall MSHR misses (Count)
system.cpu11.icache.demandMshrMissLatency::cpu11.inst      9440750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.icache.demandMshrMissLatency::total      9440750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.icache.overallMshrMissLatency::cpu11.inst      9440750                       # number of overall MSHR miss ticks (Tick)
system.cpu11.icache.overallMshrMissLatency::total      9440750                       # number of overall MSHR miss ticks (Tick)
system.cpu11.icache.demandMshrMissRate::cpu11.inst     0.000116                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.icache.demandMshrMissRate::total     0.000116                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.icache.overallMshrMissRate::cpu11.inst     0.000116                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.icache.overallMshrMissRate::total     0.000116                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.icache.demandAvgMshrMissLatency::cpu11.inst 145242.307692                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.demandAvgMshrMissLatency::total 145242.307692                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMshrMissLatency::cpu11.inst 145242.307692                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMshrMissLatency::total 145242.307692                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.replacements                    0                       # number of replacements (Count)
system.cpu11.icache.ReadReq.hits::cpu11.inst       558043                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.hits::total        558043                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.misses::cpu11.inst           83                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.misses::total           83                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.missLatency::cpu11.inst     11466000                       # number of ReadReq miss ticks (Tick)
system.cpu11.icache.ReadReq.missLatency::total     11466000                       # number of ReadReq miss ticks (Tick)
system.cpu11.icache.ReadReq.accesses::cpu11.inst       558126                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.accesses::total       558126                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.missRate::cpu11.inst     0.000149                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.missRate::total     0.000149                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.avgMissLatency::cpu11.inst 138144.578313                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.avgMissLatency::total 138144.578313                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.mshrHits::cpu11.inst           18                       # number of ReadReq MSHR hits (Count)
system.cpu11.icache.ReadReq.mshrHits::total           18                       # number of ReadReq MSHR hits (Count)
system.cpu11.icache.ReadReq.mshrMisses::cpu11.inst           65                       # number of ReadReq MSHR misses (Count)
system.cpu11.icache.ReadReq.mshrMisses::total           65                       # number of ReadReq MSHR misses (Count)
system.cpu11.icache.ReadReq.mshrMissLatency::cpu11.inst      9440750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.icache.ReadReq.mshrMissLatency::total      9440750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.icache.ReadReq.mshrMissRate::cpu11.inst     0.000116                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.mshrMissRate::total     0.000116                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.avgMshrMissLatency::cpu11.inst 145242.307692                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.avgMshrMissLatency::total 145242.307692                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.icache.tags.tagsInUse          60.612704                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.icache.tags.totalRefs             558108                       # Total number of references to valid blocks. (Count)
system.cpu11.icache.tags.sampledRefs               65                       # Sample count of references to valid blocks. (Count)
system.cpu11.icache.tags.avgRefs          8586.276923                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.icache.tags.warmupTick         343876000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.icache.tags.occupancies::cpu11.inst    60.612704                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.icache.tags.avgOccs::cpu11.inst     0.118384                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.avgOccs::total      0.118384                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.occupanciesTaskId::1024           65                       # Occupied blocks per task id (Count)
system.cpu11.icache.tags.ageTaskId_1024::4           65                       # Occupied blocks per task id, per block age (Count)
system.cpu11.icache.tags.ratioOccsTaskId::1024     0.126953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.icache.tags.tagAccesses          1116317                       # Number of tag accesses (Count)
system.cpu11.icache.tags.dataAccesses         1116317                       # Number of data accesses (Count)
system.cpu11.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                     178                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                  2211540                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles               11323963                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts             17714883                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                1856057                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                625873                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                  68                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                    4923                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents               11308766                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect          139                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect          136                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts                275                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit               17711310                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount              17711200                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                12961814                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                17810744                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      0.176712                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.727753                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu11.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.lsq0.forwLoads                        32                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                  1627                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                  511                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                29153                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples          1854419                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean          239.113179                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev         577.603456                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9              1322247     71.30%     71.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19               4628      0.25%     71.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29              14228      0.77%     72.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39              18602      1.00%     73.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49              11904      0.64%     73.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59               7102      0.38%     74.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69               8720      0.47%     74.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79               8259      0.45%     75.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89               5592      0.30%     75.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99               6383      0.34%     75.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109             6949      0.37%     76.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119             5354      0.29%     76.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129             5043      0.27%     76.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139             5666      0.31%     77.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149             5499      0.30%     77.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159             4352      0.23%     77.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169             3820      0.21%     77.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179             3370      0.18%     78.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189             2994      0.16%     78.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199             3607      0.19%     78.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209             4137      0.22%     78.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219             3219      0.17%     78.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229             2897      0.16%     78.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239             3247      0.18%     79.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249             3067      0.17%     79.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259             2727      0.15%     79.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269             2962      0.16%     79.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279             3082      0.17%     79.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289             3312      0.18%     79.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299             3584      0.19%     80.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows         367866     19.84%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value           7766                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total            1854419                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses               1855780                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                625519                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                558138                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                      25                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu11.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::mean  10918878250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::min_value  10918878250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::max_value  10918878250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON  25400427250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::CLK_GATED  10918878250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                  178                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                 528883                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles              18832084                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                 2719705                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles            78117903                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts             17715736                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents               67430                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents              3562621                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents               810873                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents             77054458                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.renamedOperands          32335421                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                  59584040                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups               16676083                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                 3187872                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps            32307581                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                  27625                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                 2104497                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                      117662607                       # The number of ROB reads (Count)
system.cpu11.rob.writes                      35428319                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts               10234215                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                 17699311                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                      100221790                       # Number of cpu cycles simulated (Cycle)
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                      19111172                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                    184                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                     19190216                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                   88                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined              15274                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined           15670                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved                55                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples         100193352                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             0.191532                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            0.974590                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                95295326     95.11%     95.11% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                  984293      0.98%     96.09% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                  787738      0.79%     96.88% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                  520485      0.52%     97.40% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                  232496      0.23%     97.63% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                 1076917      1.07%     98.71% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                  322154      0.32%     99.03% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                  970045      0.97%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                    3898      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total           100193352                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                  2142      6.33%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                    0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                    0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                  0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%      6.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd           14612     43.19%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                  172      0.51%     50.03% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                  38      0.11%     50.14% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead           10580     31.27%     81.41% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite           6288     18.59%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu     15698164     81.80%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult           18      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv          204      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd       281299      1.47%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd       281250      1.47%     84.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult       250001      1.30%     86.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     86.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     86.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead      1191189      6.21%     92.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite        31782      0.17%     92.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead       862394      4.49%     96.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite       593765      3.09%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total     19190216                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       0.191477                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                             33832                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.001763                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads              133038760                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites              16438611                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses      16420228                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                 5568944                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                2688022                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses        2687602                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                  16423689                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                    2800209                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numInsts                        19189939                       # Number of executed instructions (Count)
system.cpu12.numLoadInsts                     2053539                       # Number of load instructions executed (Count)
system.cpu12.numSquashedInsts                     277                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu12.numRefs                          2679061                       # Number of memory reference insts executed (Count)
system.cpu12.numBranches                      2642175                       # Number of branches executed (Count)
system.cpu12.numStoreInsts                     625522                       # Number of stores executed (Count)
system.cpu12.numRate                         0.191475                       # Inst execution rate ((Count/Cycle))
system.cpu12.timesIdled                            89                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                         28438                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.quiesceCycles                    1382695                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu12.committedInsts                  11048959                       # Number of Instructions Simulated (Count)
system.cpu12.committedOps                    19096015                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.cpi                             9.070700                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu12.totalCpi                        9.070700                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu12.ipc                             0.110245                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu12.totalIpc                        0.110245                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu12.intRegfileReads                 18112945                       # Number of integer regfile reads (Count)
system.cpu12.intRegfileWrites                 9915219                       # Number of integer regfile writes (Count)
system.cpu12.fpRegfileReads                   3187549                       # Number of floating regfile reads (Count)
system.cpu12.fpRegfileWrites                  2093838                       # Number of floating regfile writes (Count)
system.cpu12.ccRegfileReads                  13209682                       # number of cc regfile reads (Count)
system.cpu12.ccRegfileWrites                  8188175                       # number of cc regfile writes (Count)
system.cpu12.miscRegfileReads                 8214398                       # number of misc regfile reads (Count)
system.cpu12.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu12.MemDepUnit__0.insertedLoads      1972416                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores       625807                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads        31845                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores        31506                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups               2643819                       # Number of BP lookups (Count)
system.cpu12.branchPred.condPredicted         2642829                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condIncorrect             191                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.BTBLookups            1452980                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBHits               1452909                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.999951                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.RASUsed                   203                       # Number of times the RAS was used to get a target. (Count)
system.cpu12.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu12.branchPred.indirectLookups           328                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses            292                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu12.commit.commitSquashedInsts         13600                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts             149                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples    100191523                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     0.190595                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     1.004628                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0      95639724     95.46%     95.46% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1       1046241      1.04%     96.50% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2        183113      0.18%     96.68% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3        638254      0.64%     97.32% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4        421111      0.42%     97.74% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5        970540      0.97%     98.71% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6         72002      0.07%     98.78% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7        964674      0.96%     99.74% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8        255864      0.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total    100191523                       # Number of insts commited each cycle (Count)
system.cpu12.commit.instsCommitted           11048959                       # Number of instructions committed (Count)
system.cpu12.commit.opsCommitted             19096015                       # Number of ops (including micro ops) committed (Count)
system.cpu12.commit.memRefs                   2596173                       # Number of memory references committed (Count)
system.cpu12.commit.loads                     1970811                       # Number of loads committed (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu12.commit.branches                  2640674                       # Number of branches committed (Count)
system.cpu12.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu12.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu12.commit.integer                  16594605                       # Number of committed integer instructions. (Count)
system.cpu12.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu     15687076     82.15%     82.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult           18      0.00%     82.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv          198      0.00%     82.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd       281260      1.47%     83.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd       281250      1.47%     85.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.10% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult       250000      1.31%     86.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead      1189543      6.23%     92.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite        31604      0.17%     92.80% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead       781268      4.09%     96.89% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite       593758      3.11%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total     19096015                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples       255864                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.dcache.demandHits::cpu12.data      1991033                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.demandHits::total         1991033                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.overallHits::cpu12.data      1991033                       # number of overall hits (Count)
system.cpu12.dcache.overallHits::total        1991033                       # number of overall hits (Count)
system.cpu12.dcache.demandMisses::cpu12.data       606351                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.demandMisses::total        606351                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.overallMisses::cpu12.data       606351                       # number of overall misses (Count)
system.cpu12.dcache.overallMisses::total       606351                       # number of overall misses (Count)
system.cpu12.dcache.demandMissLatency::cpu12.data 132483491472                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.dcache.demandMissLatency::total 132483491472                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.dcache.overallMissLatency::cpu12.data 132483491472                       # number of overall miss ticks (Tick)
system.cpu12.dcache.overallMissLatency::total 132483491472                       # number of overall miss ticks (Tick)
system.cpu12.dcache.demandAccesses::cpu12.data      2597384                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.demandAccesses::total      2597384                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::cpu12.data      2597384                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::total      2597384                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.demandMissRate::cpu12.data     0.233447                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.demandMissRate::total     0.233447                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.overallMissRate::cpu12.data     0.233447                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.overallMissRate::total     0.233447                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.demandAvgMissLatency::cpu12.data 218493.069974                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.dcache.demandAvgMissLatency::total 218493.069974                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.dcache.overallAvgMissLatency::cpu12.data 218493.069974                       # average overall miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMissLatency::total 218493.069974                       # average overall miss latency ((Tick/Count))
system.cpu12.dcache.blockedCycles::no_mshrs     20458255                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCycles::no_targets         6433                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCauses::no_mshrs        53212                       # number of times access was blocked (Count)
system.cpu12.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu12.dcache.avgBlocked::no_mshrs   384.466944                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.avgBlocked::no_targets   247.423077                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.writebacks::writebacks        78045                       # number of writebacks (Count)
system.cpu12.dcache.writebacks::total           78045                       # number of writebacks (Count)
system.cpu12.dcache.demandMshrHits::cpu12.data       434130                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.dcache.demandMshrHits::total       434130                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.dcache.overallMshrHits::cpu12.data       434130                       # number of overall MSHR hits (Count)
system.cpu12.dcache.overallMshrHits::total       434130                       # number of overall MSHR hits (Count)
system.cpu12.dcache.demandMshrMisses::cpu12.data       172221                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.dcache.demandMshrMisses::total       172221                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.dcache.overallMshrMisses::cpu12.data       172221                       # number of overall MSHR misses (Count)
system.cpu12.dcache.overallMshrMisses::total       172221                       # number of overall MSHR misses (Count)
system.cpu12.dcache.demandMshrMissLatency::cpu12.data  58104272222                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.dcache.demandMshrMissLatency::total  58104272222                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.dcache.overallMshrMissLatency::cpu12.data  58104272222                       # number of overall MSHR miss ticks (Tick)
system.cpu12.dcache.overallMshrMissLatency::total  58104272222                       # number of overall MSHR miss ticks (Tick)
system.cpu12.dcache.demandMshrMissRate::cpu12.data     0.066306                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.dcache.demandMshrMissRate::total     0.066306                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.dcache.overallMshrMissRate::cpu12.data     0.066306                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.dcache.overallMshrMissRate::total     0.066306                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.dcache.demandAvgMshrMissLatency::cpu12.data 337382.039484                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.demandAvgMshrMissLatency::total 337382.039484                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMshrMissLatency::cpu12.data 337382.039484                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMshrMissLatency::total 337382.039484                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.replacements               171090                       # number of replacements (Count)
system.cpu12.dcache.LockedRMWReadReq.hits::cpu12.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu12.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu12.dcache.LockedRMWReadReq.misses::cpu12.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu12.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu12.dcache.LockedRMWReadReq.missLatency::cpu12.data      2761500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.missLatency::total      2761500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.accesses::cpu12.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWReadReq.missRate::cpu12.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.avgMissLatency::cpu12.data        65750                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.avgMissLatency::total        65750                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.mshrMisses::cpu12.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu12.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu12.dcache.LockedRMWReadReq.mshrMissLatency::cpu12.data      5576250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.mshrMissLatency::total      5576250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.mshrMissRate::cpu12.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu12.data 132767.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.avgMshrMissLatency::total 132767.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWWriteReq.hits::cpu12.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu12.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu12.dcache.LockedRMWWriteReq.accesses::cpu12.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.hits::cpu12.data      1439963                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.hits::total       1439963                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.misses::cpu12.data       532102                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.misses::total       532102                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.missLatency::cpu12.data 110136028000                       # number of ReadReq miss ticks (Tick)
system.cpu12.dcache.ReadReq.missLatency::total 110136028000                       # number of ReadReq miss ticks (Tick)
system.cpu12.dcache.ReadReq.accesses::cpu12.data      1972065                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.accesses::total      1972065                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.missRate::cpu12.data     0.269820                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.missRate::total     0.269820                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.avgMissLatency::cpu12.data 206982.924327                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.avgMissLatency::total 206982.924327                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.mshrHits::cpu12.data       434130                       # number of ReadReq MSHR hits (Count)
system.cpu12.dcache.ReadReq.mshrHits::total       434130                       # number of ReadReq MSHR hits (Count)
system.cpu12.dcache.ReadReq.mshrMisses::cpu12.data        97972                       # number of ReadReq MSHR misses (Count)
system.cpu12.dcache.ReadReq.mshrMisses::total        97972                       # number of ReadReq MSHR misses (Count)
system.cpu12.dcache.ReadReq.mshrMissLatency::cpu12.data  35793933250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.ReadReq.mshrMissLatency::total  35793933250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.ReadReq.mshrMissRate::cpu12.data     0.049680                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.mshrMissRate::total     0.049680                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.avgMshrMissLatency::cpu12.data 365348.602152                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.avgMshrMissLatency::total 365348.602152                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.hits::cpu12.data       551070                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.hits::total       551070                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.misses::cpu12.data        74249                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.misses::total        74249                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.missLatency::cpu12.data  22347463472                       # number of WriteReq miss ticks (Tick)
system.cpu12.dcache.WriteReq.missLatency::total  22347463472                       # number of WriteReq miss ticks (Tick)
system.cpu12.dcache.WriteReq.accesses::cpu12.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.missRate::cpu12.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.avgMissLatency::cpu12.data 300979.992619                       # average WriteReq miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.avgMissLatency::total 300979.992619                       # average WriteReq miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.mshrMisses::cpu12.data        74249                       # number of WriteReq MSHR misses (Count)
system.cpu12.dcache.WriteReq.mshrMisses::total        74249                       # number of WriteReq MSHR misses (Count)
system.cpu12.dcache.WriteReq.mshrMissLatency::cpu12.data  22310338972                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu12.dcache.WriteReq.mshrMissLatency::total  22310338972                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu12.dcache.WriteReq.mshrMissRate::cpu12.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.avgMshrMissLatency::cpu12.data 300479.992619                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.avgMshrMissLatency::total 300479.992619                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dcache.tags.tagsInUse        1010.032066                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dcache.tags.totalRefs            2163341                       # Total number of references to valid blocks. (Count)
system.cpu12.dcache.tags.sampledRefs           172259                       # Sample count of references to valid blocks. (Count)
system.cpu12.dcache.tags.avgRefs            12.558653                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dcache.tags.warmupTick         345760000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dcache.tags.occupancies::cpu12.data  1010.032066                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.dcache.tags.avgOccs::cpu12.data     0.986359                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.avgOccs::total      0.986359                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu12.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu12.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.dcache.tags.tagAccesses          5367199                       # Number of tag accesses (Count)
system.cpu12.dcache.tags.dataAccesses         5367199                       # Number of data accesses (Count)
system.cpu12.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.decode.idleCycles                 637814                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles            96336785                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                 2827226                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles              391353                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                  174                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved            1452675                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                  43                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts             19112756                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu12.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.fetch.icacheStallCycles           799063                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu12.fetch.insts                     11059929                       # Number of instructions fetch has processed (Count)
system.cpu12.fetch.branches                   2643819                       # Number of branches that fetch encountered (Count)
system.cpu12.fetch.predictedBranches          1453148                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                    99393983                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                   432                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles           88                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.cacheLines                  794837                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                  61                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples        100193352                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            0.190798                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           1.110372                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0               96675199     96.49%     96.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                 413183      0.41%     96.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                  73179      0.07%     96.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                 283418      0.28%     97.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                 992835      0.99%     98.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                  35701      0.04%     98.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                  49627      0.05%     98.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                 102406      0.10%     98.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8                1567804      1.56%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total          100193352                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.branchRate                0.026380                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetch.rate                      0.110355                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.icache.demandHits::cpu12.inst       794754                       # number of demand (read+write) hits (Count)
system.cpu12.icache.demandHits::total          794754                       # number of demand (read+write) hits (Count)
system.cpu12.icache.overallHits::cpu12.inst       794754                       # number of overall hits (Count)
system.cpu12.icache.overallHits::total         794754                       # number of overall hits (Count)
system.cpu12.icache.demandMisses::cpu12.inst           83                       # number of demand (read+write) misses (Count)
system.cpu12.icache.demandMisses::total            83                       # number of demand (read+write) misses (Count)
system.cpu12.icache.overallMisses::cpu12.inst           83                       # number of overall misses (Count)
system.cpu12.icache.overallMisses::total           83                       # number of overall misses (Count)
system.cpu12.icache.demandMissLatency::cpu12.inst     11642500                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.icache.demandMissLatency::total     11642500                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.icache.overallMissLatency::cpu12.inst     11642500                       # number of overall miss ticks (Tick)
system.cpu12.icache.overallMissLatency::total     11642500                       # number of overall miss ticks (Tick)
system.cpu12.icache.demandAccesses::cpu12.inst       794837                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.demandAccesses::total       794837                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::cpu12.inst       794837                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::total       794837                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.demandMissRate::cpu12.inst     0.000104                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.demandMissRate::total     0.000104                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.overallMissRate::cpu12.inst     0.000104                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.overallMissRate::total     0.000104                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.demandAvgMissLatency::cpu12.inst 140271.084337                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.icache.demandAvgMissLatency::total 140271.084337                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.icache.overallAvgMissLatency::cpu12.inst 140271.084337                       # average overall miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMissLatency::total 140271.084337                       # average overall miss latency ((Tick/Count))
system.cpu12.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.demandMshrHits::cpu12.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.icache.overallMshrHits::cpu12.inst           16                       # number of overall MSHR hits (Count)
system.cpu12.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu12.icache.demandMshrMisses::cpu12.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.icache.overallMshrMisses::cpu12.inst           67                       # number of overall MSHR misses (Count)
system.cpu12.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu12.icache.demandMshrMissLatency::cpu12.inst      9884500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.icache.demandMshrMissLatency::total      9884500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.icache.overallMshrMissLatency::cpu12.inst      9884500                       # number of overall MSHR miss ticks (Tick)
system.cpu12.icache.overallMshrMissLatency::total      9884500                       # number of overall MSHR miss ticks (Tick)
system.cpu12.icache.demandMshrMissRate::cpu12.inst     0.000084                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.icache.demandMshrMissRate::total     0.000084                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.icache.overallMshrMissRate::cpu12.inst     0.000084                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.icache.overallMshrMissRate::total     0.000084                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.icache.demandAvgMshrMissLatency::cpu12.inst 147529.850746                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.demandAvgMshrMissLatency::total 147529.850746                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMshrMissLatency::cpu12.inst 147529.850746                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMshrMissLatency::total 147529.850746                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.replacements                    0                       # number of replacements (Count)
system.cpu12.icache.ReadReq.hits::cpu12.inst       794754                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.hits::total        794754                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.misses::cpu12.inst           83                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.misses::total           83                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.missLatency::cpu12.inst     11642500                       # number of ReadReq miss ticks (Tick)
system.cpu12.icache.ReadReq.missLatency::total     11642500                       # number of ReadReq miss ticks (Tick)
system.cpu12.icache.ReadReq.accesses::cpu12.inst       794837                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.accesses::total       794837                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.missRate::cpu12.inst     0.000104                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.missRate::total     0.000104                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.avgMissLatency::cpu12.inst 140271.084337                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.avgMissLatency::total 140271.084337                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.mshrHits::cpu12.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu12.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu12.icache.ReadReq.mshrMisses::cpu12.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu12.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu12.icache.ReadReq.mshrMissLatency::cpu12.inst      9884500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.icache.ReadReq.mshrMissLatency::total      9884500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.icache.ReadReq.mshrMissRate::cpu12.inst     0.000084                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.mshrMissRate::total     0.000084                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.avgMshrMissLatency::cpu12.inst 147529.850746                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.avgMshrMissLatency::total 147529.850746                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.icache.tags.tagsInUse          59.668233                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.icache.tags.totalRefs             794821                       # Total number of references to valid blocks. (Count)
system.cpu12.icache.tags.sampledRefs               67                       # Sample count of references to valid blocks. (Count)
system.cpu12.icache.tags.avgRefs                11863                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.icache.tags.warmupTick         345741000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.icache.tags.occupancies::cpu12.inst    59.668233                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.icache.tags.avgOccs::cpu12.inst     0.116540                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.avgOccs::total      0.116540                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu12.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu12.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.icache.tags.tagAccesses          1589741                       # Number of tag accesses (Count)
system.cpu12.icache.tags.dataAccesses         1589741                       # Number of data accesses (Count)
system.cpu12.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                     174                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                  2355469                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles               11889644                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts             19111356                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                  2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                1972416                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts                625807                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                  62                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                    4796                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents               11873692                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect          125                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts                267                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit               19107918                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount              19107830                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                14000441                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                19082189                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      0.190655                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.733692                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu12.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                  1597                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                  445                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                32471                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples          1970811                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean          243.755528                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev         599.611840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9              1423925     72.25%     72.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19               4703      0.24%     72.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29              13743      0.70%     73.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39              18103      0.92%     74.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49              11553      0.59%     74.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59               6728      0.34%     75.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69               8255      0.42%     75.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79               8282      0.42%     75.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89               5644      0.29%     76.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99               6323      0.32%     76.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109             6869      0.35%     76.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119             5282      0.27%     77.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129             5036      0.26%     77.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139             5809      0.29%     77.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149             5023      0.25%     77.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159             3993      0.20%     78.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169             3559      0.18%     78.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179             3272      0.17%     78.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189             2794      0.14%     78.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199             3439      0.17%     78.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209             3845      0.20%     78.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219             3356      0.17%     79.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229             3155      0.16%     79.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239             3425      0.17%     79.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249             3027      0.15%     79.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259             2723      0.14%     79.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269             2922      0.15%     79.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279             3190      0.16%     80.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289             3265      0.17%     80.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299             3278      0.17%     80.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows         386290     19.60%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value           7804                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total            1970811                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses               1972177                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                625522                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                    1695                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                794850                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                      26                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu12.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::mean  10918184250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::min_value  10918184250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::max_value  10918184250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON  25401121250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::CLK_GATED  10918184250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                  174                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                 770088                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles              19989867                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                 3072215                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles            76360729                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts             19112052                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents               67550                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents              3886036                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents              1420751                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents             74694193                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.renamedOperands          35128440                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                  64471529                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups               17956136                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                 3187780                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps            35100989                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                  27322                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                 2123682                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                      119044988                       # The number of ROB reads (Count)
system.cpu12.rob.writes                      38221248                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts               11048959                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                 19096015                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                      100213594                       # Number of cpu cycles simulated (Cycle)
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                      19397352                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                    187                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                     19475632                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                   87                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined              15161                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined           15527                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved                58                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples         100185496                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             0.194396                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            0.978888                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                95167704     94.99%     94.99% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                 1022637      1.02%     96.01% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                  827040      0.83%     96.84% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                  551112      0.55%     97.39% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                  226523      0.23%     97.61% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                 1074431      1.07%     98.69% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                  349313      0.35%     99.04% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                  962434      0.96%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                    4302      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total           100185496                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                  2162      6.49%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                    0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                    0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                  0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%      6.49% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd           14172     42.52%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     49.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                  164      0.49%     49.50% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                  33      0.10%     49.59% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead           10367     31.10%     80.70% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite           6434     19.30%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu     15960567     81.95%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult           18      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv          204      0.00%     81.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd       281289      1.44%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt            0      0.00%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd            0      0.00%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu            0      0.00%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt            0      0.00%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc            0      0.00%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift            0      0.00%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd       281250      1.44%     84.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult       250000      1.28%     86.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     86.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     86.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead      1214995      6.24%     92.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite        31778      0.16%     92.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead       861617      4.42%     96.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite       593764      3.05%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total     19475632                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       0.194341                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                             33332                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.001711                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads              133603328                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites              16724841                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses      16706490                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                 5566851                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                2687862                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses        2687587                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                  16709907                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                    2798907                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numInsts                        19475371                       # Number of executed instructions (Count)
system.cpu13.numLoadInsts                     2076575                       # Number of load instructions executed (Count)
system.cpu13.numSquashedInsts                     261                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu13.numRefs                          2702093                       # Number of memory reference insts executed (Count)
system.cpu13.numBranches                      2689887                       # Number of branches executed (Count)
system.cpu13.numStoreInsts                     625518                       # Number of stores executed (Count)
system.cpu13.numRate                         0.194339                       # Inst execution rate ((Count/Cycle))
system.cpu13.timesIdled                            91                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                         28098                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.quiesceCycles                    1390963                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu13.committedInsts                  11215965                       # Number of Instructions Simulated (Count)
system.cpu13.committedOps                    19382311                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.cpi                             8.934906                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu13.totalCpi                        8.934906                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu13.ipc                             0.111921                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu13.totalIpc                        0.111921                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu13.intRegfileReads                 18373760                       # Number of integer regfile reads (Count)
system.cpu13.intRegfileWrites                10082210                       # Number of integer regfile writes (Count)
system.cpu13.fpRegfileReads                   3187540                       # Number of floating regfile reads (Count)
system.cpu13.fpRegfileWrites                  2093823                       # Number of floating regfile writes (Count)
system.cpu13.ccRegfileReads                  13448257                       # number of cc regfile reads (Count)
system.cpu13.ccRegfileWrites                  8331307                       # number of cc regfile writes (Count)
system.cpu13.miscRegfileReads                 8332851                       # number of misc regfile reads (Count)
system.cpu13.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu13.MemDepUnit__0.insertedLoads      1996246                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores       625780                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads        31850                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores        31506                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups               2691532                       # Number of BP lookups (Count)
system.cpu13.branchPred.condPredicted         2690553                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condIncorrect             188                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.BTBLookups            1476836                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBHits               1476766                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.999953                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.RASUsed                   204                       # Number of times the RAS was used to get a target. (Count)
system.cpu13.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu13.branchPred.indirectLookups           319                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses            283                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu13.commit.commitSquashedInsts         13458                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts             146                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples    100183688                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     0.193468                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     1.006949                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0      95495990     95.32%     95.32% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1       1104847      1.10%     96.42% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2        175557      0.18%     96.60% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3        701959      0.70%     97.30% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4        454868      0.45%     97.75% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5        964971      0.96%     98.72% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6         74677      0.07%     98.79% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7        958468      0.96%     99.75% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8        252351      0.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total    100183688                       # Number of insts commited each cycle (Count)
system.cpu13.commit.instsCommitted           11215965                       # Number of instructions committed (Count)
system.cpu13.commit.opsCommitted             19382311                       # Number of ops (including micro ops) committed (Count)
system.cpu13.commit.memRefs                   2620031                       # Number of memory references committed (Count)
system.cpu13.commit.loads                     1994669                       # Number of loads committed (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu13.commit.branches                  2688390                       # Number of branches committed (Count)
system.cpu13.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu13.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu13.commit.integer                  16857043                       # Number of committed integer instructions. (Count)
system.cpu13.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu     15949514     82.29%     82.29% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult           18      0.00%     82.29% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv          198      0.00%     82.29% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd       281260      1.45%     83.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd       281250      1.45%     85.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult       250000      1.29%     86.48% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead      1213401      6.26%     92.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite        31604      0.16%     92.91% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead       781268      4.03%     96.94% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite       593758      3.06%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total     19382311                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples       252351                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.dcache.demandHits::cpu13.data      2009610                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.demandHits::total         2009610                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.overallHits::cpu13.data      2009610                       # number of overall hits (Count)
system.cpu13.dcache.overallHits::total        2009610                       # number of overall hits (Count)
system.cpu13.dcache.demandMisses::cpu13.data       611605                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.demandMisses::total        611605                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.overallMisses::cpu13.data       611605                       # number of overall misses (Count)
system.cpu13.dcache.overallMisses::total       611605                       # number of overall misses (Count)
system.cpu13.dcache.demandMissLatency::cpu13.data 127804089467                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.dcache.demandMissLatency::total 127804089467                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.dcache.overallMissLatency::cpu13.data 127804089467                       # number of overall miss ticks (Tick)
system.cpu13.dcache.overallMissLatency::total 127804089467                       # number of overall miss ticks (Tick)
system.cpu13.dcache.demandAccesses::cpu13.data      2621215                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.demandAccesses::total      2621215                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::cpu13.data      2621215                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::total      2621215                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.demandMissRate::cpu13.data     0.233329                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.demandMissRate::total     0.233329                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.overallMissRate::cpu13.data     0.233329                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.overallMissRate::total     0.233329                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.demandAvgMissLatency::cpu13.data 208965.082802                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.dcache.demandAvgMissLatency::total 208965.082802                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.dcache.overallAvgMissLatency::cpu13.data 208965.082802                       # average overall miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMissLatency::total 208965.082802                       # average overall miss latency ((Tick/Count))
system.cpu13.dcache.blockedCycles::no_mshrs     18479939                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCycles::no_targets         6382                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCauses::no_mshrs        50821                       # number of times access was blocked (Count)
system.cpu13.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu13.dcache.avgBlocked::no_mshrs   363.628008                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.avgBlocked::no_targets   245.461538                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.writebacks::writebacks        78042                       # number of writebacks (Count)
system.cpu13.dcache.writebacks::total           78042                       # number of writebacks (Count)
system.cpu13.dcache.demandMshrHits::cpu13.data       439375                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.dcache.demandMshrHits::total       439375                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.dcache.overallMshrHits::cpu13.data       439375                       # number of overall MSHR hits (Count)
system.cpu13.dcache.overallMshrHits::total       439375                       # number of overall MSHR hits (Count)
system.cpu13.dcache.demandMshrMisses::cpu13.data       172230                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.dcache.demandMshrMisses::total       172230                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.dcache.overallMshrMisses::cpu13.data       172230                       # number of overall MSHR misses (Count)
system.cpu13.dcache.overallMshrMisses::total       172230                       # number of overall MSHR misses (Count)
system.cpu13.dcache.demandMshrMissLatency::cpu13.data  57666981967                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.dcache.demandMshrMissLatency::total  57666981967                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.dcache.overallMshrMissLatency::cpu13.data  57666981967                       # number of overall MSHR miss ticks (Tick)
system.cpu13.dcache.overallMshrMissLatency::total  57666981967                       # number of overall MSHR miss ticks (Tick)
system.cpu13.dcache.demandMshrMissRate::cpu13.data     0.065706                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.dcache.demandMshrMissRate::total     0.065706                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.dcache.overallMshrMissRate::cpu13.data     0.065706                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.dcache.overallMshrMissRate::total     0.065706                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.dcache.demandAvgMshrMissLatency::cpu13.data 334825.419306                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.demandAvgMshrMissLatency::total 334825.419306                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMshrMissLatency::cpu13.data 334825.419306                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMshrMissLatency::total 334825.419306                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.replacements               171106                       # number of replacements (Count)
system.cpu13.dcache.LockedRMWReadReq.hits::cpu13.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu13.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu13.dcache.LockedRMWReadReq.misses::cpu13.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu13.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu13.dcache.LockedRMWReadReq.missLatency::cpu13.data      2459750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.missLatency::total      2459750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.accesses::cpu13.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWReadReq.missRate::cpu13.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.avgMissLatency::cpu13.data 58565.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.avgMissLatency::total 58565.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.mshrMisses::cpu13.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu13.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu13.dcache.LockedRMWReadReq.mshrMissLatency::cpu13.data      4969750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.mshrMissLatency::total      4969750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.mshrMissRate::cpu13.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu13.data 118327.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.avgMshrMissLatency::total 118327.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWWriteReq.hits::cpu13.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu13.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu13.dcache.LockedRMWWriteReq.accesses::cpu13.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.hits::cpu13.data      1458540                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.hits::total       1458540                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.misses::cpu13.data       537356                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.misses::total       537356                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.missLatency::cpu13.data 105598391500                       # number of ReadReq miss ticks (Tick)
system.cpu13.dcache.ReadReq.missLatency::total 105598391500                       # number of ReadReq miss ticks (Tick)
system.cpu13.dcache.ReadReq.accesses::cpu13.data      1995896                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.accesses::total      1995896                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.missRate::cpu13.data     0.269230                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.missRate::total     0.269230                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.avgMissLatency::cpu13.data 196514.771399                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.avgMissLatency::total 196514.771399                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.mshrHits::cpu13.data       439375                       # number of ReadReq MSHR hits (Count)
system.cpu13.dcache.ReadReq.mshrHits::total       439375                       # number of ReadReq MSHR hits (Count)
system.cpu13.dcache.ReadReq.mshrMisses::cpu13.data        97981                       # number of ReadReq MSHR misses (Count)
system.cpu13.dcache.ReadReq.mshrMisses::total        97981                       # number of ReadReq MSHR misses (Count)
system.cpu13.dcache.ReadReq.mshrMissLatency::cpu13.data  35498408500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.ReadReq.mshrMissLatency::total  35498408500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.ReadReq.mshrMissRate::cpu13.data     0.049091                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.mshrMissRate::total     0.049091                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.avgMshrMissLatency::cpu13.data 362298.899787                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.avgMshrMissLatency::total 362298.899787                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.hits::cpu13.data       551070                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.hits::total       551070                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.misses::cpu13.data        74249                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.misses::total        74249                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.missLatency::cpu13.data  22205697967                       # number of WriteReq miss ticks (Tick)
system.cpu13.dcache.WriteReq.missLatency::total  22205697967                       # number of WriteReq miss ticks (Tick)
system.cpu13.dcache.WriteReq.accesses::cpu13.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.missRate::cpu13.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.avgMissLatency::cpu13.data 299070.667174                       # average WriteReq miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.avgMissLatency::total 299070.667174                       # average WriteReq miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.mshrMisses::cpu13.data        74249                       # number of WriteReq MSHR misses (Count)
system.cpu13.dcache.WriteReq.mshrMisses::total        74249                       # number of WriteReq MSHR misses (Count)
system.cpu13.dcache.WriteReq.mshrMissLatency::cpu13.data  22168573467                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu13.dcache.WriteReq.mshrMissLatency::total  22168573467                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu13.dcache.WriteReq.mshrMissRate::cpu13.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.avgMshrMissLatency::cpu13.data 298570.667174                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.avgMshrMissLatency::total 298570.667174                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dcache.tags.tagsInUse        1010.495261                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dcache.tags.totalRefs            2181927                       # Total number of references to valid blocks. (Count)
system.cpu13.dcache.tags.sampledRefs           172268                       # Sample count of references to valid blocks. (Count)
system.cpu13.dcache.tags.avgRefs            12.665887                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dcache.tags.warmupTick         347827000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dcache.tags.occupancies::cpu13.data  1010.495261                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.dcache.tags.avgOccs::cpu13.data     0.986812                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.avgOccs::total      0.986812                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu13.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu13.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.dcache.tags.tagAccesses          5414870                       # Number of tag accesses (Count)
system.cpu13.dcache.tags.dataAccesses         5414870                       # Number of data accesses (Count)
system.cpu13.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.decode.idleCycles                 695747                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles            96194002                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                 2908114                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles              387461                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                  172                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved            1476528                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                  43                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts             19398922                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu13.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.fetch.icacheStallCycles           859237                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu13.fetch.insts                     11226921                       # Number of instructions fetch has processed (Count)
system.cpu13.fetch.branches                   2691532                       # Number of branches that fetch encountered (Count)
system.cpu13.fetch.predictedBranches          1477006                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                    99325965                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                   428                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.cacheLines                  853914                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                  57                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples        100185496                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            0.193670                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           1.116981                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0               96587438     96.41%     96.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                 439237      0.44%     96.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                  73523      0.07%     96.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                 313515      0.31%     97.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                 997114      1.00%     98.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                  34951      0.03%     98.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                  51064      0.05%     98.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                 102722      0.10%     98.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8                1585932      1.58%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total          100185496                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.branchRate                0.026858                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetch.rate                      0.112030                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.icache.demandHits::cpu13.inst       853830                       # number of demand (read+write) hits (Count)
system.cpu13.icache.demandHits::total          853830                       # number of demand (read+write) hits (Count)
system.cpu13.icache.overallHits::cpu13.inst       853830                       # number of overall hits (Count)
system.cpu13.icache.overallHits::total         853830                       # number of overall hits (Count)
system.cpu13.icache.demandMisses::cpu13.inst           84                       # number of demand (read+write) misses (Count)
system.cpu13.icache.demandMisses::total            84                       # number of demand (read+write) misses (Count)
system.cpu13.icache.overallMisses::cpu13.inst           84                       # number of overall misses (Count)
system.cpu13.icache.overallMisses::total           84                       # number of overall misses (Count)
system.cpu13.icache.demandMissLatency::cpu13.inst     11530250                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.icache.demandMissLatency::total     11530250                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.icache.overallMissLatency::cpu13.inst     11530250                       # number of overall miss ticks (Tick)
system.cpu13.icache.overallMissLatency::total     11530250                       # number of overall miss ticks (Tick)
system.cpu13.icache.demandAccesses::cpu13.inst       853914                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.demandAccesses::total       853914                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::cpu13.inst       853914                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::total       853914                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.demandMissRate::cpu13.inst     0.000098                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.demandMissRate::total     0.000098                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.overallMissRate::cpu13.inst     0.000098                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.overallMissRate::total     0.000098                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.demandAvgMissLatency::cpu13.inst 137264.880952                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.icache.demandAvgMissLatency::total 137264.880952                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.icache.overallAvgMissLatency::cpu13.inst 137264.880952                       # average overall miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMissLatency::total 137264.880952                       # average overall miss latency ((Tick/Count))
system.cpu13.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.demandMshrHits::cpu13.inst           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.icache.demandMshrHits::total           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.icache.overallMshrHits::cpu13.inst           17                       # number of overall MSHR hits (Count)
system.cpu13.icache.overallMshrHits::total           17                       # number of overall MSHR hits (Count)
system.cpu13.icache.demandMshrMisses::cpu13.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.icache.overallMshrMisses::cpu13.inst           67                       # number of overall MSHR misses (Count)
system.cpu13.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu13.icache.demandMshrMissLatency::cpu13.inst      9874000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.icache.demandMshrMissLatency::total      9874000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.icache.overallMshrMissLatency::cpu13.inst      9874000                       # number of overall MSHR miss ticks (Tick)
system.cpu13.icache.overallMshrMissLatency::total      9874000                       # number of overall MSHR miss ticks (Tick)
system.cpu13.icache.demandMshrMissRate::cpu13.inst     0.000078                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.icache.demandMshrMissRate::total     0.000078                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.icache.overallMshrMissRate::cpu13.inst     0.000078                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.icache.overallMshrMissRate::total     0.000078                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.icache.demandAvgMshrMissLatency::cpu13.inst 147373.134328                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.demandAvgMshrMissLatency::total 147373.134328                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMshrMissLatency::cpu13.inst 147373.134328                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMshrMissLatency::total 147373.134328                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.replacements                    0                       # number of replacements (Count)
system.cpu13.icache.ReadReq.hits::cpu13.inst       853830                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.hits::total        853830                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.misses::cpu13.inst           84                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.misses::total           84                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.missLatency::cpu13.inst     11530250                       # number of ReadReq miss ticks (Tick)
system.cpu13.icache.ReadReq.missLatency::total     11530250                       # number of ReadReq miss ticks (Tick)
system.cpu13.icache.ReadReq.accesses::cpu13.inst       853914                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.accesses::total       853914                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.missRate::cpu13.inst     0.000098                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.missRate::total     0.000098                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.avgMissLatency::cpu13.inst 137264.880952                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.avgMissLatency::total 137264.880952                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.mshrHits::cpu13.inst           17                       # number of ReadReq MSHR hits (Count)
system.cpu13.icache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu13.icache.ReadReq.mshrMisses::cpu13.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu13.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu13.icache.ReadReq.mshrMissLatency::cpu13.inst      9874000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.icache.ReadReq.mshrMissLatency::total      9874000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.icache.ReadReq.mshrMissRate::cpu13.inst     0.000078                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.mshrMissRate::total     0.000078                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.avgMshrMissLatency::cpu13.inst 147373.134328                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.avgMshrMissLatency::total 147373.134328                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.icache.tags.tagsInUse          58.087256                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.icache.tags.totalRefs             853897                       # Total number of references to valid blocks. (Count)
system.cpu13.icache.tags.sampledRefs               67                       # Sample count of references to valid blocks. (Count)
system.cpu13.icache.tags.avgRefs         12744.731343                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.icache.tags.warmupTick         347808000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.icache.tags.occupancies::cpu13.inst    58.087256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.icache.tags.avgOccs::cpu13.inst     0.113452                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.avgOccs::total      0.113452                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu13.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu13.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.icache.tags.tagAccesses          1707895                       # Number of tag accesses (Count)
system.cpu13.icache.tags.dataAccesses         1707895                       # Number of data accesses (Count)
system.cpu13.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                     172                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                  2298660                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles               13092038                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts             19397539                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                1996246                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                625780                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                  63                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                    4522                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents               13076339                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect          124                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts                265                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit               19394171                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount              19394077                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                14225529                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                19361868                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      0.193527                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.734719                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu13.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                  1569                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                  418                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                32396                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples          1994669                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean          232.751402                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev         578.985781                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9              1443904     72.39%     72.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19               4692      0.24%     72.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29              14335      0.72%     73.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39              18679      0.94%     74.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49              11724      0.59%     74.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59               7146      0.36%     75.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69               8686      0.44%     75.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79               8135      0.41%     76.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89               5783      0.29%     76.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99               6535      0.33%     76.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109             7027      0.35%     77.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119             5717      0.29%     77.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129             5592      0.28%     77.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139             6254      0.31%     77.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149             5318      0.27%     78.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159             4322      0.22%     78.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169             4002      0.20%     78.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179             3545      0.18%     78.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189             3095      0.16%     78.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199             3623      0.18%     79.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209             4086      0.20%     79.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219             3582      0.18%     79.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229             3238      0.16%     79.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239             3459      0.17%     79.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249             3188      0.16%     80.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259             2856      0.14%     80.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269             3107      0.16%     80.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279             3073      0.15%     80.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289             3280      0.16%     80.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299             3400      0.17%     80.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows         383286     19.22%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           8082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total            1994669                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses               1996006                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                625518                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                853926                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                      25                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu13.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::mean  10918166250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::min_value  10918166250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::max_value  10918166250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON  25401139250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::CLK_GATED  10918166250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                  172                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                 831249                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles              19840565                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                 3144693                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles            76368538                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts             19398237                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents               79347                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents              3868712                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents               946094                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents             75175548                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.renamedOperands          35700919                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                  65473279                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups               18218460                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                 3187683                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps            35673581                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                  27209                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                 2125597                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                      119326807                       # The number of ROB reads (Count)
system.cpu13.rob.writes                      38793534                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts               11215965                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                 19382311                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                      100205114                       # Number of cpu cycles simulated (Cycle)
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                      18188675                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                    181                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                     18253004                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                   78                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined              15000                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined           14987                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved                52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples         100176530                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             0.182208                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            0.955389                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                95576405     95.41%     95.41% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                  912213      0.91%     96.32% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                  719264      0.72%     97.04% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                  450950      0.45%     97.49% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                  228043      0.23%     97.71% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                 1070044      1.07%     98.78% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                  254586      0.25%     99.04% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                  960695      0.96%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                    4330      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total           100176530                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                  2176      6.95%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                    0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                    0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                  0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd           13845     44.22%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     51.17% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                  166      0.53%     51.70% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                  34      0.11%     51.80% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead            8354     26.68%     78.48% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite           6737     21.52%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass          146      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu     14852693     81.37%     81.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult           18      0.00%     81.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv          204      0.00%     81.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd       281298      1.54%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd       281251      1.54%     84.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult       250004      1.37%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead      1114215      6.10%     91.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite        31756      0.17%     92.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead       847650      4.64%     96.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite       593769      3.25%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total     18253004                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       0.182156                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                             31312                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.001715                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads              131176987                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites              15515744                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses      15497860                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                 5536941                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                2688116                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses        2687626                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                  15501231                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                    2782939                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numInsts                        18252736                       # Number of executed instructions (Count)
system.cpu14.numLoadInsts                     1961832                       # Number of load instructions executed (Count)
system.cpu14.numSquashedInsts                     268                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu14.numRefs                          2587330                       # Number of memory reference insts executed (Count)
system.cpu14.numBranches                      2488470                       # Number of branches executed (Count)
system.cpu14.numStoreInsts                     625498                       # Number of stores executed (Count)
system.cpu14.numRate                         0.182154                       # Inst execution rate ((Count/Cycle))
system.cpu14.timesIdled                            77                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                         28584                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.quiesceCycles                    1398287                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu14.committedInsts                  10510990                       # Number of Instructions Simulated (Count)
system.cpu14.committedOps                    18173789                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.cpi                             9.533366                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu14.totalCpi                        9.533366                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu14.ipc                             0.104895                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu14.totalIpc                        0.104895                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu14.intRegfileReads                 17237895                       # Number of integer regfile reads (Count)
system.cpu14.intRegfileWrites                 9377118                       # Number of integer regfile writes (Count)
system.cpu14.fpRegfileReads                   3187585                       # Number of floating regfile reads (Count)
system.cpu14.fpRegfileWrites                  2093869                       # Number of floating regfile writes (Count)
system.cpu14.ccRegfileReads                  12441278                       # number of cc regfile reads (Count)
system.cpu14.ccRegfileWrites                  7727135                       # number of cc regfile writes (Count)
system.cpu14.miscRegfileReads                 7815217                       # number of misc regfile reads (Count)
system.cpu14.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu14.MemDepUnit__0.insertedLoads      1895509                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores       625770                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads        31845                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores        31500                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups               2490065                       # Number of BP lookups (Count)
system.cpu14.branchPred.condPredicted         2489126                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.BTBLookups            1376107                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBHits               1376041                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.999952                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.RASUsed                   200                       # Number of times the RAS was used to get a target. (Count)
system.cpu14.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu14.branchPred.indirectLookups           306                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses            270                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu14.commit.commitSquashedInsts         13295                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples    100174758                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     0.181421                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     0.990874                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0      95979299     95.81%     95.81% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1        915651      0.91%     96.73% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2        175153      0.17%     96.90% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3        506407      0.51%     97.41% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4        353343      0.35%     97.76% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5        960815      0.96%     98.72% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6         72823      0.07%     98.79% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7        955910      0.95%     99.75% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8        255357      0.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total    100174758                       # Number of insts commited each cycle (Count)
system.cpu14.commit.instsCommitted           10510990                       # Number of instructions committed (Count)
system.cpu14.commit.opsCommitted             18173789                       # Number of ops (including micro ops) committed (Count)
system.cpu14.commit.memRefs                   2519315                       # Number of memory references committed (Count)
system.cpu14.commit.loads                     1893957                       # Number of loads committed (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu14.commit.branches                  2486972                       # Number of branches committed (Count)
system.cpu14.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu14.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu14.commit.integer                  15749231                       # Number of committed integer instructions. (Count)
system.cpu14.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu     14841707     81.67%     81.67% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult           18      0.00%     81.67% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv          198      0.00%     81.67% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd       281260      1.55%     83.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     83.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt            0      0.00%     83.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     83.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     83.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     83.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     83.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd            0      0.00%     83.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu            0      0.00%     83.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     83.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt            0      0.00%     83.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc            0      0.00%     83.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     83.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift            0      0.00%     83.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     83.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     83.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd       281250      1.55%     84.76% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.76% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.76% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.76% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.76% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.76% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult       250000      1.38%     86.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     86.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     86.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead      1112689      6.12%     92.26% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite        31600      0.17%     92.43% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead       781268      4.30%     96.73% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite       593758      3.27%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total     18173789                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples       255357                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.dcache.demandHits::cpu14.data      1924373                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.demandHits::total         1924373                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.overallHits::cpu14.data      1924373                       # number of overall hits (Count)
system.cpu14.dcache.overallHits::total        1924373                       # number of overall hits (Count)
system.cpu14.dcache.demandMisses::cpu14.data       596154                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.demandMisses::total        596154                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.overallMisses::cpu14.data       596154                       # number of overall misses (Count)
system.cpu14.dcache.overallMisses::total       596154                       # number of overall misses (Count)
system.cpu14.dcache.demandMissLatency::cpu14.data 128210894729                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.dcache.demandMissLatency::total 128210894729                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.dcache.overallMissLatency::cpu14.data 128210894729                       # number of overall miss ticks (Tick)
system.cpu14.dcache.overallMissLatency::total 128210894729                       # number of overall miss ticks (Tick)
system.cpu14.dcache.demandAccesses::cpu14.data      2520527                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.demandAccesses::total      2520527                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::cpu14.data      2520527                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::total      2520527                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.demandMissRate::cpu14.data     0.236520                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.demandMissRate::total     0.236520                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.overallMissRate::cpu14.data     0.236520                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.overallMissRate::total     0.236520                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.demandAvgMissLatency::cpu14.data 215063.380819                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.dcache.demandAvgMissLatency::total 215063.380819                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.dcache.overallAvgMissLatency::cpu14.data 215063.380819                       # average overall miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMissLatency::total 215063.380819                       # average overall miss latency ((Tick/Count))
system.cpu14.dcache.blockedCycles::no_mshrs     18949890                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCycles::no_targets         6829                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCauses::no_mshrs        50068                       # number of times access was blocked (Count)
system.cpu14.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu14.dcache.avgBlocked::no_mshrs   378.483063                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.avgBlocked::no_targets   262.653846                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.writebacks::writebacks        78040                       # number of writebacks (Count)
system.cpu14.dcache.writebacks::total           78040                       # number of writebacks (Count)
system.cpu14.dcache.demandMshrHits::cpu14.data       423948                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.dcache.demandMshrHits::total       423948                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.dcache.overallMshrHits::cpu14.data       423948                       # number of overall MSHR hits (Count)
system.cpu14.dcache.overallMshrHits::total       423948                       # number of overall MSHR hits (Count)
system.cpu14.dcache.demandMshrMisses::cpu14.data       172206                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.dcache.demandMshrMisses::total       172206                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.dcache.overallMshrMisses::cpu14.data       172206                       # number of overall MSHR misses (Count)
system.cpu14.dcache.overallMshrMisses::total       172206                       # number of overall MSHR misses (Count)
system.cpu14.dcache.demandMshrMissLatency::cpu14.data  58042780979                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.dcache.demandMshrMissLatency::total  58042780979                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.dcache.overallMshrMissLatency::cpu14.data  58042780979                       # number of overall MSHR miss ticks (Tick)
system.cpu14.dcache.overallMshrMissLatency::total  58042780979                       # number of overall MSHR miss ticks (Tick)
system.cpu14.dcache.demandMshrMissRate::cpu14.data     0.068321                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.dcache.demandMshrMissRate::total     0.068321                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.dcache.overallMshrMissRate::cpu14.data     0.068321                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.dcache.overallMshrMissRate::total     0.068321                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.dcache.demandAvgMshrMissLatency::cpu14.data 337054.347578                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.demandAvgMshrMissLatency::total 337054.347578                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMshrMissLatency::cpu14.data 337054.347578                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMshrMissLatency::total 337054.347578                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.replacements               171082                       # number of replacements (Count)
system.cpu14.dcache.LockedRMWReadReq.hits::cpu14.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu14.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu14.dcache.LockedRMWReadReq.misses::cpu14.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu14.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu14.dcache.LockedRMWReadReq.missLatency::cpu14.data      2302750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.missLatency::total      2302750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.accesses::cpu14.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWReadReq.missRate::cpu14.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.avgMissLatency::cpu14.data 54827.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.avgMissLatency::total 54827.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.mshrMisses::cpu14.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu14.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu14.dcache.LockedRMWReadReq.mshrMissLatency::cpu14.data      4649000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.mshrMissLatency::total      4649000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.mshrMissRate::cpu14.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu14.data 110690.476190                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.avgMshrMissLatency::total 110690.476190                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWWriteReq.hits::cpu14.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu14.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu14.dcache.LockedRMWWriteReq.accesses::cpu14.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.hits::cpu14.data      1373304                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.hits::total       1373304                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.misses::cpu14.data       521908                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.misses::total       521908                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.missLatency::cpu14.data 105680983000                       # number of ReadReq miss ticks (Tick)
system.cpu14.dcache.ReadReq.missLatency::total 105680983000                       # number of ReadReq miss ticks (Tick)
system.cpu14.dcache.ReadReq.accesses::cpu14.data      1895212                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.accesses::total      1895212                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.missRate::cpu14.data     0.275382                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.missRate::total     0.275382                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.avgMissLatency::cpu14.data 202489.678257                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.avgMissLatency::total 202489.678257                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.mshrHits::cpu14.data       423948                       # number of ReadReq MSHR hits (Count)
system.cpu14.dcache.ReadReq.mshrHits::total       423948                       # number of ReadReq MSHR hits (Count)
system.cpu14.dcache.ReadReq.mshrMisses::cpu14.data        97960                       # number of ReadReq MSHR misses (Count)
system.cpu14.dcache.ReadReq.mshrMisses::total        97960                       # number of ReadReq MSHR misses (Count)
system.cpu14.dcache.ReadReq.mshrMissLatency::cpu14.data  35549992250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.ReadReq.mshrMissLatency::total  35549992250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.ReadReq.mshrMissRate::cpu14.data     0.051688                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.mshrMissRate::total     0.051688                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.avgMshrMissLatency::cpu14.data 362903.146693                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.avgMshrMissLatency::total 362903.146693                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.hits::cpu14.data       551069                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.hits::total       551069                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.misses::cpu14.data        74246                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.misses::total        74246                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.missLatency::cpu14.data  22529911729                       # number of WriteReq miss ticks (Tick)
system.cpu14.dcache.WriteReq.missLatency::total  22529911729                       # number of WriteReq miss ticks (Tick)
system.cpu14.dcache.WriteReq.accesses::cpu14.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.missRate::cpu14.data     0.118734                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.missRate::total     0.118734                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.avgMissLatency::cpu14.data 303449.502047                       # average WriteReq miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.avgMissLatency::total 303449.502047                       # average WriteReq miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.mshrMisses::cpu14.data        74246                       # number of WriteReq MSHR misses (Count)
system.cpu14.dcache.WriteReq.mshrMisses::total        74246                       # number of WriteReq MSHR misses (Count)
system.cpu14.dcache.WriteReq.mshrMissLatency::cpu14.data  22492788729                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu14.dcache.WriteReq.mshrMissLatency::total  22492788729                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu14.dcache.WriteReq.mshrMissRate::cpu14.data     0.118734                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.mshrMissRate::total     0.118734                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.avgMshrMissLatency::cpu14.data 302949.502047                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.avgMshrMissLatency::total 302949.502047                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dcache.tags.tagsInUse        1010.172300                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dcache.tags.totalRefs            2096665                       # Total number of references to valid blocks. (Count)
system.cpu14.dcache.tags.sampledRefs           172246                       # Sample count of references to valid blocks. (Count)
system.cpu14.dcache.tags.avgRefs            12.172503                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dcache.tags.warmupTick         349658000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dcache.tags.occupancies::cpu14.data  1010.172300                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.dcache.tags.avgOccs::cpu14.data     0.986496                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.avgOccs::total      0.986496                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu14.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu14.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.dcache.tags.tagAccesses          5213472                       # Number of tag accesses (Count)
system.cpu14.dcache.tags.dataAccesses         5213472                       # Number of data accesses (Count)
system.cpu14.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.decode.idleCycles                 501693                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles            96677216                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                 2601131                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles              396325                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                  165                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved            1375805                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts             18190221                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu14.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.fetch.icacheStallCycles           664215                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu14.fetch.insts                     10521825                       # Number of instructions fetch has processed (Count)
system.cpu14.fetch.branches                   2490065                       # Number of branches that fetch encountered (Count)
system.cpu14.fetch.predictedBranches          1376277                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                    99512033                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                   404                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.cacheLines                  660335                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                  54                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples        100176530                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            0.181620                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           1.085215                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0               96872774     96.70%     96.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                 346585      0.35%     97.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                  74685      0.07%     97.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                 217849      0.22%     97.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                 992957      0.99%     98.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                  35680      0.04%     98.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                  48278      0.05%     98.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                  97075      0.10%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8                1490647      1.49%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total          100176530                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.branchRate                0.024850                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetch.rate                      0.105003                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.icache.demandHits::cpu14.inst       660259                       # number of demand (read+write) hits (Count)
system.cpu14.icache.demandHits::total          660259                       # number of demand (read+write) hits (Count)
system.cpu14.icache.overallHits::cpu14.inst       660259                       # number of overall hits (Count)
system.cpu14.icache.overallHits::total         660259                       # number of overall hits (Count)
system.cpu14.icache.demandMisses::cpu14.inst           76                       # number of demand (read+write) misses (Count)
system.cpu14.icache.demandMisses::total            76                       # number of demand (read+write) misses (Count)
system.cpu14.icache.overallMisses::cpu14.inst           76                       # number of overall misses (Count)
system.cpu14.icache.overallMisses::total           76                       # number of overall misses (Count)
system.cpu14.icache.demandMissLatency::cpu14.inst     11683250                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.icache.demandMissLatency::total     11683250                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.icache.overallMissLatency::cpu14.inst     11683250                       # number of overall miss ticks (Tick)
system.cpu14.icache.overallMissLatency::total     11683250                       # number of overall miss ticks (Tick)
system.cpu14.icache.demandAccesses::cpu14.inst       660335                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.demandAccesses::total       660335                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::cpu14.inst       660335                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::total       660335                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.demandMissRate::cpu14.inst     0.000115                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.demandMissRate::total     0.000115                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.overallMissRate::cpu14.inst     0.000115                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.overallMissRate::total     0.000115                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.demandAvgMissLatency::cpu14.inst 153726.973684                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.icache.demandAvgMissLatency::total 153726.973684                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.icache.overallAvgMissLatency::cpu14.inst 153726.973684                       # average overall miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMissLatency::total 153726.973684                       # average overall miss latency ((Tick/Count))
system.cpu14.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.demandMshrHits::cpu14.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.icache.overallMshrHits::cpu14.inst           16                       # number of overall MSHR hits (Count)
system.cpu14.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu14.icache.demandMshrMisses::cpu14.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.icache.overallMshrMisses::cpu14.inst           60                       # number of overall MSHR misses (Count)
system.cpu14.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu14.icache.demandMshrMissLatency::cpu14.inst      9807500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.icache.demandMshrMissLatency::total      9807500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.icache.overallMshrMissLatency::cpu14.inst      9807500                       # number of overall MSHR miss ticks (Tick)
system.cpu14.icache.overallMshrMissLatency::total      9807500                       # number of overall MSHR miss ticks (Tick)
system.cpu14.icache.demandMshrMissRate::cpu14.inst     0.000091                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.icache.demandMshrMissRate::total     0.000091                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.icache.overallMshrMissRate::cpu14.inst     0.000091                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.icache.overallMshrMissRate::total     0.000091                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.icache.demandAvgMshrMissLatency::cpu14.inst 163458.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.demandAvgMshrMissLatency::total 163458.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMshrMissLatency::cpu14.inst 163458.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMshrMissLatency::total 163458.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.replacements                    0                       # number of replacements (Count)
system.cpu14.icache.ReadReq.hits::cpu14.inst       660259                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.hits::total        660259                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.misses::cpu14.inst           76                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.misses::total           76                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.missLatency::cpu14.inst     11683250                       # number of ReadReq miss ticks (Tick)
system.cpu14.icache.ReadReq.missLatency::total     11683250                       # number of ReadReq miss ticks (Tick)
system.cpu14.icache.ReadReq.accesses::cpu14.inst       660335                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.accesses::total       660335                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.missRate::cpu14.inst     0.000115                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.missRate::total     0.000115                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.avgMissLatency::cpu14.inst 153726.973684                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.avgMissLatency::total 153726.973684                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.mshrHits::cpu14.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu14.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu14.icache.ReadReq.mshrMisses::cpu14.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu14.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu14.icache.ReadReq.mshrMissLatency::cpu14.inst      9807500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.icache.ReadReq.mshrMissLatency::total      9807500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.icache.ReadReq.mshrMissRate::cpu14.inst     0.000091                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.mshrMissRate::total     0.000091                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.avgMshrMissLatency::cpu14.inst 163458.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.avgMshrMissLatency::total 163458.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.icache.tags.tagsInUse          55.662050                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.icache.tags.totalRefs             660319                       # Total number of references to valid blocks. (Count)
system.cpu14.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu14.icache.tags.avgRefs         11005.316667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.icache.tags.warmupTick         349639000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.icache.tags.occupancies::cpu14.inst    55.662050                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.icache.tags.avgOccs::cpu14.inst     0.108715                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.avgOccs::total      0.108715                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu14.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu14.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.icache.tags.tagAccesses          1320730                       # Number of tag accesses (Count)
system.cpu14.icache.tags.dataAccesses         1320730                       # Number of data accesses (Count)
system.cpu14.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                     165                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                  2019161                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles               10799402                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts             18188856                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                  7                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                1895509                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                625770                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                  61                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                    4558                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents               10784009                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit               18185581                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount              18185486                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                13310406                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                18229899                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      0.181483                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.730142                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu14.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                  1544                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                  412                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                29154                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples          1893957                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean          239.690797                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev         582.241383                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9              1357226     71.66%     71.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19               4677      0.25%     71.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29              14207      0.75%     72.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39              18351      0.97%     73.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49              11748      0.62%     74.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59               7240      0.38%     74.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69               8882      0.47%     75.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79               8407      0.44%     75.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89               5724      0.30%     75.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99               6368      0.34%     76.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109             6783      0.36%     76.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119             5672      0.30%     76.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129             5085      0.27%     77.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139             5644      0.30%     77.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149             5299      0.28%     77.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159             4046      0.21%     77.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169             3516      0.19%     78.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179             3220      0.17%     78.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189             3040      0.16%     78.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199             3505      0.19%     78.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209             3856      0.20%     78.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219             3266      0.17%     78.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229             3087      0.16%     79.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239             3390      0.18%     79.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249             2938      0.16%     79.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259             2512      0.13%     79.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269             2917      0.15%     79.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279             3035      0.16%     79.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289             3134      0.17%     80.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299             3442      0.18%     80.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows         373740     19.73%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           7540                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total            1893957                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses               1895310                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                625498                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                660347                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu14.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::mean  10918455250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::min_value  10918455250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::max_value  10918455250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON  25400850250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::CLK_GATED  10918455250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                  165                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                 630938                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles              18195100                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                 2846842                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles            78503206                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts             18189620                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents               67513                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents              3897745                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents              1271974                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents             76977836                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.renamedOperands          33283852                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                  61243441                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups               17110499                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                 3187932                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps            33256546                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                  27177                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                 2113468                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                      118106199                       # The number of ROB reads (Count)
system.cpu14.rob.writes                      36376128                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts               10510990                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                 18173789                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                      100198286                       # Number of cpu cycles simulated (Cycle)
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                      19380912                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                    181                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                     19473087                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                   93                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined              15073                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined           15092                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved                52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples         100173544                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             0.194394                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            0.978510                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                95148754     94.98%     94.98% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                 1034015      1.03%     96.02% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                  818239      0.82%     96.83% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                  558034      0.56%     97.39% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                  227482      0.23%     97.62% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                 1068301      1.07%     98.68% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                  357795      0.36%     99.04% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                  957103      0.96%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                    3821      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total           100173544                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                  2189      5.88%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                    0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                    0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                  0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%      5.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd           14860     39.94%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     45.82% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                  172      0.46%     46.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                  34      0.09%     46.37% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead           12660     34.02%     80.40% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite           7294     19.60%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass          151      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu     15945543     81.89%     81.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult           18      0.00%     81.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv          204      0.00%     81.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd       281303      1.44%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     83.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd       281250      1.44%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult       250001      1.28%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead      1213621      6.23%     92.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite        31762      0.16%     92.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead       875467      4.50%     96.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite       593767      3.05%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total     19473087                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       0.194346                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                             37209                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.001911                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads              133558571                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites              16708081                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses      16690081                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                 5598449                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                2688088                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses        2687602                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                  16693522                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                    2816623                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numInsts                        19472815                       # Number of executed instructions (Count)
system.cpu15.numLoadInsts                     2089052                       # Number of load instructions executed (Count)
system.cpu15.numSquashedInsts                     272                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu15.numRefs                          2714554                       # Number of memory reference insts executed (Count)
system.cpu15.numBranches                      2687170                       # Number of branches executed (Count)
system.cpu15.numStoreInsts                     625502                       # Number of stores executed (Count)
system.cpu15.numRate                         0.194343                       # Inst execution rate ((Count/Cycle))
system.cpu15.timesIdled                            82                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                         24742                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.quiesceCycles                    1406223                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu15.committedInsts                  11206419                       # Number of Instructions Simulated (Count)
system.cpu15.committedOps                    19365953                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.cpi                             8.941151                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu15.totalCpi                        8.941151                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu15.ipc                             0.111842                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu15.totalIpc                        0.111842                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu15.intRegfileReads                 18386430                       # Number of integer regfile reads (Count)
system.cpu15.intRegfileWrites                10072588                       # Number of integer regfile writes (Count)
system.cpu15.fpRegfileReads                   3187544                       # Number of floating regfile reads (Count)
system.cpu15.fpRegfileWrites                  2093840                       # Number of floating regfile writes (Count)
system.cpu15.ccRegfileReads                  13434748                       # number of cc regfile reads (Count)
system.cpu15.ccRegfileWrites                  8323213                       # number of cc regfile writes (Count)
system.cpu15.miscRegfileReads                 8339859                       # number of misc regfile reads (Count)
system.cpu15.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu15.MemDepUnit__0.insertedLoads      1994875                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores       625784                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads        31844                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores        31499                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups               2688772                       # Number of BP lookups (Count)
system.cpu15.branchPred.condPredicted         2687809                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.BTBLookups            1475450                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBHits               1475384                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.999955                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.RASUsed                   200                       # Number of times the RAS was used to get a target. (Count)
system.cpu15.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu15.branchPred.indirectLookups           322                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses            286                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu15.commit.commitSquashedInsts         13368                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples    100171767                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     0.193327                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     1.006322                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0      95483972     95.32%     95.32% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1       1106771      1.10%     96.43% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2        169006      0.17%     96.59% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3        710024      0.71%     97.30% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4        464200      0.46%     97.77% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5        956463      0.95%     98.72% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6         74634      0.07%     98.80% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7        949397      0.95%     99.74% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8        257300      0.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total    100171767                       # Number of insts commited each cycle (Count)
system.cpu15.commit.instsCommitted           11206419                       # Number of instructions committed (Count)
system.cpu15.commit.opsCommitted             19365953                       # Number of ops (including micro ops) committed (Count)
system.cpu15.commit.memRefs                   2618662                       # Number of memory references committed (Count)
system.cpu15.commit.loads                     1993304                       # Number of loads committed (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu15.commit.branches                  2685666                       # Number of branches committed (Count)
system.cpu15.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu15.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu15.commit.integer                  16842048                       # Number of committed integer instructions. (Count)
system.cpu15.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu     15934524     82.28%     82.28% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult           18      0.00%     82.28% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv          198      0.00%     82.28% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd       281260      1.45%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     83.73% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd       281250      1.45%     85.19% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.19% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.19% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.19% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.19% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.19% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult       250000      1.29%     86.48% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead      1212036      6.26%     92.74% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite        31600      0.16%     92.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead       781268      4.03%     96.93% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite       593758      3.07%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total     19365953                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples       257300                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.dcache.demandHits::cpu15.data      1998210                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.demandHits::total         1998210                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.overallHits::cpu15.data      1998210                       # number of overall hits (Count)
system.cpu15.dcache.overallHits::total        1998210                       # number of overall hits (Count)
system.cpu15.dcache.demandMisses::cpu15.data       621655                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.demandMisses::total        621655                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.overallMisses::cpu15.data       621655                       # number of overall misses (Count)
system.cpu15.dcache.overallMisses::total       621655                       # number of overall misses (Count)
system.cpu15.dcache.demandMissLatency::cpu15.data 137403167958                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.dcache.demandMissLatency::total 137403167958                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.dcache.overallMissLatency::cpu15.data 137403167958                       # number of overall miss ticks (Tick)
system.cpu15.dcache.overallMissLatency::total 137403167958                       # number of overall miss ticks (Tick)
system.cpu15.dcache.demandAccesses::cpu15.data      2619865                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.demandAccesses::total      2619865                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::cpu15.data      2619865                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::total      2619865                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.demandMissRate::cpu15.data     0.237285                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.demandMissRate::total     0.237285                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.overallMissRate::cpu15.data     0.237285                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.overallMissRate::total     0.237285                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.demandAvgMissLatency::cpu15.data 221028.010646                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.dcache.demandAvgMissLatency::total 221028.010646                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.dcache.overallAvgMissLatency::cpu15.data 221028.010646                       # average overall miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMissLatency::total 221028.010646                       # average overall miss latency ((Tick/Count))
system.cpu15.dcache.blockedCycles::no_mshrs     20876130                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCycles::no_targets         6574                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCauses::no_mshrs        54439                       # number of times access was blocked (Count)
system.cpu15.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu15.dcache.avgBlocked::no_mshrs   383.477470                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.avgBlocked::no_targets   243.481481                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.writebacks::writebacks        78040                       # number of writebacks (Count)
system.cpu15.dcache.writebacks::total           78040                       # number of writebacks (Count)
system.cpu15.dcache.demandMshrHits::cpu15.data       449448                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.dcache.demandMshrHits::total       449448                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.dcache.overallMshrHits::cpu15.data       449448                       # number of overall MSHR hits (Count)
system.cpu15.dcache.overallMshrHits::total       449448                       # number of overall MSHR hits (Count)
system.cpu15.dcache.demandMshrMisses::cpu15.data       172207                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.dcache.demandMshrMisses::total       172207                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.dcache.overallMshrMisses::cpu15.data       172207                       # number of overall MSHR misses (Count)
system.cpu15.dcache.overallMshrMisses::total       172207                       # number of overall MSHR misses (Count)
system.cpu15.dcache.demandMshrMissLatency::cpu15.data  58507883958                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.dcache.demandMshrMissLatency::total  58507883958                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.dcache.overallMshrMissLatency::cpu15.data  58507883958                       # number of overall MSHR miss ticks (Tick)
system.cpu15.dcache.overallMshrMissLatency::total  58507883958                       # number of overall MSHR miss ticks (Tick)
system.cpu15.dcache.demandMshrMissRate::cpu15.data     0.065731                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.dcache.demandMshrMissRate::total     0.065731                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.dcache.overallMshrMissRate::cpu15.data     0.065731                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.dcache.overallMshrMissRate::total     0.065731                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.dcache.demandAvgMshrMissLatency::cpu15.data 339753.226977                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.demandAvgMshrMissLatency::total 339753.226977                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMshrMissLatency::cpu15.data 339753.226977                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMshrMissLatency::total 339753.226977                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.replacements               171082                       # number of replacements (Count)
system.cpu15.dcache.LockedRMWReadReq.hits::cpu15.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu15.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu15.dcache.LockedRMWReadReq.misses::cpu15.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu15.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu15.dcache.LockedRMWReadReq.missLatency::cpu15.data      2917250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.missLatency::total      2917250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.accesses::cpu15.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWReadReq.missRate::cpu15.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.avgMissLatency::cpu15.data 69458.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.avgMissLatency::total 69458.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.mshrMisses::cpu15.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu15.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu15.dcache.LockedRMWReadReq.mshrMissLatency::cpu15.data      5878000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.mshrMissLatency::total      5878000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.mshrMissRate::cpu15.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu15.data 139952.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.avgMshrMissLatency::total 139952.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWWriteReq.hits::cpu15.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu15.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu15.dcache.LockedRMWWriteReq.accesses::cpu15.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.hits::cpu15.data      1447142                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.hits::total       1447142                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.misses::cpu15.data       547408                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.misses::total       547408                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.missLatency::cpu15.data 115235049000                       # number of ReadReq miss ticks (Tick)
system.cpu15.dcache.ReadReq.missLatency::total 115235049000                       # number of ReadReq miss ticks (Tick)
system.cpu15.dcache.ReadReq.accesses::cpu15.data      1994550                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.accesses::total      1994550                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.missRate::cpu15.data     0.274452                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.missRate::total     0.274452                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.avgMissLatency::cpu15.data 210510.348771                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.avgMissLatency::total 210510.348771                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.mshrHits::cpu15.data       449448                       # number of ReadReq MSHR hits (Count)
system.cpu15.dcache.ReadReq.mshrHits::total       449448                       # number of ReadReq MSHR hits (Count)
system.cpu15.dcache.ReadReq.mshrMisses::cpu15.data        97960                       # number of ReadReq MSHR misses (Count)
system.cpu15.dcache.ReadReq.mshrMisses::total        97960                       # number of ReadReq MSHR misses (Count)
system.cpu15.dcache.ReadReq.mshrMissLatency::cpu15.data  36376888500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.ReadReq.mshrMissLatency::total  36376888500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.ReadReq.mshrMissRate::cpu15.data     0.049114                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.mshrMissRate::total     0.049114                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.avgMshrMissLatency::cpu15.data 371344.308902                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.avgMshrMissLatency::total 371344.308902                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.hits::cpu15.data       551068                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.hits::total       551068                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.misses::cpu15.data        74247                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.missLatency::cpu15.data  22168118958                       # number of WriteReq miss ticks (Tick)
system.cpu15.dcache.WriteReq.missLatency::total  22168118958                       # number of WriteReq miss ticks (Tick)
system.cpu15.dcache.WriteReq.accesses::cpu15.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.missRate::cpu15.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.avgMissLatency::cpu15.data 298572.588226                       # average WriteReq miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.avgMissLatency::total 298572.588226                       # average WriteReq miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.mshrMisses::cpu15.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu15.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu15.dcache.WriteReq.mshrMissLatency::cpu15.data  22130995458                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu15.dcache.WriteReq.mshrMissLatency::total  22130995458                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu15.dcache.WriteReq.mshrMissRate::cpu15.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.avgMshrMissLatency::cpu15.data 298072.588226                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.avgMshrMissLatency::total 298072.588226                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dcache.tags.tagsInUse        1010.027264                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dcache.tags.totalRefs            2170504                       # Total number of references to valid blocks. (Count)
system.cpu15.dcache.tags.sampledRefs           172246                       # Sample count of references to valid blocks. (Count)
system.cpu15.dcache.tags.avgRefs            12.601187                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dcache.tags.warmupTick         351642000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dcache.tags.occupancies::cpu15.data  1010.027264                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.dcache.tags.avgOccs::cpu15.data     0.986355                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.avgOccs::total      0.986355                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu15.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu15.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.dcache.tags.tagAccesses          5412148                       # Number of tag accesses (Count)
system.cpu15.dcache.tags.dataAccesses         5412148                       # Number of data accesses (Count)
system.cpu15.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.decode.idleCycles                 710072                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles            96163474                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                 2914132                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles              385701                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                  165                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved            1475156                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts             19382451                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu15.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.fetch.icacheStallCycles           873917                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu15.fetch.insts                     11217226                       # Number of instructions fetch has processed (Count)
system.cpu15.fetch.branches                   2688772                       # Number of branches that fetch encountered (Count)
system.cpu15.fetch.predictedBranches          1475620                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                    99299345                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                   404                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.cacheLines                  867663                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                  48                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples        100173544                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            0.193527                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           1.116541                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0               96570783     96.40%     96.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                 449378      0.45%     96.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                  72046      0.07%     96.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                 320175      0.32%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                 987566      0.99%     98.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                  34535      0.03%     98.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                  49230      0.05%     98.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                 104697      0.10%     98.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8                1585134      1.58%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total          100173544                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.branchRate                0.026835                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetch.rate                      0.111950                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.icache.demandHits::cpu15.inst       867586                       # number of demand (read+write) hits (Count)
system.cpu15.icache.demandHits::total          867586                       # number of demand (read+write) hits (Count)
system.cpu15.icache.overallHits::cpu15.inst       867586                       # number of overall hits (Count)
system.cpu15.icache.overallHits::total         867586                       # number of overall hits (Count)
system.cpu15.icache.demandMisses::cpu15.inst           77                       # number of demand (read+write) misses (Count)
system.cpu15.icache.demandMisses::total            77                       # number of demand (read+write) misses (Count)
system.cpu15.icache.overallMisses::cpu15.inst           77                       # number of overall misses (Count)
system.cpu15.icache.overallMisses::total           77                       # number of overall misses (Count)
system.cpu15.icache.demandMissLatency::cpu15.inst     12075750                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.icache.demandMissLatency::total     12075750                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.icache.overallMissLatency::cpu15.inst     12075750                       # number of overall miss ticks (Tick)
system.cpu15.icache.overallMissLatency::total     12075750                       # number of overall miss ticks (Tick)
system.cpu15.icache.demandAccesses::cpu15.inst       867663                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.demandAccesses::total       867663                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::cpu15.inst       867663                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::total       867663                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.demandMissRate::cpu15.inst     0.000089                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.demandMissRate::total     0.000089                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.overallMissRate::cpu15.inst     0.000089                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.overallMissRate::total     0.000089                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.demandAvgMissLatency::cpu15.inst 156827.922078                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.icache.demandAvgMissLatency::total 156827.922078                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.icache.overallAvgMissLatency::cpu15.inst 156827.922078                       # average overall miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMissLatency::total 156827.922078                       # average overall miss latency ((Tick/Count))
system.cpu15.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.demandMshrHits::cpu15.inst           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.icache.demandMshrHits::total           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.icache.overallMshrHits::cpu15.inst           17                       # number of overall MSHR hits (Count)
system.cpu15.icache.overallMshrHits::total           17                       # number of overall MSHR hits (Count)
system.cpu15.icache.demandMshrMisses::cpu15.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.icache.overallMshrMisses::cpu15.inst           60                       # number of overall MSHR misses (Count)
system.cpu15.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu15.icache.demandMshrMissLatency::cpu15.inst      9208750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.icache.demandMshrMissLatency::total      9208750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.icache.overallMshrMissLatency::cpu15.inst      9208750                       # number of overall MSHR miss ticks (Tick)
system.cpu15.icache.overallMshrMissLatency::total      9208750                       # number of overall MSHR miss ticks (Tick)
system.cpu15.icache.demandMshrMissRate::cpu15.inst     0.000069                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.icache.demandMshrMissRate::total     0.000069                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.icache.overallMshrMissRate::cpu15.inst     0.000069                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.icache.overallMshrMissRate::total     0.000069                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.icache.demandAvgMshrMissLatency::cpu15.inst 153479.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.demandAvgMshrMissLatency::total 153479.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMshrMissLatency::cpu15.inst 153479.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMshrMissLatency::total 153479.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.replacements                    0                       # number of replacements (Count)
system.cpu15.icache.ReadReq.hits::cpu15.inst       867586                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.hits::total        867586                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.misses::cpu15.inst           77                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.missLatency::cpu15.inst     12075750                       # number of ReadReq miss ticks (Tick)
system.cpu15.icache.ReadReq.missLatency::total     12075750                       # number of ReadReq miss ticks (Tick)
system.cpu15.icache.ReadReq.accesses::cpu15.inst       867663                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.accesses::total       867663                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.missRate::cpu15.inst     0.000089                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.missRate::total     0.000089                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.avgMissLatency::cpu15.inst 156827.922078                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.avgMissLatency::total 156827.922078                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.mshrHits::cpu15.inst           17                       # number of ReadReq MSHR hits (Count)
system.cpu15.icache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu15.icache.ReadReq.mshrMisses::cpu15.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu15.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu15.icache.ReadReq.mshrMissLatency::cpu15.inst      9208750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.icache.ReadReq.mshrMissLatency::total      9208750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.icache.ReadReq.mshrMissRate::cpu15.inst     0.000069                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.mshrMissRate::total     0.000069                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.avgMshrMissLatency::cpu15.inst 153479.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.avgMshrMissLatency::total 153479.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.icache.tags.tagsInUse          55.660749                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.icache.tags.totalRefs             867646                       # Total number of references to valid blocks. (Count)
system.cpu15.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu15.icache.tags.avgRefs         14460.766667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.icache.tags.warmupTick         351623000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.icache.tags.occupancies::cpu15.inst    55.660749                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.icache.tags.avgOccs::cpu15.inst     0.108712                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.avgOccs::total      0.108712                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu15.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu15.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.icache.tags.tagAccesses          1735386                       # Number of tag accesses (Count)
system.cpu15.icache.tags.dataAccesses         1735386                       # Number of data accesses (Count)
system.cpu15.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                     165                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                  2704477                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles               10972753                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts             19381093                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                  3                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                1994875                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                625784                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                  61                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                    5385                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents               10955768                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit               19377771                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount              19377683                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                14212750                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                19332571                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      0.193393                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.735171                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu15.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                  1563                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                  426                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                35177                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples          1993304                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean          254.219471                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev         612.650377                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9              1430993     71.79%     71.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19               4760      0.24%     72.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29              13134      0.66%     72.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39              17706      0.89%     73.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49              11078      0.56%     74.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59               6371      0.32%     74.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69               8127      0.41%     74.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79               7826      0.39%     75.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89               5544      0.28%     75.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99               6041      0.30%     75.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109             6556      0.33%     76.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119             5257      0.26%     76.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129             4804      0.24%     76.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139             5459      0.27%     76.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149             4969      0.25%     77.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159             3946      0.20%     77.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169             3844      0.19%     77.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179             3482      0.17%     77.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189             2913      0.15%     77.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199             3278      0.16%     78.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209             3814      0.19%     78.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219             3204      0.16%     78.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229             2959      0.15%     78.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239             3286      0.16%     78.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249             3018      0.15%     78.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259             2735      0.14%     79.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269             2807      0.14%     79.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279             2966      0.15%     79.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289             3410      0.17%     79.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299             3523      0.18%     79.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows         405494     20.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           8155                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total            1993304                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses               1994666                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                625502                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                867675                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu15.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::mean  10918178250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::min_value  10918178250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::max_value  10918178250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON  25401127250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::CLK_GATED  10918178250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                  165                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                 844052                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles              19269814                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                 3151463                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles            76907771                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts             19381843                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents               83868                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents              3871649                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents              1359705                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents             75285413                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.renamedOperands          35668160                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                  65416036                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups               18203361                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                 3187875                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps            35640874                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                  27157                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                 2097981                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                      119293502                       # The number of ROB reads (Count)
system.cpu15.rob.writes                      38760607                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts               11206419                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                 19365953                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu16.numCycles                      100191526                       # Number of cpu cycles simulated (Cycle)
system.cpu16.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu16.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu16.instsAdded                      19763334                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu16.nonSpecInstsAdded                    193                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu16.instsIssued                     19845389                       # Number of instructions issued (Count)
system.cpu16.squashedInstsIssued                   89                       # Number of squashed instructions issued (Count)
system.cpu16.squashedInstsExamined              15485                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu16.squashedOperandsExamined           16310                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu16.squashedNonSpecRemoved                64                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu16.numIssuedDist::samples         100161620                       # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::mean             0.198134                       # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::stdev            0.985661                       # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::0                95010282     94.86%     94.86% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::1                 1058275      1.06%     95.91% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::2                  866130      0.86%     96.78% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::3                  591849      0.59%     97.37% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::4                  218000      0.22%     97.59% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::5                 1059406      1.06%     98.64% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::6                  397517      0.40%     99.04% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::7                  956113      0.95%    100.00% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::8                    4048      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu16.numIssuedDist::total           100161620                       # Number of insts issued each cycle (Count)
system.cpu16.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::IntAlu                  2162      6.63%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::IntMult                    0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::IntDiv                     0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatAdd                   0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatCmp                   0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatCvt                   0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatMult                  0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatMultAcc               0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatDiv                   0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatMisc                  0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatSqrt                  0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdAdd                    0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdAddAcc                 0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdAlu                    0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdCmp                    0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdCvt                    0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdMisc                   0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdMult                   0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdMultAcc                0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdShift                  0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdShiftAcc               0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdDiv                    0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdSqrt                   0      0.00%      6.63% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatAdd           14398     44.15%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatAlu               0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatCmp               0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatCvt               0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatDiv               0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatMisc              0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatMult              0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatMultAcc            0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatSqrt              0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdReduceAdd              0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdReduceAlu              0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdReduceCmp              0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdAes                    0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdAesMix                 0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdSha1Hash               0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdSha1Hash2              0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdSha256Hash             0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdSha256Hash2            0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdShaSigma2              0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdShaSigma3              0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::SimdPredAlu                0      0.00%     50.78% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::MemRead                  163      0.50%     51.28% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::MemWrite                  31      0.10%     51.37% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatMemRead           10135     31.08%     82.45% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::FloatMemWrite           5723     17.55%    100.00% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu16.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu16.statIssuedInstType_0::No_OpClass          153      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::IntAlu     16295888     82.11%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::IntMult           18      0.00%     82.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::IntDiv          204      0.00%     82.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatAdd       281296      1.42%     83.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatCmp            0      0.00%     83.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatCvt            0      0.00%     83.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatMult            0      0.00%     83.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatDiv            0      0.00%     83.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatMisc            0      0.00%     83.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatSqrt            0      0.00%     83.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdAdd            0      0.00%     83.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdAlu            0      0.00%     83.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdCmp            0      0.00%     83.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdCvt            0      0.00%     83.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdMisc            0      0.00%     83.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdMult            0      0.00%     83.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdShift            0      0.00%     83.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdDiv            0      0.00%     83.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdSqrt            0      0.00%     83.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatAdd       281250      1.42%     84.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatMult       250003      1.26%     86.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdAes            0      0.00%     86.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdAesMix            0      0.00%     86.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::MemRead      1245467      6.28%     92.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::MemWrite        31770      0.16%     92.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatMemRead       865574      4.36%     97.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::FloatMemWrite       593766      2.99%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu16.statIssuedInstType_0::total     19845389                       # Number of instructions issued per FU type, per thread (Count)
system.cpu16.issueRate                       0.198075                       # Inst issue rate ((Count/Cycle))
system.cpu16.fuBusy                             32612                       # FU busy when requested (Count)
system.cpu16.fuBusyRate                      0.001643                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu16.intInstQueueReads              134310998                       # Number of integer instruction queue reads (Count)
system.cpu16.intInstQueueWrites              17090989                       # Number of integer instruction queue writes (Count)
system.cpu16.intInstQueueWakeupAccesses      17072250                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu16.fpInstQueueReads                 5574101                       # Number of floating instruction queue reads (Count)
system.cpu16.fpInstQueueWrites                2688026                       # Number of floating instruction queue writes (Count)
system.cpu16.fpInstQueueWakeupAccesses        2687610                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu16.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu16.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu16.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu16.intAluAccesses                  17075676                       # Number of integer alu accesses (Count)
system.cpu16.fpAluAccesses                    2802172                       # Number of floating point alu accesses (Count)
system.cpu16.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu16.numInsts                        19845108                       # Number of executed instructions (Count)
system.cpu16.numLoadInsts                     2111002                       # Number of load instructions executed (Count)
system.cpu16.numSquashedInsts                     281                       # Number of squashed instructions skipped in execute (Count)
system.cpu16.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu16.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu16.numRefs                          2736513                       # Number of memory reference insts executed (Count)
system.cpu16.numBranches                      2750832                       # Number of branches executed (Count)
system.cpu16.numStoreInsts                     625511                       # Number of stores executed (Count)
system.cpu16.numRate                         0.198072                       # Inst execution rate ((Count/Cycle))
system.cpu16.timesIdled                            83                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu16.idleCycles                         29906                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu16.quiesceCycles                    1412935                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu16.committedInsts                  11429269                       # Number of Instructions Simulated (Count)
system.cpu16.committedOps                    19747975                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu16.cpi                             8.766223                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu16.totalCpi                        8.766223                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu16.ipc                             0.114074                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu16.totalIpc                        0.114074                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu16.intRegfileReads                 18716894                       # Number of integer regfile reads (Count)
system.cpu16.intRegfileWrites                10295612                       # Number of integer regfile writes (Count)
system.cpu16.fpRegfileReads                   3187571                       # Number of floating regfile reads (Count)
system.cpu16.fpRegfileWrites                  2093846                       # Number of floating regfile writes (Count)
system.cpu16.ccRegfileReads                  13752991                       # number of cc regfile reads (Count)
system.cpu16.ccRegfileWrites                  8514159                       # number of cc regfile writes (Count)
system.cpu16.miscRegfileReads                 8489190                       # number of misc regfile reads (Count)
system.cpu16.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu16.MemDepUnit__0.insertedLoads      2026767                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__0.insertedStores       625819                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__0.conflictingLoads        31853                       # Number of conflicting loads. (Count)
system.cpu16.MemDepUnit__0.conflictingStores        31515                       # Number of conflicting stores. (Count)
system.cpu16.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu16.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu16.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu16.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu16.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu16.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu16.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu16.branchPred.lookups               2752515                       # Number of BP lookups (Count)
system.cpu16.branchPred.condPredicted         2751524                       # Number of conditional branches predicted (Count)
system.cpu16.branchPred.condIncorrect             184                       # Number of conditional branches incorrect (Count)
system.cpu16.branchPred.BTBLookups            1507328                       # Number of BTB lookups (Count)
system.cpu16.branchPred.BTBHits               1507259                       # Number of BTB hits (Count)
system.cpu16.branchPred.BTBHitRatio          0.999954                       # BTB Hit Ratio (Ratio)
system.cpu16.branchPred.RASUsed                   207                       # Number of times the RAS was used to get a target. (Count)
system.cpu16.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu16.branchPred.indirectLookups           322                       # Number of indirect predictor lookups. (Count)
system.cpu16.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu16.branchPred.indirectMisses            286                       # Number of indirect misses. (Count)
system.cpu16.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu16.commit.commitSquashedInsts         13780                       # The number of squashed insts skipped by commit (Count)
system.cpu16.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu16.commit.branchMispredicts             146                       # The number of times a branch was mispredicted (Count)
system.cpu16.commit.numCommittedDist::samples    100159770                       # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::mean     0.197165                       # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::stdev     1.009943                       # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::0      95283457     95.13%     95.13% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::1       1190436      1.19%     96.32% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::2        182630      0.18%     96.50% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::3        782241      0.78%     97.28% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::4        493866      0.49%     97.78% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::5        953003      0.95%     98.73% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::6         71253      0.07%     98.80% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::7        945513      0.94%     99.74% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::8        257371      0.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu16.commit.numCommittedDist::total    100159770                       # Number of insts commited each cycle (Count)
system.cpu16.commit.instsCommitted           11429269                       # Number of instructions committed (Count)
system.cpu16.commit.opsCommitted             19747975                       # Number of ops (including micro ops) committed (Count)
system.cpu16.commit.memRefs                   2650503                       # Number of memory references committed (Count)
system.cpu16.commit.loads                     2025141                       # Number of loads committed (Count)
system.cpu16.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu16.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu16.commit.branches                  2749334                       # Number of branches committed (Count)
system.cpu16.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu16.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu16.commit.integer                  17192235                       # Number of committed integer instructions. (Count)
system.cpu16.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu16.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::IntAlu     16284706     82.46%     82.46% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::IntMult           18      0.00%     82.46% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::IntDiv          198      0.00%     82.46% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatAdd       281260      1.42%     83.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatCmp            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatCvt            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatMult            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatDiv            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatMisc            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatSqrt            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdAdd            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdAlu            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdCmp            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdCvt            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdMisc            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdMult            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdShift            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdDiv            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdSqrt            0      0.00%     83.89% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatAdd       281250      1.42%     85.31% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.31% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.31% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.31% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.31% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.31% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatMult       250000      1.27%     86.58% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdAes            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdAesMix            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::MemRead      1243873      6.30%     92.88% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::MemWrite        31604      0.16%     93.04% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatMemRead       781268      3.96%     96.99% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::FloatMemWrite       593758      3.01%    100.00% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu16.commit.committedInstType_0::total     19747975                       # Class of committed instruction (Count)
system.cpu16.commit.commitEligibleSamples       257371                       # number cycles where commit BW limit reached (Cycle)
system.cpu16.dcache.demandHits::cpu16.data      2033101                       # number of demand (read+write) hits (Count)
system.cpu16.dcache.demandHits::total         2033101                       # number of demand (read+write) hits (Count)
system.cpu16.dcache.overallHits::cpu16.data      2033101                       # number of overall hits (Count)
system.cpu16.dcache.overallHits::total        2033101                       # number of overall hits (Count)
system.cpu16.dcache.demandMisses::cpu16.data       618613                       # number of demand (read+write) misses (Count)
system.cpu16.dcache.demandMisses::total        618613                       # number of demand (read+write) misses (Count)
system.cpu16.dcache.overallMisses::cpu16.data       618613                       # number of overall misses (Count)
system.cpu16.dcache.overallMisses::total       618613                       # number of overall misses (Count)
system.cpu16.dcache.demandMissLatency::cpu16.data 129646670212                       # number of demand (read+write) miss ticks (Tick)
system.cpu16.dcache.demandMissLatency::total 129646670212                       # number of demand (read+write) miss ticks (Tick)
system.cpu16.dcache.overallMissLatency::cpu16.data 129646670212                       # number of overall miss ticks (Tick)
system.cpu16.dcache.overallMissLatency::total 129646670212                       # number of overall miss ticks (Tick)
system.cpu16.dcache.demandAccesses::cpu16.data      2651714                       # number of demand (read+write) accesses (Count)
system.cpu16.dcache.demandAccesses::total      2651714                       # number of demand (read+write) accesses (Count)
system.cpu16.dcache.overallAccesses::cpu16.data      2651714                       # number of overall (read+write) accesses (Count)
system.cpu16.dcache.overallAccesses::total      2651714                       # number of overall (read+write) accesses (Count)
system.cpu16.dcache.demandMissRate::cpu16.data     0.233288                       # miss rate for demand accesses (Ratio)
system.cpu16.dcache.demandMissRate::total     0.233288                       # miss rate for demand accesses (Ratio)
system.cpu16.dcache.overallMissRate::cpu16.data     0.233288                       # miss rate for overall accesses (Ratio)
system.cpu16.dcache.overallMissRate::total     0.233288                       # miss rate for overall accesses (Ratio)
system.cpu16.dcache.demandAvgMissLatency::cpu16.data 209576.375233                       # average overall miss latency in ticks ((Tick/Count))
system.cpu16.dcache.demandAvgMissLatency::total 209576.375233                       # average overall miss latency in ticks ((Tick/Count))
system.cpu16.dcache.overallAvgMissLatency::cpu16.data 209576.375233                       # average overall miss latency ((Tick/Count))
system.cpu16.dcache.overallAvgMissLatency::total 209576.375233                       # average overall miss latency ((Tick/Count))
system.cpu16.dcache.blockedCycles::no_mshrs     19606371                       # number of cycles access was blocked (Cycle)
system.cpu16.dcache.blockedCycles::no_targets         5430                       # number of cycles access was blocked (Cycle)
system.cpu16.dcache.blockedCauses::no_mshrs        52810                       # number of times access was blocked (Count)
system.cpu16.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu16.dcache.avgBlocked::no_mshrs   371.262469                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.dcache.avgBlocked::no_targets   201.111111                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.dcache.writebacks::writebacks        78040                       # number of writebacks (Count)
system.cpu16.dcache.writebacks::total           78040                       # number of writebacks (Count)
system.cpu16.dcache.demandMshrHits::cpu16.data       446398                       # number of demand (read+write) MSHR hits (Count)
system.cpu16.dcache.demandMshrHits::total       446398                       # number of demand (read+write) MSHR hits (Count)
system.cpu16.dcache.overallMshrHits::cpu16.data       446398                       # number of overall MSHR hits (Count)
system.cpu16.dcache.overallMshrHits::total       446398                       # number of overall MSHR hits (Count)
system.cpu16.dcache.demandMshrMisses::cpu16.data       172215                       # number of demand (read+write) MSHR misses (Count)
system.cpu16.dcache.demandMshrMisses::total       172215                       # number of demand (read+write) MSHR misses (Count)
system.cpu16.dcache.overallMshrMisses::cpu16.data       172215                       # number of overall MSHR misses (Count)
system.cpu16.dcache.overallMshrMisses::total       172215                       # number of overall MSHR misses (Count)
system.cpu16.dcache.demandMshrMissLatency::cpu16.data  57436626212                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu16.dcache.demandMshrMissLatency::total  57436626212                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu16.dcache.overallMshrMissLatency::cpu16.data  57436626212                       # number of overall MSHR miss ticks (Tick)
system.cpu16.dcache.overallMshrMissLatency::total  57436626212                       # number of overall MSHR miss ticks (Tick)
system.cpu16.dcache.demandMshrMissRate::cpu16.data     0.064945                       # mshr miss ratio for demand accesses (Ratio)
system.cpu16.dcache.demandMshrMissRate::total     0.064945                       # mshr miss ratio for demand accesses (Ratio)
system.cpu16.dcache.overallMshrMissRate::cpu16.data     0.064945                       # mshr miss ratio for overall accesses (Ratio)
system.cpu16.dcache.overallMshrMissRate::total     0.064945                       # mshr miss ratio for overall accesses (Ratio)
system.cpu16.dcache.demandAvgMshrMissLatency::cpu16.data 333516.977104                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.dcache.demandAvgMshrMissLatency::total 333516.977104                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.dcache.overallAvgMshrMissLatency::cpu16.data 333516.977104                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.dcache.overallAvgMshrMissLatency::total 333516.977104                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.dcache.replacements               171084                       # number of replacements (Count)
system.cpu16.dcache.LockedRMWReadReq.hits::cpu16.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu16.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu16.dcache.LockedRMWReadReq.misses::cpu16.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu16.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu16.dcache.LockedRMWReadReq.missLatency::cpu16.data      3120000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu16.dcache.LockedRMWReadReq.missLatency::total      3120000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu16.dcache.LockedRMWReadReq.accesses::cpu16.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu16.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu16.dcache.LockedRMWReadReq.missRate::cpu16.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu16.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu16.dcache.LockedRMWReadReq.avgMissLatency::cpu16.data 74285.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu16.dcache.LockedRMWReadReq.avgMissLatency::total 74285.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu16.dcache.LockedRMWReadReq.mshrMisses::cpu16.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu16.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu16.dcache.LockedRMWReadReq.mshrMissLatency::cpu16.data      6293750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu16.dcache.LockedRMWReadReq.mshrMissLatency::total      6293750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu16.dcache.LockedRMWReadReq.mshrMissRate::cpu16.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu16.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu16.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu16.data 149851.190476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu16.dcache.LockedRMWReadReq.avgMshrMissLatency::total 149851.190476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu16.dcache.LockedRMWWriteReq.hits::cpu16.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu16.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu16.dcache.LockedRMWWriteReq.accesses::cpu16.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu16.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu16.dcache.ReadReq.hits::cpu16.data      1482031                       # number of ReadReq hits (Count)
system.cpu16.dcache.ReadReq.hits::total       1482031                       # number of ReadReq hits (Count)
system.cpu16.dcache.ReadReq.misses::cpu16.data       544364                       # number of ReadReq misses (Count)
system.cpu16.dcache.ReadReq.misses::total       544364                       # number of ReadReq misses (Count)
system.cpu16.dcache.ReadReq.missLatency::cpu16.data 107558842500                       # number of ReadReq miss ticks (Tick)
system.cpu16.dcache.ReadReq.missLatency::total 107558842500                       # number of ReadReq miss ticks (Tick)
system.cpu16.dcache.ReadReq.accesses::cpu16.data      2026395                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu16.dcache.ReadReq.accesses::total      2026395                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu16.dcache.ReadReq.missRate::cpu16.data     0.268637                       # miss rate for ReadReq accesses (Ratio)
system.cpu16.dcache.ReadReq.missRate::total     0.268637                       # miss rate for ReadReq accesses (Ratio)
system.cpu16.dcache.ReadReq.avgMissLatency::cpu16.data 197586.252030                       # average ReadReq miss latency ((Tick/Count))
system.cpu16.dcache.ReadReq.avgMissLatency::total 197586.252030                       # average ReadReq miss latency ((Tick/Count))
system.cpu16.dcache.ReadReq.mshrHits::cpu16.data       446398                       # number of ReadReq MSHR hits (Count)
system.cpu16.dcache.ReadReq.mshrHits::total       446398                       # number of ReadReq MSHR hits (Count)
system.cpu16.dcache.ReadReq.mshrMisses::cpu16.data        97966                       # number of ReadReq MSHR misses (Count)
system.cpu16.dcache.ReadReq.mshrMisses::total        97966                       # number of ReadReq MSHR misses (Count)
system.cpu16.dcache.ReadReq.mshrMissLatency::cpu16.data  35385923000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu16.dcache.ReadReq.mshrMissLatency::total  35385923000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu16.dcache.ReadReq.mshrMissRate::cpu16.data     0.048345                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu16.dcache.ReadReq.mshrMissRate::total     0.048345                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu16.dcache.ReadReq.avgMshrMissLatency::cpu16.data 361206.163363                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu16.dcache.ReadReq.avgMshrMissLatency::total 361206.163363                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu16.dcache.WriteReq.hits::cpu16.data       551070                       # number of WriteReq hits (Count)
system.cpu16.dcache.WriteReq.hits::total       551070                       # number of WriteReq hits (Count)
system.cpu16.dcache.WriteReq.misses::cpu16.data        74249                       # number of WriteReq misses (Count)
system.cpu16.dcache.WriteReq.misses::total        74249                       # number of WriteReq misses (Count)
system.cpu16.dcache.WriteReq.missLatency::cpu16.data  22087827712                       # number of WriteReq miss ticks (Tick)
system.cpu16.dcache.WriteReq.missLatency::total  22087827712                       # number of WriteReq miss ticks (Tick)
system.cpu16.dcache.WriteReq.accesses::cpu16.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu16.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu16.dcache.WriteReq.missRate::cpu16.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu16.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu16.dcache.WriteReq.avgMissLatency::cpu16.data 297483.167612                       # average WriteReq miss latency ((Tick/Count))
system.cpu16.dcache.WriteReq.avgMissLatency::total 297483.167612                       # average WriteReq miss latency ((Tick/Count))
system.cpu16.dcache.WriteReq.mshrMisses::cpu16.data        74249                       # number of WriteReq MSHR misses (Count)
system.cpu16.dcache.WriteReq.mshrMisses::total        74249                       # number of WriteReq MSHR misses (Count)
system.cpu16.dcache.WriteReq.mshrMissLatency::cpu16.data  22050703212                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu16.dcache.WriteReq.mshrMissLatency::total  22050703212                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu16.dcache.WriteReq.mshrMissRate::cpu16.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu16.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu16.dcache.WriteReq.avgMshrMissLatency::cpu16.data 296983.167612                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu16.dcache.WriteReq.avgMshrMissLatency::total 296983.167612                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu16.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.dcache.tags.tagsInUse        1010.186397                       # Average ticks per tags in use ((Tick/Count))
system.cpu16.dcache.tags.totalRefs            2205403                       # Total number of references to valid blocks. (Count)
system.cpu16.dcache.tags.sampledRefs           172253                       # Sample count of references to valid blocks. (Count)
system.cpu16.dcache.tags.avgRefs            12.803278                       # Average number of references to valid blocks. ((Count/Count))
system.cpu16.dcache.tags.warmupTick         353320000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu16.dcache.tags.occupancies::cpu16.data  1010.186397                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu16.dcache.tags.avgOccs::cpu16.data     0.986510                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu16.dcache.tags.avgOccs::total      0.986510                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu16.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu16.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu16.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu16.dcache.tags.tagAccesses          5475853                       # Number of tag accesses (Count)
system.cpu16.dcache.tags.dataAccesses         5475853                       # Number of data accesses (Count)
system.cpu16.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.decode.idleCycles                 774766                       # Number of cycles decode is idle (Cycle)
system.cpu16.decode.blockedCycles            95988048                       # Number of cycles decode is blocked (Cycle)
system.cpu16.decode.runCycles                 3008155                       # Number of cycles decode is running (Cycle)
system.cpu16.decode.unblockCycles              390479                       # Number of cycles decode is unblocking (Cycle)
system.cpu16.decode.squashCycles                  172                       # Number of cycles decode is squashing (Cycle)
system.cpu16.decode.branchResolved            1507020                       # Number of times decode resolved a branch (Count)
system.cpu16.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu16.decode.decodedInsts             19765032                       # Number of instructions handled by decode (Count)
system.cpu16.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu16.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu16.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu16.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu16.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu16.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu16.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu16.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu16.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu16.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu16.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu16.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu16.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu16.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.fetch.icacheStallCycles           941307                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu16.fetch.insts                     11440465                       # Number of instructions fetch has processed (Count)
system.cpu16.fetch.branches                   2752515                       # Number of branches that fetch encountered (Count)
system.cpu16.fetch.predictedBranches          1507502                       # Number of branches that fetch has predicted taken (Count)
system.cpu16.fetch.cycles                    99220023                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu16.fetch.squashCycles                   420                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu16.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu16.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu16.fetch.cacheLines                  938040                       # Number of cache lines fetched (Count)
system.cpu16.fetch.icacheSquashes                  55                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu16.fetch.nisnDist::samples        100161620                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::mean            0.197372                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::stdev           1.126766                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::0               96458905     96.30%     96.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::1                 488595      0.49%     96.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::2                  75540      0.08%     96.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::3                 350551      0.35%     97.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::4                 982687      0.98%     98.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::5                  34002      0.03%     98.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::6                  44484      0.04%     98.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::7                 104782      0.10%     98.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::8                1622074      1.62%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.nisnDist::total          100161620                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu16.fetch.branchRate                0.027473                       # Number of branch fetches per cycle (Ratio)
system.cpu16.fetch.rate                      0.114186                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu16.icache.demandHits::cpu16.inst       937961                       # number of demand (read+write) hits (Count)
system.cpu16.icache.demandHits::total          937961                       # number of demand (read+write) hits (Count)
system.cpu16.icache.overallHits::cpu16.inst       937961                       # number of overall hits (Count)
system.cpu16.icache.overallHits::total         937961                       # number of overall hits (Count)
system.cpu16.icache.demandMisses::cpu16.inst           79                       # number of demand (read+write) misses (Count)
system.cpu16.icache.demandMisses::total            79                       # number of demand (read+write) misses (Count)
system.cpu16.icache.overallMisses::cpu16.inst           79                       # number of overall misses (Count)
system.cpu16.icache.overallMisses::total           79                       # number of overall misses (Count)
system.cpu16.icache.demandMissLatency::cpu16.inst     11841250                       # number of demand (read+write) miss ticks (Tick)
system.cpu16.icache.demandMissLatency::total     11841250                       # number of demand (read+write) miss ticks (Tick)
system.cpu16.icache.overallMissLatency::cpu16.inst     11841250                       # number of overall miss ticks (Tick)
system.cpu16.icache.overallMissLatency::total     11841250                       # number of overall miss ticks (Tick)
system.cpu16.icache.demandAccesses::cpu16.inst       938040                       # number of demand (read+write) accesses (Count)
system.cpu16.icache.demandAccesses::total       938040                       # number of demand (read+write) accesses (Count)
system.cpu16.icache.overallAccesses::cpu16.inst       938040                       # number of overall (read+write) accesses (Count)
system.cpu16.icache.overallAccesses::total       938040                       # number of overall (read+write) accesses (Count)
system.cpu16.icache.demandMissRate::cpu16.inst     0.000084                       # miss rate for demand accesses (Ratio)
system.cpu16.icache.demandMissRate::total     0.000084                       # miss rate for demand accesses (Ratio)
system.cpu16.icache.overallMissRate::cpu16.inst     0.000084                       # miss rate for overall accesses (Ratio)
system.cpu16.icache.overallMissRate::total     0.000084                       # miss rate for overall accesses (Ratio)
system.cpu16.icache.demandAvgMissLatency::cpu16.inst 149889.240506                       # average overall miss latency in ticks ((Tick/Count))
system.cpu16.icache.demandAvgMissLatency::total 149889.240506                       # average overall miss latency in ticks ((Tick/Count))
system.cpu16.icache.overallAvgMissLatency::cpu16.inst 149889.240506                       # average overall miss latency ((Tick/Count))
system.cpu16.icache.overallAvgMissLatency::total 149889.240506                       # average overall miss latency ((Tick/Count))
system.cpu16.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu16.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu16.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu16.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu16.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.icache.demandMshrHits::cpu16.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu16.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu16.icache.overallMshrHits::cpu16.inst           16                       # number of overall MSHR hits (Count)
system.cpu16.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu16.icache.demandMshrMisses::cpu16.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu16.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu16.icache.overallMshrMisses::cpu16.inst           63                       # number of overall MSHR misses (Count)
system.cpu16.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu16.icache.demandMshrMissLatency::cpu16.inst      9767000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu16.icache.demandMshrMissLatency::total      9767000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu16.icache.overallMshrMissLatency::cpu16.inst      9767000                       # number of overall MSHR miss ticks (Tick)
system.cpu16.icache.overallMshrMissLatency::total      9767000                       # number of overall MSHR miss ticks (Tick)
system.cpu16.icache.demandMshrMissRate::cpu16.inst     0.000067                       # mshr miss ratio for demand accesses (Ratio)
system.cpu16.icache.demandMshrMissRate::total     0.000067                       # mshr miss ratio for demand accesses (Ratio)
system.cpu16.icache.overallMshrMissRate::cpu16.inst     0.000067                       # mshr miss ratio for overall accesses (Ratio)
system.cpu16.icache.overallMshrMissRate::total     0.000067                       # mshr miss ratio for overall accesses (Ratio)
system.cpu16.icache.demandAvgMshrMissLatency::cpu16.inst 155031.746032                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.icache.demandAvgMshrMissLatency::total 155031.746032                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.icache.overallAvgMshrMissLatency::cpu16.inst 155031.746032                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.icache.overallAvgMshrMissLatency::total 155031.746032                       # average overall mshr miss latency ((Tick/Count))
system.cpu16.icache.replacements                    0                       # number of replacements (Count)
system.cpu16.icache.ReadReq.hits::cpu16.inst       937961                       # number of ReadReq hits (Count)
system.cpu16.icache.ReadReq.hits::total        937961                       # number of ReadReq hits (Count)
system.cpu16.icache.ReadReq.misses::cpu16.inst           79                       # number of ReadReq misses (Count)
system.cpu16.icache.ReadReq.misses::total           79                       # number of ReadReq misses (Count)
system.cpu16.icache.ReadReq.missLatency::cpu16.inst     11841250                       # number of ReadReq miss ticks (Tick)
system.cpu16.icache.ReadReq.missLatency::total     11841250                       # number of ReadReq miss ticks (Tick)
system.cpu16.icache.ReadReq.accesses::cpu16.inst       938040                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu16.icache.ReadReq.accesses::total       938040                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu16.icache.ReadReq.missRate::cpu16.inst     0.000084                       # miss rate for ReadReq accesses (Ratio)
system.cpu16.icache.ReadReq.missRate::total     0.000084                       # miss rate for ReadReq accesses (Ratio)
system.cpu16.icache.ReadReq.avgMissLatency::cpu16.inst 149889.240506                       # average ReadReq miss latency ((Tick/Count))
system.cpu16.icache.ReadReq.avgMissLatency::total 149889.240506                       # average ReadReq miss latency ((Tick/Count))
system.cpu16.icache.ReadReq.mshrHits::cpu16.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu16.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu16.icache.ReadReq.mshrMisses::cpu16.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu16.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu16.icache.ReadReq.mshrMissLatency::cpu16.inst      9767000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu16.icache.ReadReq.mshrMissLatency::total      9767000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu16.icache.ReadReq.mshrMissRate::cpu16.inst     0.000067                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu16.icache.ReadReq.mshrMissRate::total     0.000067                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu16.icache.ReadReq.avgMshrMissLatency::cpu16.inst 155031.746032                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu16.icache.ReadReq.avgMshrMissLatency::total 155031.746032                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu16.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.icache.tags.tagsInUse          57.804289                       # Average ticks per tags in use ((Tick/Count))
system.cpu16.icache.tags.totalRefs             938024                       # Total number of references to valid blocks. (Count)
system.cpu16.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu16.icache.tags.avgRefs         14889.269841                       # Average number of references to valid blocks. ((Count/Count))
system.cpu16.icache.tags.warmupTick         353301000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu16.icache.tags.occupancies::cpu16.inst    57.804289                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu16.icache.tags.avgOccs::cpu16.inst     0.112899                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu16.icache.tags.avgOccs::total      0.112899                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu16.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu16.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu16.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu16.icache.tags.tagAccesses          1876143                       # Number of tag accesses (Count)
system.cpu16.icache.tags.dataAccesses         1876143                       # Number of data accesses (Count)
system.cpu16.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu16.iew.squashCycles                     172                       # Number of cycles IEW is squashing (Cycle)
system.cpu16.iew.blockCycles                  2510411                       # Number of cycles IEW is blocking (Cycle)
system.cpu16.iew.unblockCycles               12659715                       # Number of cycles IEW is unblocking (Cycle)
system.cpu16.iew.dispatchedInsts             19763527                       # Number of instructions dispatched to IQ (Count)
system.cpu16.iew.dispSquashedInsts                  2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu16.iew.dispLoadInsts                2026767                       # Number of dispatched load instructions (Count)
system.cpu16.iew.dispStoreInsts                625819                       # Number of dispatched store instructions (Count)
system.cpu16.iew.dispNonSpecInsts                  65                       # Number of dispatched non-speculative instructions (Count)
system.cpu16.iew.iqFullEvents                    5592                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu16.iew.lsqFullEvents               12641548                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu16.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu16.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu16.iew.predictedNotTakenIncorrect          121                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu16.iew.branchMispredicts                263                       # Number of branch mispredicts detected at execute (Count)
system.cpu16.iew.instsToCommit               19759956                       # Cumulative count of insts sent to commit (Count)
system.cpu16.iew.writebackCount              19759860                       # Cumulative count of insts written-back (Count)
system.cpu16.iew.producerInst                14497567                       # Number of instructions producing a value (Count)
system.cpu16.iew.consumerInst                19678475                       # Number of instructions consuming a value (Count)
system.cpu16.iew.wbRate                      0.197221                       # Insts written-back per cycle ((Count/Cycle))
system.cpu16.iew.wbFanout                    0.736722                       # Average fanout of values written-back ((Count/Count))
system.cpu16.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu16.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu16.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu16.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu16.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu16.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu16.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu16.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu16.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu16.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu16.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu16.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu16.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu16.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu16.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu16.lsq0.squashedLoads                  1618                       # Number of loads squashed (Count)
system.cpu16.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu16.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu16.lsq0.squashedStores                  457                       # Number of stores squashed (Count)
system.cpu16.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu16.lsq0.blockedByCache                35630                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu16.lsq0.loadToUse::samples          2025141                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::mean          233.111815                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::stdev         571.523680                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::0-9              1466303     72.40%     72.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::10-19               4698      0.23%     72.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::20-29              14427      0.71%     73.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::30-39              18817      0.93%     74.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::40-49              11609      0.57%     74.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::50-59               6907      0.34%     75.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::60-69               8699      0.43%     75.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::70-79               8371      0.41%     76.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::80-89               5875      0.29%     76.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::90-99               6349      0.31%     76.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::100-109             6726      0.33%     76.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::110-119             5336      0.26%     77.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::120-129             5127      0.25%     77.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::130-139             6043      0.30%     77.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::140-149             5258      0.26%     78.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::150-159             4199      0.21%     78.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::160-169             4094      0.20%     78.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::170-179             3740      0.18%     78.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::180-189             3252      0.16%     78.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::190-199             3728      0.18%     78.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::200-209             4127      0.20%     79.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::210-219             3455      0.17%     79.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::220-229             3225      0.16%     79.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::230-239             3428      0.17%     79.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::240-249             3154      0.16%     79.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::250-259             2996      0.15%     79.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::260-269             3101      0.15%     80.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::270-279             3108      0.15%     80.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::280-289             3317      0.16%     80.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::290-299             3463      0.17%     80.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::overflows         392209     19.37%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::max_value           7397                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.lsq0.loadToUse::total            2025141                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu16.mmu.dtb.rdAccesses               2026507                       # TLB accesses on read requests (Count)
system.cpu16.mmu.dtb.wrAccesses                625511                       # TLB accesses on write requests (Count)
system.cpu16.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu16.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu16.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu16.mmu.itb.wrAccesses                938052                       # TLB accesses on write requests (Count)
system.cpu16.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu16.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu16.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu16.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu16.power_state.ticksClkGated::mean  10918190250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu16.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu16.power_state.ticksClkGated::min_value  10918190250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu16.power_state.ticksClkGated::max_value  10918190250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu16.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu16.power_state.pwrStateResidencyTicks::ON  25401115250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.power_state.pwrStateResidencyTicks::CLK_GATED  10918190250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.rename.squashCycles                  172                       # Number of cycles rename is squashing (Cycle)
system.cpu16.rename.idleCycles                 905194                       # Number of cycles rename is idle (Cycle)
system.cpu16.rename.blockCycles              19835286                       # Number of cycles rename is blocking (Cycle)
system.cpu16.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu16.rename.runCycles                 3246083                       # Number of cycles rename is running (Cycle)
system.cpu16.rename.unblockCycles            76174606                       # Number of cycles rename is unblocking (Cycle)
system.cpu16.rename.renamedInsts             19764281                       # Number of instructions processed by rename (Count)
system.cpu16.rename.ROBFullEvents               70013                       # Number of times rename has blocked due to ROB full (Count)
system.cpu16.rename.IQFullEvents              4071849                       # Number of times rename has blocked due to IQ full (Count)
system.cpu16.rename.LQFullEvents               636567                       # Number of times rename has blocked due to LQ full (Count)
system.cpu16.rename.SQFullEvents             75278630                       # Number of times rename has blocked due to SQ full (Count)
system.cpu16.rename.renamedOperands          36432767                       # Number of destination operands rename has renamed (Count)
system.cpu16.rename.lookups                  66754220                       # Number of register rename lookups that rename has made (Count)
system.cpu16.rename.intLookups               18554073                       # Number of integer rename lookups (Count)
system.cpu16.rename.fpLookups                 3187838                       # Number of floating rename lookups (Count)
system.cpu16.rename.committedMaps            36404909                       # Number of HB maps that are committed (Count)
system.cpu16.rename.undoneMaps                  27729                       # Number of HB maps that are undone due to squashing (Count)
system.cpu16.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu16.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu16.rename.skidInsts                 2114684                       # count of insts added to the skid buffer (Count)
system.cpu16.rob.reads                      119663855                       # The number of ROB reads (Count)
system.cpu16.rob.writes                      39525548                       # The number of ROB writes (Count)
system.cpu16.thread_0.numInsts               11429269                       # Number of Instructions committed (Count)
system.cpu16.thread_0.numOps                 19747975                       # Number of Ops committed (Count)
system.cpu16.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu17.numCycles                      100183030                       # Number of cpu cycles simulated (Cycle)
system.cpu17.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu17.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu17.instsAdded                      18803495                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu17.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu17.instsIssued                     18875284                       # Number of instructions issued (Count)
system.cpu17.squashedInstsIssued                   85                       # Number of squashed instructions issued (Count)
system.cpu17.squashedInstsExamined              14766                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu17.squashedOperandsExamined           14406                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu17.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu17.numIssuedDist::samples         100158464                       # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::mean             0.188454                       # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::stdev            0.966766                       # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::0                95340459     95.19%     95.19% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::1                  961482      0.96%     96.15% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::2                  778695      0.78%     96.93% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::3                  524340      0.52%     97.45% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::4                  217811      0.22%     97.67% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::5                 1060342      1.06%     98.73% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::6                  321068      0.32%     99.05% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::7                  950106      0.95%    100.00% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::8                    4161      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu17.numIssuedDist::total           100158464                       # Number of insts issued each cycle (Count)
system.cpu17.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::IntAlu                  2189      6.58%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::IntMult                    0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::IntDiv                     0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatAdd                   0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatCmp                   0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatCvt                   0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatMult                  0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatMultAcc               0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatDiv                   0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatMisc                  0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatSqrt                  0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdAdd                    0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdAddAcc                 0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdAlu                    0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdCmp                    0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdCvt                    0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdMisc                   0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdMult                   0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdMultAcc                0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdShift                  0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdShiftAcc               0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdDiv                    0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdSqrt                   0      0.00%      6.58% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatAdd           14433     43.37%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatAlu               0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatCmp               0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatCvt               0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatDiv               0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatMisc              0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatMult              0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatMultAcc            0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatSqrt              0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdReduceAdd              0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdReduceAlu              0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdReduceCmp              0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdAes                    0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdAesMix                 0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdSha1Hash               0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdSha1Hash2              0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdSha256Hash             0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdSha256Hash2            0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdShaSigma2              0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdShaSigma3              0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::SimdPredAlu                0      0.00%     49.95% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::MemRead                  175      0.53%     50.47% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::MemWrite                  34      0.10%     50.57% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatMemRead            9431     28.34%     78.91% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::FloatMemWrite           7018     21.09%    100.00% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu17.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu17.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::IntAlu     15416418     81.68%     81.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::IntMult           18      0.00%     81.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::IntDiv          204      0.00%     81.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatAdd       281285      1.49%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatCmp            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatCvt            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatMult            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatDiv            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatMisc            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatSqrt            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdAdd            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdAlu            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdCmp            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdCvt            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdMisc            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdMult            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdShift            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdDiv            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdSqrt            0      0.00%     83.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatAdd       281250      1.49%     84.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatMult       250000      1.32%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdAes            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdAesMix            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::MemRead      1165538      6.17%     92.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::MemWrite        31760      0.17%     92.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatMemRead       854897      4.53%     96.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::FloatMemWrite       593764      3.15%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu17.statIssuedInstType_0::total     18875284                       # Number of instructions issued per FU type, per thread (Count)
system.cpu17.issueRate                       0.188408                       # Inst issue rate ((Count/Cycle))
system.cpu17.fuBusy                             33280                       # FU busy when requested (Count)
system.cpu17.fuBusyRate                      0.001763                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu17.intInstQueueReads              132389090                       # Number of integer instruction queue reads (Count)
system.cpu17.intInstQueueWrites              16130621                       # Number of integer instruction queue writes (Count)
system.cpu17.intInstQueueWakeupAccesses      16112877                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu17.fpInstQueueReads                 5553307                       # Number of floating instruction queue reads (Count)
system.cpu17.fpInstQueueWrites                2687818                       # Number of floating instruction queue writes (Count)
system.cpu17.fpInstQueueWakeupAccesses        2687584                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu17.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu17.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu17.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu17.intAluAccesses                  16116321                       # Number of integer alu accesses (Count)
system.cpu17.fpAluAccesses                    2792093                       # Number of floating point alu accesses (Count)
system.cpu17.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu17.numInsts                        18875045                       # Number of executed instructions (Count)
system.cpu17.numLoadInsts                     2020404                       # Number of load instructions executed (Count)
system.cpu17.numSquashedInsts                     239                       # Number of squashed instructions skipped in execute (Count)
system.cpu17.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu17.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu17.numRefs                          2645907                       # Number of memory reference insts executed (Count)
system.cpu17.numBranches                      2590978                       # Number of branches executed (Count)
system.cpu17.numStoreInsts                     625503                       # Number of stores executed (Count)
system.cpu17.numRate                         0.188406                       # Inst execution rate ((Count/Cycle))
system.cpu17.timesIdled                            79                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu17.idleCycles                         24566                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu17.quiesceCycles                    1420419                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu17.committedInsts                  10869768                       # Number of Instructions Simulated (Count)
system.cpu17.committedOps                    18788837                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu17.cpi                             9.216667                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu17.totalCpi                        9.216667                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu17.ipc                             0.108499                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu17.totalIpc                        0.108499                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu17.intRegfileReads                 17816239                       # Number of integer regfile reads (Count)
system.cpu17.intRegfileWrites                 9735860                       # Number of integer regfile writes (Count)
system.cpu17.fpRegfileReads                   3187542                       # Number of floating regfile reads (Count)
system.cpu17.fpRegfileWrites                  2093820                       # Number of floating regfile writes (Count)
system.cpu17.ccRegfileReads                  12953808                       # number of cc regfile reads (Count)
system.cpu17.ccRegfileWrites                  8034641                       # number of cc regfile writes (Count)
system.cpu17.miscRegfileReads                 8078809                       # number of misc regfile reads (Count)
system.cpu17.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu17.MemDepUnit__0.insertedLoads      1946720                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__0.insertedStores       625739                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__0.conflictingLoads        31830                       # Number of conflicting loads. (Count)
system.cpu17.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu17.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu17.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu17.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu17.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu17.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu17.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu17.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu17.branchPred.lookups               2592563                       # Number of BP lookups (Count)
system.cpu17.branchPred.condPredicted         2591609                       # Number of conditional branches predicted (Count)
system.cpu17.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu17.branchPred.BTBLookups            1427347                       # Number of BTB lookups (Count)
system.cpu17.branchPred.BTBHits               1427281                       # Number of BTB hits (Count)
system.cpu17.branchPred.BTBHitRatio          0.999954                       # BTB Hit Ratio (Ratio)
system.cpu17.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu17.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu17.branchPred.indirectLookups           322                       # Number of indirect predictor lookups. (Count)
system.cpu17.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu17.branchPred.indirectMisses            286                       # Number of indirect misses. (Count)
system.cpu17.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu17.commit.commitSquashedInsts         13092                       # The number of squashed insts skipped by commit (Count)
system.cpu17.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu17.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu17.commit.numCommittedDist::samples    100156720                       # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::mean     0.187594                       # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::stdev     0.998332                       # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::0      95688529     95.54%     95.54% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::1       1034508      1.03%     96.57% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::2        165059      0.16%     96.74% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::3        623999      0.62%     97.36% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::4        417790      0.42%     97.78% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::5        950037      0.95%     98.73% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::6         69474      0.07%     98.79% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::7        944567      0.94%     99.74% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::8        262757      0.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu17.commit.numCommittedDist::total    100156720                       # Number of insts commited each cycle (Count)
system.cpu17.commit.instsCommitted           10869768                       # Number of instructions committed (Count)
system.cpu17.commit.opsCommitted             18788837                       # Number of ops (including micro ops) committed (Count)
system.cpu17.commit.memRefs                   2570569                       # Number of memory references committed (Count)
system.cpu17.commit.loads                     1945211                       # Number of loads committed (Count)
system.cpu17.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu17.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu17.commit.branches                  2589480                       # Number of branches committed (Count)
system.cpu17.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu17.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu17.commit.integer                  16313025                       # Number of committed integer instructions. (Count)
system.cpu17.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu17.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::IntAlu     15405501     81.99%     81.99% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::IntMult           18      0.00%     81.99% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::IntDiv          198      0.00%     81.99% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatAdd       281260      1.50%     83.49% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatCmp            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatCvt            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatMult            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatDiv            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatMisc            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatSqrt            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdAdd            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdAlu            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdCmp            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdCvt            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdMisc            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdMult            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdShift            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdDiv            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdSqrt            0      0.00%     83.49% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatAdd       281250      1.50%     84.99% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.99% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.99% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.99% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.99% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.99% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatMult       250000      1.33%     86.32% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.32% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.32% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.32% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.32% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.32% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.32% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.32% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdAes            0      0.00%     86.32% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdAesMix            0      0.00%     86.32% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.32% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.32% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.32% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.32% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.32% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.32% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.32% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::MemRead      1163943      6.19%     92.51% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::MemWrite        31600      0.17%     92.68% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatMemRead       781268      4.16%     96.84% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::FloatMemWrite       593758      3.16%    100.00% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu17.commit.committedInstType_0::total     18788837                       # Class of committed instruction (Count)
system.cpu17.commit.commitEligibleSamples       262757                       # number cycles where commit BW limit reached (Cycle)
system.cpu17.dcache.demandHits::cpu17.data      1969556                       # number of demand (read+write) hits (Count)
system.cpu17.dcache.demandHits::total         1969556                       # number of demand (read+write) hits (Count)
system.cpu17.dcache.overallHits::cpu17.data      1969556                       # number of overall hits (Count)
system.cpu17.dcache.overallHits::total        1969556                       # number of overall hits (Count)
system.cpu17.dcache.demandMisses::cpu17.data       602201                       # number of demand (read+write) misses (Count)
system.cpu17.dcache.demandMisses::total        602201                       # number of demand (read+write) misses (Count)
system.cpu17.dcache.overallMisses::cpu17.data       602201                       # number of overall misses (Count)
system.cpu17.dcache.overallMisses::total       602201                       # number of overall misses (Count)
system.cpu17.dcache.demandMissLatency::cpu17.data 131886624730                       # number of demand (read+write) miss ticks (Tick)
system.cpu17.dcache.demandMissLatency::total 131886624730                       # number of demand (read+write) miss ticks (Tick)
system.cpu17.dcache.overallMissLatency::cpu17.data 131886624730                       # number of overall miss ticks (Tick)
system.cpu17.dcache.overallMissLatency::total 131886624730                       # number of overall miss ticks (Tick)
system.cpu17.dcache.demandAccesses::cpu17.data      2571757                       # number of demand (read+write) accesses (Count)
system.cpu17.dcache.demandAccesses::total      2571757                       # number of demand (read+write) accesses (Count)
system.cpu17.dcache.overallAccesses::cpu17.data      2571757                       # number of overall (read+write) accesses (Count)
system.cpu17.dcache.overallAccesses::total      2571757                       # number of overall (read+write) accesses (Count)
system.cpu17.dcache.demandMissRate::cpu17.data     0.234159                       # miss rate for demand accesses (Ratio)
system.cpu17.dcache.demandMissRate::total     0.234159                       # miss rate for demand accesses (Ratio)
system.cpu17.dcache.overallMissRate::cpu17.data     0.234159                       # miss rate for overall accesses (Ratio)
system.cpu17.dcache.overallMissRate::total     0.234159                       # miss rate for overall accesses (Ratio)
system.cpu17.dcache.demandAvgMissLatency::cpu17.data 219007.648161                       # average overall miss latency in ticks ((Tick/Count))
system.cpu17.dcache.demandAvgMissLatency::total 219007.648161                       # average overall miss latency in ticks ((Tick/Count))
system.cpu17.dcache.overallAvgMissLatency::cpu17.data 219007.648161                       # average overall miss latency ((Tick/Count))
system.cpu17.dcache.overallAvgMissLatency::total 219007.648161                       # average overall miss latency ((Tick/Count))
system.cpu17.dcache.blockedCycles::no_mshrs     19791944                       # number of cycles access was blocked (Cycle)
system.cpu17.dcache.blockedCycles::no_targets         5505                       # number of cycles access was blocked (Cycle)
system.cpu17.dcache.blockedCauses::no_mshrs        52085                       # number of times access was blocked (Count)
system.cpu17.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu17.dcache.avgBlocked::no_mshrs   379.993165                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.dcache.avgBlocked::no_targets   203.888889                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.dcache.writebacks::writebacks        78044                       # number of writebacks (Count)
system.cpu17.dcache.writebacks::total           78044                       # number of writebacks (Count)
system.cpu17.dcache.demandMshrHits::cpu17.data       429979                       # number of demand (read+write) MSHR hits (Count)
system.cpu17.dcache.demandMshrHits::total       429979                       # number of demand (read+write) MSHR hits (Count)
system.cpu17.dcache.overallMshrHits::cpu17.data       429979                       # number of overall MSHR hits (Count)
system.cpu17.dcache.overallMshrHits::total       429979                       # number of overall MSHR hits (Count)
system.cpu17.dcache.demandMshrMisses::cpu17.data       172222                       # number of demand (read+write) MSHR misses (Count)
system.cpu17.dcache.demandMshrMisses::total       172222                       # number of demand (read+write) MSHR misses (Count)
system.cpu17.dcache.overallMshrMisses::cpu17.data       172222                       # number of overall MSHR misses (Count)
system.cpu17.dcache.overallMshrMisses::total       172222                       # number of overall MSHR misses (Count)
system.cpu17.dcache.demandMshrMissLatency::cpu17.data  58245459480                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu17.dcache.demandMshrMissLatency::total  58245459480                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu17.dcache.overallMshrMissLatency::cpu17.data  58245459480                       # number of overall MSHR miss ticks (Tick)
system.cpu17.dcache.overallMshrMissLatency::total  58245459480                       # number of overall MSHR miss ticks (Tick)
system.cpu17.dcache.demandMshrMissRate::cpu17.data     0.066967                       # mshr miss ratio for demand accesses (Ratio)
system.cpu17.dcache.demandMshrMissRate::total     0.066967                       # mshr miss ratio for demand accesses (Ratio)
system.cpu17.dcache.overallMshrMissRate::cpu17.data     0.066967                       # mshr miss ratio for overall accesses (Ratio)
system.cpu17.dcache.overallMshrMissRate::total     0.066967                       # mshr miss ratio for overall accesses (Ratio)
system.cpu17.dcache.demandAvgMshrMissLatency::cpu17.data 338199.878529                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.dcache.demandAvgMshrMissLatency::total 338199.878529                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.dcache.overallAvgMshrMissLatency::cpu17.data 338199.878529                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.dcache.overallAvgMshrMissLatency::total 338199.878529                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.dcache.replacements               171100                       # number of replacements (Count)
system.cpu17.dcache.LockedRMWReadReq.hits::cpu17.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu17.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu17.dcache.LockedRMWReadReq.misses::cpu17.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu17.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu17.dcache.LockedRMWReadReq.missLatency::cpu17.data      2432250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu17.dcache.LockedRMWReadReq.missLatency::total      2432250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu17.dcache.LockedRMWReadReq.accesses::cpu17.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu17.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu17.dcache.LockedRMWReadReq.missRate::cpu17.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu17.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu17.dcache.LockedRMWReadReq.avgMissLatency::cpu17.data 57910.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu17.dcache.LockedRMWReadReq.avgMissLatency::total 57910.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu17.dcache.LockedRMWReadReq.mshrMisses::cpu17.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu17.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu17.dcache.LockedRMWReadReq.mshrMissLatency::cpu17.data      4908000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu17.dcache.LockedRMWReadReq.mshrMissLatency::total      4908000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu17.dcache.LockedRMWReadReq.mshrMissRate::cpu17.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu17.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu17.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu17.data 116857.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu17.dcache.LockedRMWReadReq.avgMshrMissLatency::total 116857.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu17.dcache.LockedRMWWriteReq.hits::cpu17.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu17.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu17.dcache.LockedRMWWriteReq.accesses::cpu17.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu17.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu17.dcache.ReadReq.hits::cpu17.data      1418488                       # number of ReadReq hits (Count)
system.cpu17.dcache.ReadReq.hits::total       1418488                       # number of ReadReq hits (Count)
system.cpu17.dcache.ReadReq.misses::cpu17.data       527954                       # number of ReadReq misses (Count)
system.cpu17.dcache.ReadReq.misses::total       527954                       # number of ReadReq misses (Count)
system.cpu17.dcache.ReadReq.missLatency::cpu17.data 109475675750                       # number of ReadReq miss ticks (Tick)
system.cpu17.dcache.ReadReq.missLatency::total 109475675750                       # number of ReadReq miss ticks (Tick)
system.cpu17.dcache.ReadReq.accesses::cpu17.data      1946442                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu17.dcache.ReadReq.accesses::total      1946442                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu17.dcache.ReadReq.missRate::cpu17.data     0.271241                       # miss rate for ReadReq accesses (Ratio)
system.cpu17.dcache.ReadReq.missRate::total     0.271241                       # miss rate for ReadReq accesses (Ratio)
system.cpu17.dcache.ReadReq.avgMissLatency::cpu17.data 207358.360293                       # average ReadReq miss latency ((Tick/Count))
system.cpu17.dcache.ReadReq.avgMissLatency::total 207358.360293                       # average ReadReq miss latency ((Tick/Count))
system.cpu17.dcache.ReadReq.mshrHits::cpu17.data       429979                       # number of ReadReq MSHR hits (Count)
system.cpu17.dcache.ReadReq.mshrHits::total       429979                       # number of ReadReq MSHR hits (Count)
system.cpu17.dcache.ReadReq.mshrMisses::cpu17.data        97975                       # number of ReadReq MSHR misses (Count)
system.cpu17.dcache.ReadReq.mshrMisses::total        97975                       # number of ReadReq MSHR misses (Count)
system.cpu17.dcache.ReadReq.mshrMissLatency::cpu17.data  35871634000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu17.dcache.ReadReq.mshrMissLatency::total  35871634000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu17.dcache.ReadReq.mshrMissRate::cpu17.data     0.050335                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu17.dcache.ReadReq.mshrMissRate::total     0.050335                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu17.dcache.ReadReq.avgMshrMissLatency::cpu17.data 366130.482266                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu17.dcache.ReadReq.avgMshrMissLatency::total 366130.482266                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu17.dcache.WriteReq.hits::cpu17.data       551068                       # number of WriteReq hits (Count)
system.cpu17.dcache.WriteReq.hits::total       551068                       # number of WriteReq hits (Count)
system.cpu17.dcache.WriteReq.misses::cpu17.data        74247                       # number of WriteReq misses (Count)
system.cpu17.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu17.dcache.WriteReq.missLatency::cpu17.data  22410948980                       # number of WriteReq miss ticks (Tick)
system.cpu17.dcache.WriteReq.missLatency::total  22410948980                       # number of WriteReq miss ticks (Tick)
system.cpu17.dcache.WriteReq.accesses::cpu17.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu17.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu17.dcache.WriteReq.missRate::cpu17.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu17.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu17.dcache.WriteReq.avgMissLatency::cpu17.data 301843.158377                       # average WriteReq miss latency ((Tick/Count))
system.cpu17.dcache.WriteReq.avgMissLatency::total 301843.158377                       # average WriteReq miss latency ((Tick/Count))
system.cpu17.dcache.WriteReq.mshrMisses::cpu17.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu17.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu17.dcache.WriteReq.mshrMissLatency::cpu17.data  22373825480                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu17.dcache.WriteReq.mshrMissLatency::total  22373825480                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu17.dcache.WriteReq.mshrMissRate::cpu17.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu17.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu17.dcache.WriteReq.avgMshrMissLatency::cpu17.data 301343.158377                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu17.dcache.WriteReq.avgMshrMissLatency::total 301343.158377                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu17.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.dcache.tags.tagsInUse        1010.109627                       # Average ticks per tags in use ((Tick/Count))
system.cpu17.dcache.tags.totalRefs            2141866                       # Total number of references to valid blocks. (Count)
system.cpu17.dcache.tags.sampledRefs           172261                       # Sample count of references to valid blocks. (Count)
system.cpu17.dcache.tags.avgRefs            12.433842                       # Average number of references to valid blocks. ((Count/Count))
system.cpu17.dcache.tags.warmupTick         355191000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu17.dcache.tags.occupancies::cpu17.data  1010.109627                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu17.dcache.tags.avgOccs::cpu17.data     0.986435                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu17.dcache.tags.avgOccs::total      0.986435                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu17.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu17.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu17.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu17.dcache.tags.tagAccesses          5315947                       # Number of tag accesses (Count)
system.cpu17.dcache.tags.dataAccesses         5315947                       # Number of data accesses (Count)
system.cpu17.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.decode.idleCycles                 624927                       # Number of cycles decode is idle (Cycle)
system.cpu17.decode.blockedCycles            96371448                       # Number of cycles decode is blocked (Cycle)
system.cpu17.decode.runCycles                 2768416                       # Number of cycles decode is running (Cycle)
system.cpu17.decode.unblockCycles              393510                       # Number of cycles decode is unblocking (Cycle)
system.cpu17.decode.squashCycles                  163                       # Number of cycles decode is squashing (Cycle)
system.cpu17.decode.branchResolved            1427052                       # Number of times decode resolved a branch (Count)
system.cpu17.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu17.decode.decodedInsts             18804950                       # Number of instructions handled by decode (Count)
system.cpu17.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu17.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu17.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu17.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu17.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu17.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu17.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu17.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu17.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu17.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu17.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu17.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu17.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu17.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.fetch.icacheStallCycles           788942                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu17.fetch.insts                     10880443                       # Number of instructions fetch has processed (Count)
system.cpu17.fetch.branches                   2592563                       # Number of branches that fetch encountered (Count)
system.cpu17.fetch.predictedBranches          1427515                       # Number of branches that fetch has predicted taken (Count)
system.cpu17.fetch.cycles                    99369242                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu17.fetch.squashCycles                   400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu17.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu17.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu17.fetch.cacheLines                  784308                       # Number of cache lines fetched (Count)
system.cpu17.fetch.icacheSquashes                  50                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu17.fetch.nisnDist::samples        100158464                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::mean            0.187791                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::stdev           1.101475                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::0               96693152     96.54%     96.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::1                 407939      0.41%     96.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::2                  73783      0.07%     97.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::3                 277712      0.28%     97.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::4                 980800      0.98%     98.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::5                  33757      0.03%     98.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::6                  50029      0.05%     98.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::7                 102248      0.10%     98.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::8                1539044      1.54%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.nisnDist::total          100158464                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu17.fetch.branchRate                0.025878                       # Number of branch fetches per cycle (Ratio)
system.cpu17.fetch.rate                      0.108606                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu17.icache.demandHits::cpu17.inst       784232                       # number of demand (read+write) hits (Count)
system.cpu17.icache.demandHits::total          784232                       # number of demand (read+write) hits (Count)
system.cpu17.icache.overallHits::cpu17.inst       784232                       # number of overall hits (Count)
system.cpu17.icache.overallHits::total         784232                       # number of overall hits (Count)
system.cpu17.icache.demandMisses::cpu17.inst           76                       # number of demand (read+write) misses (Count)
system.cpu17.icache.demandMisses::total            76                       # number of demand (read+write) misses (Count)
system.cpu17.icache.overallMisses::cpu17.inst           76                       # number of overall misses (Count)
system.cpu17.icache.overallMisses::total           76                       # number of overall misses (Count)
system.cpu17.icache.demandMissLatency::cpu17.inst     10627250                       # number of demand (read+write) miss ticks (Tick)
system.cpu17.icache.demandMissLatency::total     10627250                       # number of demand (read+write) miss ticks (Tick)
system.cpu17.icache.overallMissLatency::cpu17.inst     10627250                       # number of overall miss ticks (Tick)
system.cpu17.icache.overallMissLatency::total     10627250                       # number of overall miss ticks (Tick)
system.cpu17.icache.demandAccesses::cpu17.inst       784308                       # number of demand (read+write) accesses (Count)
system.cpu17.icache.demandAccesses::total       784308                       # number of demand (read+write) accesses (Count)
system.cpu17.icache.overallAccesses::cpu17.inst       784308                       # number of overall (read+write) accesses (Count)
system.cpu17.icache.overallAccesses::total       784308                       # number of overall (read+write) accesses (Count)
system.cpu17.icache.demandMissRate::cpu17.inst     0.000097                       # miss rate for demand accesses (Ratio)
system.cpu17.icache.demandMissRate::total     0.000097                       # miss rate for demand accesses (Ratio)
system.cpu17.icache.overallMissRate::cpu17.inst     0.000097                       # miss rate for overall accesses (Ratio)
system.cpu17.icache.overallMissRate::total     0.000097                       # miss rate for overall accesses (Ratio)
system.cpu17.icache.demandAvgMissLatency::cpu17.inst 139832.236842                       # average overall miss latency in ticks ((Tick/Count))
system.cpu17.icache.demandAvgMissLatency::total 139832.236842                       # average overall miss latency in ticks ((Tick/Count))
system.cpu17.icache.overallAvgMissLatency::cpu17.inst 139832.236842                       # average overall miss latency ((Tick/Count))
system.cpu17.icache.overallAvgMissLatency::total 139832.236842                       # average overall miss latency ((Tick/Count))
system.cpu17.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu17.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu17.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu17.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu17.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.icache.demandMshrHits::cpu17.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu17.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu17.icache.overallMshrHits::cpu17.inst           16                       # number of overall MSHR hits (Count)
system.cpu17.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu17.icache.demandMshrMisses::cpu17.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu17.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu17.icache.overallMshrMisses::cpu17.inst           60                       # number of overall MSHR misses (Count)
system.cpu17.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu17.icache.demandMshrMissLatency::cpu17.inst      8890500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu17.icache.demandMshrMissLatency::total      8890500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu17.icache.overallMshrMissLatency::cpu17.inst      8890500                       # number of overall MSHR miss ticks (Tick)
system.cpu17.icache.overallMshrMissLatency::total      8890500                       # number of overall MSHR miss ticks (Tick)
system.cpu17.icache.demandMshrMissRate::cpu17.inst     0.000077                       # mshr miss ratio for demand accesses (Ratio)
system.cpu17.icache.demandMshrMissRate::total     0.000077                       # mshr miss ratio for demand accesses (Ratio)
system.cpu17.icache.overallMshrMissRate::cpu17.inst     0.000077                       # mshr miss ratio for overall accesses (Ratio)
system.cpu17.icache.overallMshrMissRate::total     0.000077                       # mshr miss ratio for overall accesses (Ratio)
system.cpu17.icache.demandAvgMshrMissLatency::cpu17.inst       148175                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.icache.demandAvgMshrMissLatency::total       148175                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.icache.overallAvgMshrMissLatency::cpu17.inst       148175                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.icache.overallAvgMshrMissLatency::total       148175                       # average overall mshr miss latency ((Tick/Count))
system.cpu17.icache.replacements                    0                       # number of replacements (Count)
system.cpu17.icache.ReadReq.hits::cpu17.inst       784232                       # number of ReadReq hits (Count)
system.cpu17.icache.ReadReq.hits::total        784232                       # number of ReadReq hits (Count)
system.cpu17.icache.ReadReq.misses::cpu17.inst           76                       # number of ReadReq misses (Count)
system.cpu17.icache.ReadReq.misses::total           76                       # number of ReadReq misses (Count)
system.cpu17.icache.ReadReq.missLatency::cpu17.inst     10627250                       # number of ReadReq miss ticks (Tick)
system.cpu17.icache.ReadReq.missLatency::total     10627250                       # number of ReadReq miss ticks (Tick)
system.cpu17.icache.ReadReq.accesses::cpu17.inst       784308                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu17.icache.ReadReq.accesses::total       784308                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu17.icache.ReadReq.missRate::cpu17.inst     0.000097                       # miss rate for ReadReq accesses (Ratio)
system.cpu17.icache.ReadReq.missRate::total     0.000097                       # miss rate for ReadReq accesses (Ratio)
system.cpu17.icache.ReadReq.avgMissLatency::cpu17.inst 139832.236842                       # average ReadReq miss latency ((Tick/Count))
system.cpu17.icache.ReadReq.avgMissLatency::total 139832.236842                       # average ReadReq miss latency ((Tick/Count))
system.cpu17.icache.ReadReq.mshrHits::cpu17.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu17.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu17.icache.ReadReq.mshrMisses::cpu17.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu17.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu17.icache.ReadReq.mshrMissLatency::cpu17.inst      8890500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu17.icache.ReadReq.mshrMissLatency::total      8890500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu17.icache.ReadReq.mshrMissRate::cpu17.inst     0.000077                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu17.icache.ReadReq.mshrMissRate::total     0.000077                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu17.icache.ReadReq.avgMshrMissLatency::cpu17.inst       148175                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu17.icache.ReadReq.avgMshrMissLatency::total       148175                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu17.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.icache.tags.tagsInUse          55.658200                       # Average ticks per tags in use ((Tick/Count))
system.cpu17.icache.tags.totalRefs             784292                       # Total number of references to valid blocks. (Count)
system.cpu17.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu17.icache.tags.avgRefs         13071.533333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu17.icache.tags.warmupTick         355172000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu17.icache.tags.occupancies::cpu17.inst    55.658200                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu17.icache.tags.avgOccs::cpu17.inst     0.108707                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu17.icache.tags.avgOccs::total      0.108707                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu17.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu17.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu17.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu17.icache.tags.tagAccesses          1568676                       # Number of tag accesses (Count)
system.cpu17.icache.tags.dataAccesses         1568676                       # Number of data accesses (Count)
system.cpu17.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu17.iew.squashCycles                     163                       # Number of cycles IEW is squashing (Cycle)
system.cpu17.iew.blockCycles                  2229648                       # Number of cycles IEW is blocking (Cycle)
system.cpu17.iew.unblockCycles               12090459                       # Number of cycles IEW is unblocking (Cycle)
system.cpu17.iew.dispatchedInsts             18803670                       # Number of instructions dispatched to IQ (Count)
system.cpu17.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu17.iew.dispLoadInsts                1946720                       # Number of dispatched load instructions (Count)
system.cpu17.iew.dispStoreInsts                625739                       # Number of dispatched store instructions (Count)
system.cpu17.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu17.iew.iqFullEvents                    4726                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu17.iew.lsqFullEvents               12074727                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu17.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu17.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu17.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu17.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu17.iew.instsToCommit               18800549                       # Cumulative count of insts sent to commit (Count)
system.cpu17.iew.writebackCount              18800461                       # Cumulative count of insts written-back (Count)
system.cpu17.iew.producerInst                13787120                       # Number of instructions producing a value (Count)
system.cpu17.iew.consumerInst                18806965                       # Number of instructions consuming a value (Count)
system.cpu17.iew.wbRate                      0.187661                       # Insts written-back per cycle ((Count/Cycle))
system.cpu17.iew.wbFanout                    0.733086                       # Average fanout of values written-back ((Count/Count))
system.cpu17.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu17.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu17.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu17.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu17.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu17.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu17.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu17.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu17.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu17.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu17.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu17.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu17.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu17.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu17.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu17.lsq0.squashedLoads                  1501                       # Number of loads squashed (Count)
system.cpu17.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu17.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu17.lsq0.squashedStores                  381                       # Number of stores squashed (Count)
system.cpu17.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu17.lsq0.blockedByCache                30735                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu17.lsq0.loadToUse::samples          1945211                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::mean          243.161838                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::stdev         596.938084                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::0-9              1401513     72.05%     72.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::10-19               4664      0.24%     72.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::20-29              14096      0.72%     73.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::30-39              18547      0.95%     73.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::40-49              11742      0.60%     74.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::50-59               7019      0.36%     74.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::60-69               8581      0.44%     75.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::70-79               8111      0.42%     75.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::80-89               5814      0.30%     76.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::90-99               6288      0.32%     76.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::100-109             6687      0.34%     76.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::110-119             5188      0.27%     77.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::120-129             5015      0.26%     77.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::130-139             5958      0.31%     77.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::140-149             5336      0.27%     77.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::150-159             4272      0.22%     78.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::160-169             3689      0.19%     78.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::170-179             3322      0.17%     78.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::180-189             2975      0.15%     78.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::190-199             3644      0.19%     78.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::200-209             4065      0.21%     78.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::210-219             3361      0.17%     79.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::220-229             2964      0.15%     79.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::230-239             3284      0.17%     79.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::240-249             2982      0.15%     79.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::250-259             2633      0.14%     79.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::260-269             2901      0.15%     79.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::270-279             3189      0.16%     80.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::280-289             3209      0.16%     80.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::290-299             3373      0.17%     80.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::overflows         380789     19.58%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::max_value           8138                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.lsq0.loadToUse::total            1945211                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu17.mmu.dtb.rdAccesses               1946545                       # TLB accesses on read requests (Count)
system.cpu17.mmu.dtb.wrAccesses                625503                       # TLB accesses on write requests (Count)
system.cpu17.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu17.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu17.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu17.mmu.itb.wrAccesses                784320                       # TLB accesses on write requests (Count)
system.cpu17.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu17.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu17.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu17.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu17.power_state.ticksClkGated::mean  10918443250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu17.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu17.power_state.ticksClkGated::min_value  10918443250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu17.power_state.ticksClkGated::max_value  10918443250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu17.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu17.power_state.pwrStateResidencyTicks::ON  25400862250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.power_state.pwrStateResidencyTicks::CLK_GATED  10918443250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.rename.squashCycles                  163                       # Number of cycles rename is squashing (Cycle)
system.cpu17.rename.idleCycles                 755201                       # Number of cycles rename is idle (Cycle)
system.cpu17.rename.blockCycles              20149450                       # Number of cycles rename is blocking (Cycle)
system.cpu17.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu17.rename.runCycles                 3008224                       # Number of cycles rename is running (Cycle)
system.cpu17.rename.unblockCycles            76245147                       # Number of cycles rename is unblocking (Cycle)
system.cpu17.rename.renamedInsts             18804313                       # Number of instructions processed by rename (Count)
system.cpu17.rename.ROBFullEvents               67787                       # Number of times rename has blocked due to ROB full (Count)
system.cpu17.rename.IQFullEvents              3677795                       # Number of times rename has blocked due to IQ full (Count)
system.cpu17.rename.LQFullEvents              1460589                       # Number of times rename has blocked due to LQ full (Count)
system.cpu17.rename.SQFullEvents             74525826                       # Number of times rename has blocked due to SQ full (Count)
system.cpu17.rename.renamedOperands          34513446                       # Number of destination operands rename has renamed (Count)
system.cpu17.rename.lookups                  63394974                       # Number of register rename lookups that rename has made (Count)
system.cpu17.rename.intLookups               17673896                       # Number of integer rename lookups (Count)
system.cpu17.rename.fpLookups                 3187661                       # Number of floating rename lookups (Count)
system.cpu17.rename.committedMaps            34486642                       # Number of HB maps that are committed (Count)
system.cpu17.rename.undoneMaps                  26675                       # Number of HB maps that are undone due to squashing (Count)
system.cpu17.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu17.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu17.rename.skidInsts                 2101111                       # count of insts added to the skid buffer (Count)
system.cpu17.rob.reads                      118695619                       # The number of ROB reads (Count)
system.cpu17.rob.writes                      37605790                       # The number of ROB writes (Count)
system.cpu17.thread_0.numInsts               10869768                       # Number of Instructions committed (Count)
system.cpu17.thread_0.numOps                 18788837                       # Number of Ops committed (Count)
system.cpu17.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu18.numCycles                      100174962                       # Number of cpu cycles simulated (Cycle)
system.cpu18.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu18.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu18.instsAdded                      20208857                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu18.nonSpecInstsAdded                    181                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu18.instsIssued                     20283200                       # Number of instructions issued (Count)
system.cpu18.squashedInstsIssued                   78                       # Number of squashed instructions issued (Count)
system.cpu18.squashedInstsExamined              15078                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu18.squashedOperandsExamined           15079                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu18.squashedNonSpecRemoved                52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu18.numIssuedDist::samples         100149707                       # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::mean             0.202529                       # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::stdev            0.993296                       # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::0                94847621     94.71%     94.71% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::1                 1095940      1.09%     95.80% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::2                  896118      0.89%     96.69% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::3                  637472      0.64%     97.33% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::4                  225838      0.23%     97.56% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::5                 1056010      1.05%     98.61% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::6                  439782      0.44%     99.05% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::7                  946894      0.95%    100.00% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::8                    4032      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu18.numIssuedDist::total           100149707                       # Number of insts issued each cycle (Count)
system.cpu18.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::IntAlu                  2184      6.61%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::IntMult                    0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::IntDiv                     0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatAdd                   0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatCmp                   0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatCvt                   0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatMult                  0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatMultAcc               0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatDiv                   0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatMisc                  0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatSqrt                  0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdAdd                    0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdAddAcc                 0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdAlu                    0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdCmp                    0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdCvt                    0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdMisc                   0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdMult                   0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdMultAcc                0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdShift                  0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdShiftAcc               0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdDiv                    0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdSqrt                   0      0.00%      6.61% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatAdd           14112     42.73%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatAlu               0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatCmp               0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatCvt               0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatDiv               0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatMisc              0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatMult              0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatMultAcc            0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatSqrt              0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdReduceAdd              0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdReduceAlu              0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdReduceCmp              0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdAes                    0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdAesMix                 0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdSha1Hash               0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdSha1Hash2              0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdSha256Hash             0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdSha256Hash2            0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdShaSigma2              0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdShaSigma3              0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::SimdPredAlu                0      0.00%     49.35% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::MemRead                  172      0.52%     49.87% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::MemWrite                  34      0.10%     49.97% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatMemRead            9058     27.43%     77.40% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::FloatMemWrite           7463     22.60%    100.00% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu18.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu18.statIssuedInstType_0::No_OpClass          151      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::IntAlu     16704499     82.36%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::IntMult           18      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::IntDiv          204      0.00%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatAdd       281298      1.39%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatCmp            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatCvt            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatMult            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatDiv            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatMisc            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatSqrt            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdAdd            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdAlu            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdCmp            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdCvt            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdMisc            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdMult            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdShift            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdDiv            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdSqrt            0      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatAdd       281250      1.39%     85.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatCvt            0      0.00%     85.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatDiv            0      0.00%     85.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatMult       250001      1.23%     86.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdAes            0      0.00%     86.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdAesMix            0      0.00%     86.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::MemRead      1282626      6.32%     92.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::MemWrite        31762      0.16%     92.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatMemRead       857626      4.23%     97.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::FloatMemWrite       593765      2.93%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu18.statIssuedInstType_0::total     20283200                       # Number of instructions issued per FU type, per thread (Count)
system.cpu18.issueRate                       0.202478                       # Inst issue rate ((Count/Cycle))
system.cpu18.fuBusy                             33023                       # FU busy when requested (Count)
system.cpu18.fuBusyRate                      0.001628                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu18.intInstQueueReads              135190644                       # Number of integer instruction queue reads (Count)
system.cpu18.intInstQueueWrites              17536027                       # Number of integer instruction queue writes (Count)
system.cpu18.intInstQueueWakeupAccesses      17518029                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu18.fpInstQueueReads                 5558564                       # Number of floating instruction queue reads (Count)
system.cpu18.fpInstQueueWrites                2688092                       # Number of floating instruction queue writes (Count)
system.cpu18.fpInstQueueWakeupAccesses        2687607                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu18.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu18.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu18.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu18.intAluAccesses                  17521473                       # Number of integer alu accesses (Count)
system.cpu18.fpAluAccesses                    2794599                       # Number of floating point alu accesses (Count)
system.cpu18.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu18.numInsts                        20282939                       # Number of executed instructions (Count)
system.cpu18.numLoadInsts                     2140217                       # Number of load instructions executed (Count)
system.cpu18.numSquashedInsts                     261                       # Number of squashed instructions skipped in execute (Count)
system.cpu18.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu18.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu18.numRefs                          2765721                       # Number of memory reference insts executed (Count)
system.cpu18.numBranches                      2825161                       # Number of branches executed (Count)
system.cpu18.numStoreInsts                     625504                       # Number of stores executed (Count)
system.cpu18.numRate                         0.202475                       # Inst execution rate ((Count/Cycle))
system.cpu18.timesIdled                            79                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu18.idleCycles                         25255                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu18.quiesceCycles                    1427575                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu18.committedInsts                  11689384                       # Number of Instructions Simulated (Count)
system.cpu18.committedOps                    20193893                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu18.cpi                             8.569738                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu18.totalCpi                        8.569738                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu18.ipc                             0.116690                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu18.totalIpc                        0.116690                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu18.intRegfileReads                 19109713                       # Number of integer regfile reads (Count)
system.cpu18.intRegfileWrites                10555558                       # Number of integer regfile writes (Count)
system.cpu18.fpRegfileReads                   3187563                       # Number of floating regfile reads (Count)
system.cpu18.fpRegfileWrites                  2093843                       # Number of floating regfile writes (Count)
system.cpu18.ccRegfileReads                  14124703                       # number of cc regfile reads (Count)
system.cpu18.ccRegfileWrites                  8737187                       # number of cc regfile writes (Count)
system.cpu18.miscRegfileReads                 8667006                       # number of misc regfile reads (Count)
system.cpu18.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu18.MemDepUnit__0.insertedLoads      2063865                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__0.insertedStores       625780                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__0.conflictingLoads        31845                       # Number of conflicting loads. (Count)
system.cpu18.MemDepUnit__0.conflictingStores        31500                       # Number of conflicting stores. (Count)
system.cpu18.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu18.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu18.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu18.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu18.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu18.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu18.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu18.branchPred.lookups               2826764                       # Number of BP lookups (Count)
system.cpu18.branchPred.condPredicted         2825801                       # Number of conditional branches predicted (Count)
system.cpu18.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu18.branchPred.BTBLookups            1544453                       # Number of BTB lookups (Count)
system.cpu18.branchPred.BTBHits               1544387                       # Number of BTB hits (Count)
system.cpu18.branchPred.BTBHitRatio          0.999957                       # BTB Hit Ratio (Ratio)
system.cpu18.branchPred.RASUsed                   200                       # Number of times the RAS was used to get a target. (Count)
system.cpu18.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu18.branchPred.indirectLookups           322                       # Number of indirect predictor lookups. (Count)
system.cpu18.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu18.branchPred.indirectMisses            286                       # Number of indirect misses. (Count)
system.cpu18.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu18.commit.commitSquashedInsts         13373                       # The number of squashed insts skipped by commit (Count)
system.cpu18.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu18.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu18.commit.numCommittedDist::samples    100147932                       # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::mean     0.201641                       # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::stdev     1.015370                       # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::0      95080329     94.94%     94.94% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::1       1271973      1.27%     96.21% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::2        172314      0.17%     96.38% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::3        866945      0.87%     97.25% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::4        536840      0.54%     97.78% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::5        946625      0.95%     98.73% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::6         73220      0.07%     98.80% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::7        940836      0.94%     99.74% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::8        258850      0.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu18.commit.numCommittedDist::total    100147932                       # Number of insts commited each cycle (Count)
system.cpu18.commit.instsCommitted           11689384                       # Number of instructions committed (Count)
system.cpu18.commit.opsCommitted             20193893                       # Number of ops (including micro ops) committed (Count)
system.cpu18.commit.memRefs                   2687657                       # Number of memory references committed (Count)
system.cpu18.commit.loads                     2062299                       # Number of loads committed (Count)
system.cpu18.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu18.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu18.commit.branches                  2823656                       # Number of branches committed (Count)
system.cpu18.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu18.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu18.commit.integer                  17600993                       # Number of committed integer instructions. (Count)
system.cpu18.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu18.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::IntAlu     16693469     82.67%     82.67% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::IntMult           18      0.00%     82.67% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::IntDiv          198      0.00%     82.67% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatAdd       281260      1.39%     84.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatCmp            0      0.00%     84.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatCvt            0      0.00%     84.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatMult            0      0.00%     84.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatDiv            0      0.00%     84.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatMisc            0      0.00%     84.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatSqrt            0      0.00%     84.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdAdd            0      0.00%     84.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdAlu            0      0.00%     84.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdCmp            0      0.00%     84.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdCvt            0      0.00%     84.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdMisc            0      0.00%     84.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdMult            0      0.00%     84.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdShift            0      0.00%     84.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdDiv            0      0.00%     84.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdSqrt            0      0.00%     84.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatAdd       281250      1.39%     85.45% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.45% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatMult       250000      1.24%     86.69% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdAes            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdAesMix            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::MemRead      1281031      6.34%     93.03% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::MemWrite        31600      0.16%     93.19% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatMemRead       781268      3.87%     97.06% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::FloatMemWrite       593758      2.94%    100.00% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu18.commit.committedInstType_0::total     20193893                       # Class of committed instruction (Count)
system.cpu18.commit.commitEligibleSamples       258850                       # number cycles where commit BW limit reached (Cycle)
system.cpu18.dcache.demandHits::cpu18.data      2077211                       # number of demand (read+write) hits (Count)
system.cpu18.dcache.demandHits::total         2077211                       # number of demand (read+write) hits (Count)
system.cpu18.dcache.overallHits::cpu18.data      2077211                       # number of overall hits (Count)
system.cpu18.dcache.overallHits::total        2077211                       # number of overall hits (Count)
system.cpu18.dcache.demandMisses::cpu18.data       611673                       # number of demand (read+write) misses (Count)
system.cpu18.dcache.demandMisses::total        611673                       # number of demand (read+write) misses (Count)
system.cpu18.dcache.overallMisses::cpu18.data       611673                       # number of overall misses (Count)
system.cpu18.dcache.overallMisses::total       611673                       # number of overall misses (Count)
system.cpu18.dcache.demandMissLatency::cpu18.data 130579197464                       # number of demand (read+write) miss ticks (Tick)
system.cpu18.dcache.demandMissLatency::total 130579197464                       # number of demand (read+write) miss ticks (Tick)
system.cpu18.dcache.overallMissLatency::cpu18.data 130579197464                       # number of overall miss ticks (Tick)
system.cpu18.dcache.overallMissLatency::total 130579197464                       # number of overall miss ticks (Tick)
system.cpu18.dcache.demandAccesses::cpu18.data      2688884                       # number of demand (read+write) accesses (Count)
system.cpu18.dcache.demandAccesses::total      2688884                       # number of demand (read+write) accesses (Count)
system.cpu18.dcache.overallAccesses::cpu18.data      2688884                       # number of overall (read+write) accesses (Count)
system.cpu18.dcache.overallAccesses::total      2688884                       # number of overall (read+write) accesses (Count)
system.cpu18.dcache.demandMissRate::cpu18.data     0.227482                       # miss rate for demand accesses (Ratio)
system.cpu18.dcache.demandMissRate::total     0.227482                       # miss rate for demand accesses (Ratio)
system.cpu18.dcache.overallMissRate::cpu18.data     0.227482                       # miss rate for overall accesses (Ratio)
system.cpu18.dcache.overallMissRate::total     0.227482                       # miss rate for overall accesses (Ratio)
system.cpu18.dcache.demandAvgMissLatency::cpu18.data 213478.766374                       # average overall miss latency in ticks ((Tick/Count))
system.cpu18.dcache.demandAvgMissLatency::total 213478.766374                       # average overall miss latency in ticks ((Tick/Count))
system.cpu18.dcache.overallAvgMissLatency::cpu18.data 213478.766374                       # average overall miss latency ((Tick/Count))
system.cpu18.dcache.overallAvgMissLatency::total 213478.766374                       # average overall miss latency ((Tick/Count))
system.cpu18.dcache.blockedCycles::no_mshrs     19463421                       # number of cycles access was blocked (Cycle)
system.cpu18.dcache.blockedCycles::no_targets         8265                       # number of cycles access was blocked (Cycle)
system.cpu18.dcache.blockedCauses::no_mshrs        51907                       # number of times access was blocked (Count)
system.cpu18.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu18.dcache.avgBlocked::no_mshrs   374.967172                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.dcache.avgBlocked::no_targets   306.111111                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.dcache.writebacks::writebacks        78039                       # number of writebacks (Count)
system.cpu18.dcache.writebacks::total           78039                       # number of writebacks (Count)
system.cpu18.dcache.demandMshrHits::cpu18.data       439468                       # number of demand (read+write) MSHR hits (Count)
system.cpu18.dcache.demandMshrHits::total       439468                       # number of demand (read+write) MSHR hits (Count)
system.cpu18.dcache.overallMshrHits::cpu18.data       439468                       # number of overall MSHR hits (Count)
system.cpu18.dcache.overallMshrHits::total       439468                       # number of overall MSHR hits (Count)
system.cpu18.dcache.demandMshrMisses::cpu18.data       172205                       # number of demand (read+write) MSHR misses (Count)
system.cpu18.dcache.demandMshrMisses::total       172205                       # number of demand (read+write) MSHR misses (Count)
system.cpu18.dcache.overallMshrMisses::cpu18.data       172205                       # number of overall MSHR misses (Count)
system.cpu18.dcache.overallMshrMisses::total       172205                       # number of overall MSHR misses (Count)
system.cpu18.dcache.demandMshrMissLatency::cpu18.data  57841995464                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu18.dcache.demandMshrMissLatency::total  57841995464                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu18.dcache.overallMshrMissLatency::cpu18.data  57841995464                       # number of overall MSHR miss ticks (Tick)
system.cpu18.dcache.overallMshrMissLatency::total  57841995464                       # number of overall MSHR miss ticks (Tick)
system.cpu18.dcache.demandMshrMissRate::cpu18.data     0.064043                       # mshr miss ratio for demand accesses (Ratio)
system.cpu18.dcache.demandMshrMissRate::total     0.064043                       # mshr miss ratio for demand accesses (Ratio)
system.cpu18.dcache.overallMshrMissRate::cpu18.data     0.064043                       # mshr miss ratio for overall accesses (Ratio)
system.cpu18.dcache.overallMshrMissRate::total     0.064043                       # mshr miss ratio for overall accesses (Ratio)
system.cpu18.dcache.demandAvgMshrMissLatency::cpu18.data 335890.336889                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.dcache.demandAvgMshrMissLatency::total 335890.336889                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.dcache.overallAvgMshrMissLatency::cpu18.data 335890.336889                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.dcache.overallAvgMshrMissLatency::total 335890.336889                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.dcache.replacements               171080                       # number of replacements (Count)
system.cpu18.dcache.LockedRMWReadReq.hits::cpu18.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu18.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu18.dcache.LockedRMWReadReq.misses::cpu18.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu18.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu18.dcache.LockedRMWReadReq.missLatency::cpu18.data      2661750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu18.dcache.LockedRMWReadReq.missLatency::total      2661750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu18.dcache.LockedRMWReadReq.accesses::cpu18.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu18.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu18.dcache.LockedRMWReadReq.missRate::cpu18.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu18.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu18.dcache.LockedRMWReadReq.avgMissLatency::cpu18.data        63375                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu18.dcache.LockedRMWReadReq.avgMissLatency::total        63375                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu18.dcache.LockedRMWReadReq.mshrMisses::cpu18.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu18.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu18.dcache.LockedRMWReadReq.mshrMissLatency::cpu18.data      5367000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu18.dcache.LockedRMWReadReq.mshrMissLatency::total      5367000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu18.dcache.LockedRMWReadReq.mshrMissRate::cpu18.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu18.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu18.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu18.data 127785.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu18.dcache.LockedRMWReadReq.avgMshrMissLatency::total 127785.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu18.dcache.LockedRMWWriteReq.hits::cpu18.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu18.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu18.dcache.LockedRMWWriteReq.accesses::cpu18.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu18.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu18.dcache.ReadReq.hits::cpu18.data      1526142                       # number of ReadReq hits (Count)
system.cpu18.dcache.ReadReq.hits::total       1526142                       # number of ReadReq hits (Count)
system.cpu18.dcache.ReadReq.misses::cpu18.data       537427                       # number of ReadReq misses (Count)
system.cpu18.dcache.ReadReq.misses::total       537427                       # number of ReadReq misses (Count)
system.cpu18.dcache.ReadReq.missLatency::cpu18.data 108440628500                       # number of ReadReq miss ticks (Tick)
system.cpu18.dcache.ReadReq.missLatency::total 108440628500                       # number of ReadReq miss ticks (Tick)
system.cpu18.dcache.ReadReq.accesses::cpu18.data      2063569                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu18.dcache.ReadReq.accesses::total      2063569                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu18.dcache.ReadReq.missRate::cpu18.data     0.260436                       # miss rate for ReadReq accesses (Ratio)
system.cpu18.dcache.ReadReq.missRate::total     0.260436                       # miss rate for ReadReq accesses (Ratio)
system.cpu18.dcache.ReadReq.avgMissLatency::cpu18.data 201777.410699                       # average ReadReq miss latency ((Tick/Count))
system.cpu18.dcache.ReadReq.avgMissLatency::total 201777.410699                       # average ReadReq miss latency ((Tick/Count))
system.cpu18.dcache.ReadReq.mshrHits::cpu18.data       439468                       # number of ReadReq MSHR hits (Count)
system.cpu18.dcache.ReadReq.mshrHits::total       439468                       # number of ReadReq MSHR hits (Count)
system.cpu18.dcache.ReadReq.mshrMisses::cpu18.data        97959                       # number of ReadReq MSHR misses (Count)
system.cpu18.dcache.ReadReq.mshrMisses::total        97959                       # number of ReadReq MSHR misses (Count)
system.cpu18.dcache.ReadReq.mshrMissLatency::cpu18.data  35740549500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu18.dcache.ReadReq.mshrMissLatency::total  35740549500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu18.dcache.ReadReq.mshrMissRate::cpu18.data     0.047471                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu18.dcache.ReadReq.mshrMissRate::total     0.047471                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu18.dcache.ReadReq.avgMshrMissLatency::cpu18.data 364852.126910                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu18.dcache.ReadReq.avgMshrMissLatency::total 364852.126910                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu18.dcache.WriteReq.hits::cpu18.data       551069                       # number of WriteReq hits (Count)
system.cpu18.dcache.WriteReq.hits::total       551069                       # number of WriteReq hits (Count)
system.cpu18.dcache.WriteReq.misses::cpu18.data        74246                       # number of WriteReq misses (Count)
system.cpu18.dcache.WriteReq.misses::total        74246                       # number of WriteReq misses (Count)
system.cpu18.dcache.WriteReq.missLatency::cpu18.data  22138568964                       # number of WriteReq miss ticks (Tick)
system.cpu18.dcache.WriteReq.missLatency::total  22138568964                       # number of WriteReq miss ticks (Tick)
system.cpu18.dcache.WriteReq.accesses::cpu18.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu18.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu18.dcache.WriteReq.missRate::cpu18.data     0.118734                       # miss rate for WriteReq accesses (Ratio)
system.cpu18.dcache.WriteReq.missRate::total     0.118734                       # miss rate for WriteReq accesses (Ratio)
system.cpu18.dcache.WriteReq.avgMissLatency::cpu18.data 298178.608464                       # average WriteReq miss latency ((Tick/Count))
system.cpu18.dcache.WriteReq.avgMissLatency::total 298178.608464                       # average WriteReq miss latency ((Tick/Count))
system.cpu18.dcache.WriteReq.mshrMisses::cpu18.data        74246                       # number of WriteReq MSHR misses (Count)
system.cpu18.dcache.WriteReq.mshrMisses::total        74246                       # number of WriteReq MSHR misses (Count)
system.cpu18.dcache.WriteReq.mshrMissLatency::cpu18.data  22101445964                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu18.dcache.WriteReq.mshrMissLatency::total  22101445964                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu18.dcache.WriteReq.mshrMissRate::cpu18.data     0.118734                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu18.dcache.WriteReq.mshrMissRate::total     0.118734                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu18.dcache.WriteReq.avgMshrMissLatency::cpu18.data 297678.608464                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu18.dcache.WriteReq.avgMshrMissLatency::total 297678.608464                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu18.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.dcache.tags.tagsInUse        1010.018204                       # Average ticks per tags in use ((Tick/Count))
system.cpu18.dcache.tags.totalRefs            2249502                       # Total number of references to valid blocks. (Count)
system.cpu18.dcache.tags.sampledRefs           172245                       # Sample count of references to valid blocks. (Count)
system.cpu18.dcache.tags.avgRefs            13.059897                       # Average number of references to valid blocks. ((Count/Count))
system.cpu18.dcache.tags.warmupTick         356980000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu18.dcache.tags.occupancies::cpu18.data  1010.018204                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu18.dcache.tags.avgOccs::cpu18.data     0.986346                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu18.dcache.tags.avgOccs::total      0.986346                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu18.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu18.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu18.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu18.dcache.tags.tagAccesses          5550185                       # Number of tag accesses (Count)
system.cpu18.dcache.tags.dataAccesses         5550185                       # Number of data accesses (Count)
system.cpu18.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.decode.idleCycles                 865792                       # Number of cycles decode is idle (Cycle)
system.cpu18.decode.blockedCycles            95767262                       # Number of cycles decode is blocked (Cycle)
system.cpu18.decode.runCycles                 3121487                       # Number of cycles decode is running (Cycle)
system.cpu18.decode.unblockCycles              395002                       # Number of cycles decode is unblocking (Cycle)
system.cpu18.decode.squashCycles                  164                       # Number of cycles decode is squashing (Cycle)
system.cpu18.decode.branchResolved            1544153                       # Number of times decode resolved a branch (Count)
system.cpu18.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu18.decode.decodedInsts             20210391                       # Number of instructions handled by decode (Count)
system.cpu18.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu18.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu18.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu18.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu18.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu18.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu18.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu18.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu18.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu18.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu18.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu18.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu18.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu18.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.fetch.icacheStallCycles          1029143                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu18.fetch.insts                     11700195                       # Number of instructions fetch has processed (Count)
system.cpu18.fetch.branches                   2826764                       # Number of branches that fetch encountered (Count)
system.cpu18.fetch.predictedBranches          1544623                       # Number of branches that fetch has predicted taken (Count)
system.cpu18.fetch.cycles                    99120282                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu18.fetch.squashCycles                   402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu18.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu18.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu18.fetch.cacheLines                 1024989                       # Number of cache lines fetched (Count)
system.cpu18.fetch.icacheSquashes                  58                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu18.fetch.nisnDist::samples        100149707                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::mean            0.201840                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::stdev           1.137505                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::0               96326549     96.18%     96.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::1                 529864      0.53%     96.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::2                  75566      0.08%     96.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::3                 399010      0.40%     97.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::4                 978657      0.98%     98.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::5                  34639      0.03%     98.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::6                  47826      0.05%     98.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::7                  99345      0.10%     98.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::8                1658251      1.66%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.nisnDist::total          100149707                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu18.fetch.branchRate                0.028218                       # Number of branch fetches per cycle (Ratio)
system.cpu18.fetch.rate                      0.116798                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu18.icache.demandHits::cpu18.inst      1024913                       # number of demand (read+write) hits (Count)
system.cpu18.icache.demandHits::total         1024913                       # number of demand (read+write) hits (Count)
system.cpu18.icache.overallHits::cpu18.inst      1024913                       # number of overall hits (Count)
system.cpu18.icache.overallHits::total        1024913                       # number of overall hits (Count)
system.cpu18.icache.demandMisses::cpu18.inst           76                       # number of demand (read+write) misses (Count)
system.cpu18.icache.demandMisses::total            76                       # number of demand (read+write) misses (Count)
system.cpu18.icache.overallMisses::cpu18.inst           76                       # number of overall misses (Count)
system.cpu18.icache.overallMisses::total           76                       # number of overall misses (Count)
system.cpu18.icache.demandMissLatency::cpu18.inst     10764250                       # number of demand (read+write) miss ticks (Tick)
system.cpu18.icache.demandMissLatency::total     10764250                       # number of demand (read+write) miss ticks (Tick)
system.cpu18.icache.overallMissLatency::cpu18.inst     10764250                       # number of overall miss ticks (Tick)
system.cpu18.icache.overallMissLatency::total     10764250                       # number of overall miss ticks (Tick)
system.cpu18.icache.demandAccesses::cpu18.inst      1024989                       # number of demand (read+write) accesses (Count)
system.cpu18.icache.demandAccesses::total      1024989                       # number of demand (read+write) accesses (Count)
system.cpu18.icache.overallAccesses::cpu18.inst      1024989                       # number of overall (read+write) accesses (Count)
system.cpu18.icache.overallAccesses::total      1024989                       # number of overall (read+write) accesses (Count)
system.cpu18.icache.demandMissRate::cpu18.inst     0.000074                       # miss rate for demand accesses (Ratio)
system.cpu18.icache.demandMissRate::total     0.000074                       # miss rate for demand accesses (Ratio)
system.cpu18.icache.overallMissRate::cpu18.inst     0.000074                       # miss rate for overall accesses (Ratio)
system.cpu18.icache.overallMissRate::total     0.000074                       # miss rate for overall accesses (Ratio)
system.cpu18.icache.demandAvgMissLatency::cpu18.inst 141634.868421                       # average overall miss latency in ticks ((Tick/Count))
system.cpu18.icache.demandAvgMissLatency::total 141634.868421                       # average overall miss latency in ticks ((Tick/Count))
system.cpu18.icache.overallAvgMissLatency::cpu18.inst 141634.868421                       # average overall miss latency ((Tick/Count))
system.cpu18.icache.overallAvgMissLatency::total 141634.868421                       # average overall miss latency ((Tick/Count))
system.cpu18.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu18.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu18.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu18.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu18.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.icache.demandMshrHits::cpu18.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu18.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu18.icache.overallMshrHits::cpu18.inst           16                       # number of overall MSHR hits (Count)
system.cpu18.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu18.icache.demandMshrMisses::cpu18.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu18.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu18.icache.overallMshrMisses::cpu18.inst           60                       # number of overall MSHR misses (Count)
system.cpu18.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu18.icache.demandMshrMissLatency::cpu18.inst      9016500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu18.icache.demandMshrMissLatency::total      9016500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu18.icache.overallMshrMissLatency::cpu18.inst      9016500                       # number of overall MSHR miss ticks (Tick)
system.cpu18.icache.overallMshrMissLatency::total      9016500                       # number of overall MSHR miss ticks (Tick)
system.cpu18.icache.demandMshrMissRate::cpu18.inst     0.000059                       # mshr miss ratio for demand accesses (Ratio)
system.cpu18.icache.demandMshrMissRate::total     0.000059                       # mshr miss ratio for demand accesses (Ratio)
system.cpu18.icache.overallMshrMissRate::cpu18.inst     0.000059                       # mshr miss ratio for overall accesses (Ratio)
system.cpu18.icache.overallMshrMissRate::total     0.000059                       # mshr miss ratio for overall accesses (Ratio)
system.cpu18.icache.demandAvgMshrMissLatency::cpu18.inst       150275                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.icache.demandAvgMshrMissLatency::total       150275                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.icache.overallAvgMshrMissLatency::cpu18.inst       150275                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.icache.overallAvgMshrMissLatency::total       150275                       # average overall mshr miss latency ((Tick/Count))
system.cpu18.icache.replacements                    0                       # number of replacements (Count)
system.cpu18.icache.ReadReq.hits::cpu18.inst      1024913                       # number of ReadReq hits (Count)
system.cpu18.icache.ReadReq.hits::total       1024913                       # number of ReadReq hits (Count)
system.cpu18.icache.ReadReq.misses::cpu18.inst           76                       # number of ReadReq misses (Count)
system.cpu18.icache.ReadReq.misses::total           76                       # number of ReadReq misses (Count)
system.cpu18.icache.ReadReq.missLatency::cpu18.inst     10764250                       # number of ReadReq miss ticks (Tick)
system.cpu18.icache.ReadReq.missLatency::total     10764250                       # number of ReadReq miss ticks (Tick)
system.cpu18.icache.ReadReq.accesses::cpu18.inst      1024989                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu18.icache.ReadReq.accesses::total      1024989                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu18.icache.ReadReq.missRate::cpu18.inst     0.000074                       # miss rate for ReadReq accesses (Ratio)
system.cpu18.icache.ReadReq.missRate::total     0.000074                       # miss rate for ReadReq accesses (Ratio)
system.cpu18.icache.ReadReq.avgMissLatency::cpu18.inst 141634.868421                       # average ReadReq miss latency ((Tick/Count))
system.cpu18.icache.ReadReq.avgMissLatency::total 141634.868421                       # average ReadReq miss latency ((Tick/Count))
system.cpu18.icache.ReadReq.mshrHits::cpu18.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu18.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu18.icache.ReadReq.mshrMisses::cpu18.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu18.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu18.icache.ReadReq.mshrMissLatency::cpu18.inst      9016500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu18.icache.ReadReq.mshrMissLatency::total      9016500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu18.icache.ReadReq.mshrMissRate::cpu18.inst     0.000059                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu18.icache.ReadReq.mshrMissRate::total     0.000059                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu18.icache.ReadReq.avgMshrMissLatency::cpu18.inst       150275                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu18.icache.ReadReq.avgMshrMissLatency::total       150275                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu18.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.icache.tags.tagsInUse          55.656742                       # Average ticks per tags in use ((Tick/Count))
system.cpu18.icache.tags.totalRefs            1024973                       # Total number of references to valid blocks. (Count)
system.cpu18.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu18.icache.tags.avgRefs         17082.883333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu18.icache.tags.warmupTick         356961000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu18.icache.tags.occupancies::cpu18.inst    55.656742                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu18.icache.tags.avgOccs::cpu18.inst     0.108705                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu18.icache.tags.avgOccs::total      0.108705                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu18.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu18.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu18.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu18.icache.tags.tagAccesses          2050038                       # Number of tag accesses (Count)
system.cpu18.icache.tags.dataAccesses         2050038                       # Number of data accesses (Count)
system.cpu18.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu18.iew.squashCycles                     164                       # Number of cycles IEW is squashing (Cycle)
system.cpu18.iew.blockCycles                  2648779                       # Number of cycles IEW is blocking (Cycle)
system.cpu18.iew.unblockCycles               10501364                       # Number of cycles IEW is unblocking (Cycle)
system.cpu18.iew.dispatchedInsts             20209038                       # Number of instructions dispatched to IQ (Count)
system.cpu18.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu18.iew.dispLoadInsts                2063865                       # Number of dispatched load instructions (Count)
system.cpu18.iew.dispStoreInsts                625780                       # Number of dispatched store instructions (Count)
system.cpu18.iew.dispNonSpecInsts                  61                       # Number of dispatched non-speculative instructions (Count)
system.cpu18.iew.iqFullEvents                    5235                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu18.iew.lsqFullEvents               10484057                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu18.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu18.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu18.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu18.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu18.iew.instsToCommit               20205724                       # Cumulative count of insts sent to commit (Count)
system.cpu18.iew.writebackCount              20205636                       # Cumulative count of insts written-back (Count)
system.cpu18.iew.producerInst                14828080                       # Number of instructions producing a value (Count)
system.cpu18.iew.consumerInst                20068477                       # Number of instructions consuming a value (Count)
system.cpu18.iew.wbRate                      0.201703                       # Insts written-back per cycle ((Count/Cycle))
system.cpu18.iew.wbFanout                    0.738874                       # Average fanout of values written-back ((Count/Count))
system.cpu18.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu18.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu18.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu18.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu18.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu18.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu18.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu18.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu18.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu18.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu18.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu18.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu18.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu18.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu18.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu18.lsq0.squashedLoads                  1558                       # Number of loads squashed (Count)
system.cpu18.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu18.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu18.lsq0.squashedStores                  422                       # Number of stores squashed (Count)
system.cpu18.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu18.lsq0.blockedByCache                33113                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu18.lsq0.loadToUse::samples          2062299                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::mean          228.654969                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::stdev         572.381368                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::0-9              1510412     73.24%     73.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::10-19               4764      0.23%     73.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::20-29              13900      0.67%     74.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::30-39              18776      0.91%     75.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::40-49              11652      0.57%     75.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::50-59               6806      0.33%     75.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::60-69               8359      0.41%     76.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::70-79               8286      0.40%     76.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::80-89               5634      0.27%     77.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::90-99               6265      0.30%     77.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::100-109             6741      0.33%     77.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::110-119             5371      0.26%     77.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::120-129             5040      0.24%     78.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::130-139             5911      0.29%     78.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::140-149             5266      0.26%     78.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::150-159             4244      0.21%     78.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::160-169             3940      0.19%     79.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::170-179             3637      0.18%     79.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::180-189             3030      0.15%     79.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::190-199             3593      0.17%     79.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::200-209             3868      0.19%     79.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::210-219             3462      0.17%     79.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::220-229             3093      0.15%     80.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::230-239             3306      0.16%     80.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::240-249             3033      0.15%     80.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::250-259             2685      0.13%     80.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::260-269             2911      0.14%     80.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::270-279             2997      0.15%     80.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::280-289             3253      0.16%     80.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::290-299             3460      0.17%     81.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::overflows         388604     18.84%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::max_value           7619                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.lsq0.loadToUse::total            2062299                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu18.mmu.dtb.rdAccesses               2063667                       # TLB accesses on read requests (Count)
system.cpu18.mmu.dtb.wrAccesses                625504                       # TLB accesses on write requests (Count)
system.cpu18.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu18.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu18.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu18.mmu.itb.wrAccesses               1025001                       # TLB accesses on write requests (Count)
system.cpu18.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu18.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu18.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu18.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu18.power_state.ticksClkGated::mean  10918671250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu18.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu18.power_state.ticksClkGated::min_value  10918671250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu18.power_state.ticksClkGated::max_value  10918671250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu18.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu18.power_state.pwrStateResidencyTicks::ON  25400634250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.power_state.pwrStateResidencyTicks::CLK_GATED  10918671250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.rename.squashCycles                  164                       # Number of cycles rename is squashing (Cycle)
system.cpu18.rename.idleCycles                 995782                       # Number of cycles rename is idle (Cycle)
system.cpu18.rename.blockCycles              18281966                       # Number of cycles rename is blocking (Cycle)
system.cpu18.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu18.rename.runCycles                 3364620                       # Number of cycles rename is running (Cycle)
system.cpu18.rename.unblockCycles            77506896                       # Number of cycles rename is unblocking (Cycle)
system.cpu18.rename.renamedInsts             20209783                       # Number of instructions processed by rename (Count)
system.cpu18.rename.ROBFullEvents               67902                       # Number of times rename has blocked due to ROB full (Count)
system.cpu18.rename.IQFullEvents              3880617                       # Number of times rename has blocked due to IQ full (Count)
system.cpu18.rename.LQFullEvents               944673                       # Number of times rename has blocked due to LQ full (Count)
system.cpu18.rename.SQFullEvents             76296012                       # Number of times rename has blocked due to SQ full (Count)
system.cpu18.rename.renamedOperands          37324091                       # Number of destination operands rename has renamed (Count)
system.cpu18.rename.lookups                  68313875                       # Number of register rename lookups that rename has made (Count)
system.cpu18.rename.intLookups               18962298                       # Number of integer rename lookups (Count)
system.cpu18.rename.fpLookups                 3187891                       # Number of floating rename lookups (Count)
system.cpu18.rename.committedMaps            37296754                       # Number of HB maps that are committed (Count)
system.cpu18.rename.undoneMaps                  27208                       # Number of HB maps that are undone due to squashing (Count)
system.cpu18.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu18.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu18.rename.skidInsts                 2114590                       # count of insts added to the skid buffer (Count)
system.cpu18.rob.reads                      120096062                       # The number of ROB reads (Count)
system.cpu18.rob.writes                      40416495                       # The number of ROB writes (Count)
system.cpu18.thread_0.numInsts               11689384                       # Number of Instructions committed (Count)
system.cpu18.thread_0.numOps                 20193893                       # Number of Ops committed (Count)
system.cpu18.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu19.numCycles                      100166262                       # Number of cpu cycles simulated (Cycle)
system.cpu19.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu19.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu19.instsAdded                      17482818                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu19.nonSpecInstsAdded                    184                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu19.instsIssued                     17543394                       # Number of instructions issued (Count)
system.cpu19.squashedInstsIssued                   75                       # Number of squashed instructions issued (Count)
system.cpu19.squashedInstsExamined              15332                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu19.squashedOperandsExamined           15974                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu19.squashedNonSpecRemoved                55                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu19.numIssuedDist::samples         100139753                       # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::mean             0.175189                       # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::stdev            0.938948                       # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::0                95742785     95.61%     95.61% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::1                  863577      0.86%     96.47% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::2                  681744      0.68%     97.15% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::3                  412178      0.41%     97.56% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::4                  227689      0.23%     97.79% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::5                 1052472      1.05%     98.84% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::6                  212478      0.21%     99.05% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::7                  942829      0.94%    100.00% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::8                    4001      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu19.numIssuedDist::total           100139753                       # Number of insts issued each cycle (Count)
system.cpu19.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::IntAlu                  2151      7.13%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::IntMult                    0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::IntDiv                     0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatAdd                   0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatCmp                   0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatCvt                   0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatMult                  0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatMultAcc               0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatDiv                   0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatMisc                  0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatSqrt                  0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdAdd                    0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdAddAcc                 0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdAlu                    0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdCmp                    0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdCvt                    0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdMisc                   0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdMult                   0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdMultAcc                0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdShift                  0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdShiftAcc               0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdDiv                    0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdSqrt                   0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatAdd           13801     45.72%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatAlu               0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatCmp               0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatCvt               0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatDiv               0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatMisc              0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatMult              0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatMultAcc            0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatSqrt              0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdReduceAdd              0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdReduceAlu              0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdReduceCmp              0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdAes                    0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdAesMix                 0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdSha1Hash               0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdSha1Hash2              0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdSha256Hash             0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdSha256Hash2            0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdShaSigma2              0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdShaSigma3              0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::SimdPredAlu                0      0.00%     52.84% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::MemRead                  157      0.52%     53.36% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::MemWrite                  31      0.10%     53.47% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatMemRead            7699     25.50%     78.97% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::FloatMemWrite           6348     21.03%    100.00% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu19.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu19.statIssuedInstType_0::No_OpClass          152      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::IntAlu     14205463     80.97%     80.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::IntMult           18      0.00%     80.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::IntDiv          204      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatAdd       281300      1.60%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatCmp            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatCvt            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatMult            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatDiv            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatMisc            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatSqrt            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdAdd            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdAlu            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdCmp            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdCvt            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdMisc            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdMult            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdShift            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdDiv            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdSqrt            0      0.00%     82.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatAdd       281250      1.60%     84.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatMult       250001      1.43%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdAes            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdAesMix            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::MemRead      1055416      6.02%     91.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::MemWrite        31770      0.18%     91.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatMemRead       844054      4.81%     96.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::FloatMemWrite       593766      3.38%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu19.statIssuedInstType_0::total     17543394                       # Number of instructions issued per FU type, per thread (Count)
system.cpu19.issueRate                       0.175143                       # Inst issue rate ((Count/Cycle))
system.cpu19.fuBusy                             30187                       # FU busy when requested (Count)
system.cpu19.fuBusyRate                      0.001721                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu19.intInstQueueReads              129728175                       # Number of integer instruction queue reads (Count)
system.cpu19.intInstQueueWrites              14810285                       # Number of integer instruction queue writes (Count)
system.cpu19.intInstQueueWakeupAccesses      14791809                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu19.fpInstQueueReads                 5528628                       # Number of floating instruction queue reads (Count)
system.cpu19.fpInstQueueWrites                2688052                       # Number of floating instruction queue writes (Count)
system.cpu19.fpInstQueueWakeupAccesses        2687596                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu19.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu19.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu19.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu19.intAluAccesses                  14795191                       # Number of integer alu accesses (Count)
system.cpu19.fpAluAccesses                    2778238                       # Number of floating point alu accesses (Count)
system.cpu19.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu19.numInsts                        17543110                       # Number of executed instructions (Count)
system.cpu19.numLoadInsts                     1899425                       # Number of load instructions executed (Count)
system.cpu19.numSquashedInsts                     284                       # Number of squashed instructions skipped in execute (Count)
system.cpu19.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu19.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu19.numRefs                          2524936                       # Number of memory reference insts executed (Count)
system.cpu19.numBranches                      2370765                       # Number of branches executed (Count)
system.cpu19.numStoreInsts                     625511                       # Number of stores executed (Count)
system.cpu19.numRate                         0.175140                       # Inst execution rate ((Count/Cycle))
system.cpu19.timesIdled                            78                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu19.idleCycles                         26509                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu19.quiesceCycles                    1435583                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu19.committedInsts                  10099052                       # Number of Instructions Simulated (Count)
system.cpu19.committedOps                    17467603                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu19.cpi                             9.918383                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu19.totalCpi                        9.918383                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu19.ipc                             0.100823                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu19.totalIpc                        0.100823                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu19.intRegfileReads                 16583435                       # Number of integer regfile reads (Count)
system.cpu19.intRegfileWrites                 8965335                       # Number of integer regfile writes (Count)
system.cpu19.fpRegfileReads                   3187543                       # Number of floating regfile reads (Count)
system.cpu19.fpRegfileWrites                  2093834                       # Number of floating regfile writes (Count)
system.cpu19.ccRegfileReads                  11852680                       # number of cc regfile reads (Count)
system.cpu19.ccRegfileWrites                  7373977                       # number of cc regfile writes (Count)
system.cpu19.miscRegfileReads                 7517462                       # number of misc regfile reads (Count)
system.cpu19.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu19.MemDepUnit__0.insertedLoads      1836728                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__0.insertedStores       625815                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__0.conflictingLoads        31844                       # Number of conflicting loads. (Count)
system.cpu19.MemDepUnit__0.conflictingStores        31507                       # Number of conflicting stores. (Count)
system.cpu19.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu19.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu19.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu19.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu19.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu19.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu19.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu19.branchPred.lookups               2372432                       # Number of BP lookups (Count)
system.cpu19.branchPred.condPredicted         2371447                       # Number of conditional branches predicted (Count)
system.cpu19.branchPred.condIncorrect             184                       # Number of conditional branches incorrect (Count)
system.cpu19.branchPred.BTBLookups            1317305                       # Number of BTB lookups (Count)
system.cpu19.branchPred.BTBHits               1317209                       # Number of BTB hits (Count)
system.cpu19.branchPred.BTBHitRatio          0.999927                       # BTB Hit Ratio (Ratio)
system.cpu19.branchPred.RASUsed                   205                       # Number of times the RAS was used to get a target. (Count)
system.cpu19.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu19.branchPred.indirectLookups           322                       # Number of indirect predictor lookups. (Count)
system.cpu19.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu19.branchPred.indirectMisses            286                       # Number of indirect misses. (Count)
system.cpu19.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu19.commit.commitSquashedInsts         13658                       # The number of squashed insts skipped by commit (Count)
system.cpu19.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu19.commit.branchMispredicts             146                       # The number of times a branch was mispredicted (Count)
system.cpu19.commit.numCommittedDist::samples    100137919                       # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::mean     0.174435                       # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::stdev     0.977117                       # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::0      96174629     96.04%     96.04% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::1        837255      0.84%     96.88% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::2        173489      0.17%     97.05% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::3        428375      0.43%     97.48% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::4        320301      0.32%     97.80% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::5        942441      0.94%     98.74% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::6         74730      0.07%     98.81% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::7        937136      0.94%     99.75% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::8        249563      0.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu19.commit.numCommittedDist::total    100137919                       # Number of insts commited each cycle (Count)
system.cpu19.commit.instsCommitted           10099052                       # Number of instructions committed (Count)
system.cpu19.commit.opsCommitted             17467603                       # Number of ops (including micro ops) committed (Count)
system.cpu19.commit.memRefs                   2460472                       # Number of memory references committed (Count)
system.cpu19.commit.loads                     1835110                       # Number of loads committed (Count)
system.cpu19.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu19.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu19.commit.branches                  2369272                       # Number of branches committed (Count)
system.cpu19.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu19.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu19.commit.integer                  15101894                       # Number of committed integer instructions. (Count)
system.cpu19.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu19.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::IntAlu     14194365     81.26%     81.26% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::IntMult           18      0.00%     81.26% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::IntDiv          198      0.00%     81.26% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatAdd       281260      1.61%     82.87% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatCmp            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatCvt            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatMult            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatDiv            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatMisc            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatSqrt            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdAdd            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdAlu            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdCmp            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdCvt            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdMisc            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdMult            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdShift            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdDiv            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdSqrt            0      0.00%     82.87% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatAdd       281250      1.61%     84.48% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.48% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.48% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.48% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.48% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.48% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatMult       250000      1.43%     85.91% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdAes            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdAesMix            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.91% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::MemRead      1053842      6.03%     91.95% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::MemWrite        31604      0.18%     92.13% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatMemRead       781268      4.47%     96.60% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::FloatMemWrite       593758      3.40%    100.00% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu19.commit.committedInstType_0::total     17467603                       # Class of committed instruction (Count)
system.cpu19.commit.commitEligibleSamples       249563                       # number cycles where commit BW limit reached (Cycle)
system.cpu19.dcache.demandHits::cpu19.data      1870550                       # number of demand (read+write) hits (Count)
system.cpu19.dcache.demandHits::total         1870550                       # number of demand (read+write) hits (Count)
system.cpu19.dcache.overallHits::cpu19.data      1870550                       # number of overall hits (Count)
system.cpu19.dcache.overallHits::total        1870550                       # number of overall hits (Count)
system.cpu19.dcache.demandMisses::cpu19.data       591150                       # number of demand (read+write) misses (Count)
system.cpu19.dcache.demandMisses::total        591150                       # number of demand (read+write) misses (Count)
system.cpu19.dcache.overallMisses::cpu19.data       591150                       # number of overall misses (Count)
system.cpu19.dcache.overallMisses::total       591150                       # number of overall misses (Count)
system.cpu19.dcache.demandMissLatency::cpu19.data 124338395982                       # number of demand (read+write) miss ticks (Tick)
system.cpu19.dcache.demandMissLatency::total 124338395982                       # number of demand (read+write) miss ticks (Tick)
system.cpu19.dcache.overallMissLatency::cpu19.data 124338395982                       # number of overall miss ticks (Tick)
system.cpu19.dcache.overallMissLatency::total 124338395982                       # number of overall miss ticks (Tick)
system.cpu19.dcache.demandAccesses::cpu19.data      2461700                       # number of demand (read+write) accesses (Count)
system.cpu19.dcache.demandAccesses::total      2461700                       # number of demand (read+write) accesses (Count)
system.cpu19.dcache.overallAccesses::cpu19.data      2461700                       # number of overall (read+write) accesses (Count)
system.cpu19.dcache.overallAccesses::total      2461700                       # number of overall (read+write) accesses (Count)
system.cpu19.dcache.demandMissRate::cpu19.data     0.240139                       # miss rate for demand accesses (Ratio)
system.cpu19.dcache.demandMissRate::total     0.240139                       # miss rate for demand accesses (Ratio)
system.cpu19.dcache.overallMissRate::cpu19.data     0.240139                       # miss rate for overall accesses (Ratio)
system.cpu19.dcache.overallMissRate::total     0.240139                       # miss rate for overall accesses (Ratio)
system.cpu19.dcache.demandAvgMissLatency::cpu19.data 210333.072794                       # average overall miss latency in ticks ((Tick/Count))
system.cpu19.dcache.demandAvgMissLatency::total 210333.072794                       # average overall miss latency in ticks ((Tick/Count))
system.cpu19.dcache.overallAvgMissLatency::cpu19.data 210333.072794                       # average overall miss latency ((Tick/Count))
system.cpu19.dcache.overallAvgMissLatency::total 210333.072794                       # average overall miss latency ((Tick/Count))
system.cpu19.dcache.blockedCycles::no_mshrs     18405118                       # number of cycles access was blocked (Cycle)
system.cpu19.dcache.blockedCycles::no_targets         6978                       # number of cycles access was blocked (Cycle)
system.cpu19.dcache.blockedCauses::no_mshrs        49683                       # number of times access was blocked (Count)
system.cpu19.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu19.dcache.avgBlocked::no_mshrs   370.451019                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.dcache.avgBlocked::no_targets   258.444444                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.dcache.writebacks::writebacks        78044                       # number of writebacks (Count)
system.cpu19.dcache.writebacks::total           78044                       # number of writebacks (Count)
system.cpu19.dcache.demandMshrHits::cpu19.data       418941                       # number of demand (read+write) MSHR hits (Count)
system.cpu19.dcache.demandMshrHits::total       418941                       # number of demand (read+write) MSHR hits (Count)
system.cpu19.dcache.overallMshrHits::cpu19.data       418941                       # number of overall MSHR hits (Count)
system.cpu19.dcache.overallMshrHits::total       418941                       # number of overall MSHR hits (Count)
system.cpu19.dcache.demandMshrMisses::cpu19.data       172209                       # number of demand (read+write) MSHR misses (Count)
system.cpu19.dcache.demandMshrMisses::total       172209                       # number of demand (read+write) MSHR misses (Count)
system.cpu19.dcache.overallMshrMisses::cpu19.data       172209                       # number of overall MSHR misses (Count)
system.cpu19.dcache.overallMshrMisses::total       172209                       # number of overall MSHR misses (Count)
system.cpu19.dcache.demandMshrMissLatency::cpu19.data  57831001232                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu19.dcache.demandMshrMissLatency::total  57831001232                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu19.dcache.overallMshrMissLatency::cpu19.data  57831001232                       # number of overall MSHR miss ticks (Tick)
system.cpu19.dcache.overallMshrMissLatency::total  57831001232                       # number of overall MSHR miss ticks (Tick)
system.cpu19.dcache.demandMshrMissRate::cpu19.data     0.069955                       # mshr miss ratio for demand accesses (Ratio)
system.cpu19.dcache.demandMshrMissRate::total     0.069955                       # mshr miss ratio for demand accesses (Ratio)
system.cpu19.dcache.overallMshrMissRate::cpu19.data     0.069955                       # mshr miss ratio for overall accesses (Ratio)
system.cpu19.dcache.overallMshrMissRate::total     0.069955                       # mshr miss ratio for overall accesses (Ratio)
system.cpu19.dcache.demandAvgMshrMissLatency::cpu19.data 335818.692589                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.dcache.demandAvgMshrMissLatency::total 335818.692589                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.dcache.overallAvgMshrMissLatency::cpu19.data 335818.692589                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.dcache.overallAvgMshrMissLatency::total 335818.692589                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.dcache.replacements               171082                       # number of replacements (Count)
system.cpu19.dcache.LockedRMWReadReq.hits::cpu19.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu19.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu19.dcache.LockedRMWReadReq.misses::cpu19.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu19.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu19.dcache.LockedRMWReadReq.missLatency::cpu19.data      3234500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu19.dcache.LockedRMWReadReq.missLatency::total      3234500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu19.dcache.LockedRMWReadReq.accesses::cpu19.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu19.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu19.dcache.LockedRMWReadReq.missRate::cpu19.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu19.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu19.dcache.LockedRMWReadReq.avgMissLatency::cpu19.data 77011.904762                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu19.dcache.LockedRMWReadReq.avgMissLatency::total 77011.904762                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu19.dcache.LockedRMWReadReq.mshrMisses::cpu19.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu19.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu19.dcache.LockedRMWReadReq.mshrMissLatency::cpu19.data      6523250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu19.dcache.LockedRMWReadReq.mshrMissLatency::total      6523250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu19.dcache.LockedRMWReadReq.mshrMissRate::cpu19.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu19.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu19.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu19.data 155315.476190                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu19.dcache.LockedRMWReadReq.avgMshrMissLatency::total 155315.476190                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu19.dcache.LockedRMWWriteReq.hits::cpu19.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu19.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu19.dcache.LockedRMWWriteReq.accesses::cpu19.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu19.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu19.dcache.ReadReq.hits::cpu19.data      1319480                       # number of ReadReq hits (Count)
system.cpu19.dcache.ReadReq.hits::total       1319480                       # number of ReadReq hits (Count)
system.cpu19.dcache.ReadReq.misses::cpu19.data       516901                       # number of ReadReq misses (Count)
system.cpu19.dcache.ReadReq.misses::total       516901                       # number of ReadReq misses (Count)
system.cpu19.dcache.ReadReq.missLatency::cpu19.data 101651856500                       # number of ReadReq miss ticks (Tick)
system.cpu19.dcache.ReadReq.missLatency::total 101651856500                       # number of ReadReq miss ticks (Tick)
system.cpu19.dcache.ReadReq.accesses::cpu19.data      1836381                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu19.dcache.ReadReq.accesses::total      1836381                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu19.dcache.ReadReq.missRate::cpu19.data     0.281478                       # miss rate for ReadReq accesses (Ratio)
system.cpu19.dcache.ReadReq.missRate::total     0.281478                       # miss rate for ReadReq accesses (Ratio)
system.cpu19.dcache.ReadReq.avgMissLatency::cpu19.data 196656.335546                       # average ReadReq miss latency ((Tick/Count))
system.cpu19.dcache.ReadReq.avgMissLatency::total 196656.335546                       # average ReadReq miss latency ((Tick/Count))
system.cpu19.dcache.ReadReq.mshrHits::cpu19.data       418941                       # number of ReadReq MSHR hits (Count)
system.cpu19.dcache.ReadReq.mshrHits::total       418941                       # number of ReadReq MSHR hits (Count)
system.cpu19.dcache.ReadReq.mshrMisses::cpu19.data        97960                       # number of ReadReq MSHR misses (Count)
system.cpu19.dcache.ReadReq.mshrMisses::total        97960                       # number of ReadReq MSHR misses (Count)
system.cpu19.dcache.ReadReq.mshrMissLatency::cpu19.data  35181586250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu19.dcache.ReadReq.mshrMissLatency::total  35181586250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu19.dcache.ReadReq.mshrMissRate::cpu19.data     0.053344                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu19.dcache.ReadReq.mshrMissRate::total     0.053344                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu19.dcache.ReadReq.avgMshrMissLatency::cpu19.data 359142.366782                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu19.dcache.ReadReq.avgMshrMissLatency::total 359142.366782                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu19.dcache.WriteReq.hits::cpu19.data       551070                       # number of WriteReq hits (Count)
system.cpu19.dcache.WriteReq.hits::total       551070                       # number of WriteReq hits (Count)
system.cpu19.dcache.WriteReq.misses::cpu19.data        74249                       # number of WriteReq misses (Count)
system.cpu19.dcache.WriteReq.misses::total        74249                       # number of WriteReq misses (Count)
system.cpu19.dcache.WriteReq.missLatency::cpu19.data  22686539482                       # number of WriteReq miss ticks (Tick)
system.cpu19.dcache.WriteReq.missLatency::total  22686539482                       # number of WriteReq miss ticks (Tick)
system.cpu19.dcache.WriteReq.accesses::cpu19.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu19.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu19.dcache.WriteReq.missRate::cpu19.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu19.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu19.dcache.WriteReq.avgMissLatency::cpu19.data 305546.734394                       # average WriteReq miss latency ((Tick/Count))
system.cpu19.dcache.WriteReq.avgMissLatency::total 305546.734394                       # average WriteReq miss latency ((Tick/Count))
system.cpu19.dcache.WriteReq.mshrMisses::cpu19.data        74249                       # number of WriteReq MSHR misses (Count)
system.cpu19.dcache.WriteReq.mshrMisses::total        74249                       # number of WriteReq MSHR misses (Count)
system.cpu19.dcache.WriteReq.mshrMissLatency::cpu19.data  22649414982                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu19.dcache.WriteReq.mshrMissLatency::total  22649414982                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu19.dcache.WriteReq.mshrMissRate::cpu19.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu19.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu19.dcache.WriteReq.avgMshrMissLatency::cpu19.data 305046.734394                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu19.dcache.WriteReq.avgMshrMissLatency::total 305046.734394                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu19.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.dcache.tags.tagsInUse        1010.180558                       # Average ticks per tags in use ((Tick/Count))
system.cpu19.dcache.tags.totalRefs            2042846                       # Total number of references to valid blocks. (Count)
system.cpu19.dcache.tags.sampledRefs           172246                       # Sample count of references to valid blocks. (Count)
system.cpu19.dcache.tags.avgRefs            11.860049                       # Average number of references to valid blocks. ((Count/Count))
system.cpu19.dcache.tags.warmupTick         358982000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu19.dcache.tags.occupancies::cpu19.data  1010.180558                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu19.dcache.tags.avgOccs::cpu19.data     0.986504                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu19.dcache.tags.avgOccs::total      0.986504                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu19.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu19.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu19.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu19.dcache.tags.tagAccesses          5095818                       # Number of tag accesses (Count)
system.cpu19.dcache.tags.dataAccesses         5095818                       # Number of data accesses (Count)
system.cpu19.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.decode.idleCycles                 425297                       # Number of cycles decode is idle (Cycle)
system.cpu19.decode.blockedCycles            96874746                       # Number of cycles decode is blocked (Cycle)
system.cpu19.decode.runCycles                 2436250                       # Number of cycles decode is running (Cycle)
system.cpu19.decode.unblockCycles              403289                       # Number of cycles decode is unblocking (Cycle)
system.cpu19.decode.squashCycles                  171                       # Number of cycles decode is squashing (Cycle)
system.cpu19.decode.branchResolved            1316977                       # Number of times decode resolved a branch (Count)
system.cpu19.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu19.decode.decodedInsts             17484507                       # Number of instructions handled by decode (Count)
system.cpu19.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu19.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu19.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu19.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu19.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu19.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu19.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu19.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu19.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu19.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu19.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu19.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu19.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu19.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.fetch.icacheStallCycles           583389                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu19.fetch.insts                     10110131                       # Number of instructions fetch has processed (Count)
system.cpu19.fetch.branches                   2372432                       # Number of branches that fetch encountered (Count)
system.cpu19.fetch.predictedBranches          1317450                       # Number of branches that fetch has predicted taken (Count)
system.cpu19.fetch.cycles                    99556074                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu19.fetch.squashCycles                   418                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu19.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu19.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu19.fetch.cacheLines                  580020                       # Number of cache lines fetched (Count)
system.cpu19.fetch.icacheSquashes                  51                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu19.fetch.nisnDist::samples        100139753                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::mean            0.174641                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::stdev           1.065967                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::0               96998712     96.86%     96.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::1                 303798      0.30%     97.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::2                  70923      0.07%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::3                 176940      0.18%     97.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::4                 972701      0.97%     98.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::5                  35474      0.04%     98.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::6                  50621      0.05%     98.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::7                 104552      0.10%     98.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::8                1426032      1.42%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.nisnDist::total          100139753                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu19.fetch.branchRate                0.023685                       # Number of branch fetches per cycle (Ratio)
system.cpu19.fetch.rate                      0.100933                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu19.icache.demandHits::cpu19.inst       579943                       # number of demand (read+write) hits (Count)
system.cpu19.icache.demandHits::total          579943                       # number of demand (read+write) hits (Count)
system.cpu19.icache.overallHits::cpu19.inst       579943                       # number of overall hits (Count)
system.cpu19.icache.overallHits::total         579943                       # number of overall hits (Count)
system.cpu19.icache.demandMisses::cpu19.inst           77                       # number of demand (read+write) misses (Count)
system.cpu19.icache.demandMisses::total            77                       # number of demand (read+write) misses (Count)
system.cpu19.icache.overallMisses::cpu19.inst           77                       # number of overall misses (Count)
system.cpu19.icache.overallMisses::total           77                       # number of overall misses (Count)
system.cpu19.icache.demandMissLatency::cpu19.inst     10551000                       # number of demand (read+write) miss ticks (Tick)
system.cpu19.icache.demandMissLatency::total     10551000                       # number of demand (read+write) miss ticks (Tick)
system.cpu19.icache.overallMissLatency::cpu19.inst     10551000                       # number of overall miss ticks (Tick)
system.cpu19.icache.overallMissLatency::total     10551000                       # number of overall miss ticks (Tick)
system.cpu19.icache.demandAccesses::cpu19.inst       580020                       # number of demand (read+write) accesses (Count)
system.cpu19.icache.demandAccesses::total       580020                       # number of demand (read+write) accesses (Count)
system.cpu19.icache.overallAccesses::cpu19.inst       580020                       # number of overall (read+write) accesses (Count)
system.cpu19.icache.overallAccesses::total       580020                       # number of overall (read+write) accesses (Count)
system.cpu19.icache.demandMissRate::cpu19.inst     0.000133                       # miss rate for demand accesses (Ratio)
system.cpu19.icache.demandMissRate::total     0.000133                       # miss rate for demand accesses (Ratio)
system.cpu19.icache.overallMissRate::cpu19.inst     0.000133                       # miss rate for overall accesses (Ratio)
system.cpu19.icache.overallMissRate::total     0.000133                       # miss rate for overall accesses (Ratio)
system.cpu19.icache.demandAvgMissLatency::cpu19.inst 137025.974026                       # average overall miss latency in ticks ((Tick/Count))
system.cpu19.icache.demandAvgMissLatency::total 137025.974026                       # average overall miss latency in ticks ((Tick/Count))
system.cpu19.icache.overallAvgMissLatency::cpu19.inst 137025.974026                       # average overall miss latency ((Tick/Count))
system.cpu19.icache.overallAvgMissLatency::total 137025.974026                       # average overall miss latency ((Tick/Count))
system.cpu19.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu19.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu19.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu19.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu19.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.icache.demandMshrHits::cpu19.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu19.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu19.icache.overallMshrHits::cpu19.inst           14                       # number of overall MSHR hits (Count)
system.cpu19.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu19.icache.demandMshrMisses::cpu19.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu19.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu19.icache.overallMshrMisses::cpu19.inst           63                       # number of overall MSHR misses (Count)
system.cpu19.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu19.icache.demandMshrMissLatency::cpu19.inst      9024500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu19.icache.demandMshrMissLatency::total      9024500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu19.icache.overallMshrMissLatency::cpu19.inst      9024500                       # number of overall MSHR miss ticks (Tick)
system.cpu19.icache.overallMshrMissLatency::total      9024500                       # number of overall MSHR miss ticks (Tick)
system.cpu19.icache.demandMshrMissRate::cpu19.inst     0.000109                       # mshr miss ratio for demand accesses (Ratio)
system.cpu19.icache.demandMshrMissRate::total     0.000109                       # mshr miss ratio for demand accesses (Ratio)
system.cpu19.icache.overallMshrMissRate::cpu19.inst     0.000109                       # mshr miss ratio for overall accesses (Ratio)
system.cpu19.icache.overallMshrMissRate::total     0.000109                       # mshr miss ratio for overall accesses (Ratio)
system.cpu19.icache.demandAvgMshrMissLatency::cpu19.inst 143246.031746                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.icache.demandAvgMshrMissLatency::total 143246.031746                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.icache.overallAvgMshrMissLatency::cpu19.inst 143246.031746                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.icache.overallAvgMshrMissLatency::total 143246.031746                       # average overall mshr miss latency ((Tick/Count))
system.cpu19.icache.replacements                    0                       # number of replacements (Count)
system.cpu19.icache.ReadReq.hits::cpu19.inst       579943                       # number of ReadReq hits (Count)
system.cpu19.icache.ReadReq.hits::total        579943                       # number of ReadReq hits (Count)
system.cpu19.icache.ReadReq.misses::cpu19.inst           77                       # number of ReadReq misses (Count)
system.cpu19.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu19.icache.ReadReq.missLatency::cpu19.inst     10551000                       # number of ReadReq miss ticks (Tick)
system.cpu19.icache.ReadReq.missLatency::total     10551000                       # number of ReadReq miss ticks (Tick)
system.cpu19.icache.ReadReq.accesses::cpu19.inst       580020                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu19.icache.ReadReq.accesses::total       580020                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu19.icache.ReadReq.missRate::cpu19.inst     0.000133                       # miss rate for ReadReq accesses (Ratio)
system.cpu19.icache.ReadReq.missRate::total     0.000133                       # miss rate for ReadReq accesses (Ratio)
system.cpu19.icache.ReadReq.avgMissLatency::cpu19.inst 137025.974026                       # average ReadReq miss latency ((Tick/Count))
system.cpu19.icache.ReadReq.avgMissLatency::total 137025.974026                       # average ReadReq miss latency ((Tick/Count))
system.cpu19.icache.ReadReq.mshrHits::cpu19.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu19.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu19.icache.ReadReq.mshrMisses::cpu19.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu19.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu19.icache.ReadReq.mshrMissLatency::cpu19.inst      9024500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu19.icache.ReadReq.mshrMissLatency::total      9024500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu19.icache.ReadReq.mshrMissRate::cpu19.inst     0.000109                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu19.icache.ReadReq.mshrMissRate::total     0.000109                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu19.icache.ReadReq.avgMshrMissLatency::cpu19.inst 143246.031746                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu19.icache.ReadReq.avgMshrMissLatency::total 143246.031746                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu19.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.icache.tags.tagsInUse          58.151968                       # Average ticks per tags in use ((Tick/Count))
system.cpu19.icache.tags.totalRefs             580006                       # Total number of references to valid blocks. (Count)
system.cpu19.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu19.icache.tags.avgRefs          9206.444444                       # Average number of references to valid blocks. ((Count/Count))
system.cpu19.icache.tags.warmupTick         358963000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu19.icache.tags.occupancies::cpu19.inst    58.151968                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu19.icache.tags.avgOccs::cpu19.inst     0.113578                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu19.icache.tags.avgOccs::total      0.113578                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu19.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu19.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu19.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu19.icache.tags.tagAccesses          1160103                       # Number of tag accesses (Count)
system.cpu19.icache.tags.dataAccesses         1160103                       # Number of data accesses (Count)
system.cpu19.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu19.iew.squashCycles                     171                       # Number of cycles IEW is squashing (Cycle)
system.cpu19.iew.blockCycles                  2119435                       # Number of cycles IEW is blocking (Cycle)
system.cpu19.iew.unblockCycles               10918593                       # Number of cycles IEW is unblocking (Cycle)
system.cpu19.iew.dispatchedInsts             17483002                       # Number of instructions dispatched to IQ (Count)
system.cpu19.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu19.iew.dispLoadInsts                1836728                       # Number of dispatched load instructions (Count)
system.cpu19.iew.dispStoreInsts                625815                       # Number of dispatched store instructions (Count)
system.cpu19.iew.dispNonSpecInsts                  62                       # Number of dispatched non-speculative instructions (Count)
system.cpu19.iew.iqFullEvents                    4547                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu19.iew.lsqFullEvents               10904609                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu19.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu19.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu19.iew.predictedNotTakenIncorrect          122                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu19.iew.branchMispredicts                263                       # Number of branch mispredicts detected at execute (Count)
system.cpu19.iew.instsToCommit               17479504                       # Cumulative count of insts sent to commit (Count)
system.cpu19.iew.writebackCount              17479405                       # Cumulative count of insts written-back (Count)
system.cpu19.iew.producerInst                12789373                       # Number of instructions producing a value (Count)
system.cpu19.iew.consumerInst                17572575                       # Number of instructions consuming a value (Count)
system.cpu19.iew.wbRate                      0.174504                       # Insts written-back per cycle ((Count/Cycle))
system.cpu19.iew.wbFanout                    0.727803                       # Average fanout of values written-back ((Count/Count))
system.cpu19.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu19.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu19.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu19.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu19.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu19.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu19.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu19.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu19.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu19.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu19.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu19.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu19.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu19.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu19.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu19.lsq0.squashedLoads                  1610                       # Number of loads squashed (Count)
system.cpu19.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu19.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu19.lsq0.squashedStores                  453                       # Number of stores squashed (Count)
system.cpu19.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu19.lsq0.blockedByCache                27974                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu19.lsq0.loadToUse::samples          1835110                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::mean          237.460251                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::stdev         575.941361                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::0-9              1304827     71.10%     71.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::10-19               4668      0.25%     71.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::20-29              14889      0.81%     72.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::30-39              19637      1.07%     73.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::40-49              12078      0.66%     73.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::50-59               7213      0.39%     74.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::60-69               8731      0.48%     74.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::70-79               8645      0.47%     75.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::80-89               6037      0.33%     75.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::90-99               6536      0.36%     75.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::100-109             7044      0.38%     76.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::110-119             5748      0.31%     76.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::120-129             5339      0.29%     76.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::130-139             5927      0.32%     77.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::140-149             5169      0.28%     77.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::150-159             4373      0.24%     77.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::160-169             3830      0.21%     77.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::170-179             3458      0.19%     78.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::180-189             3127      0.17%     78.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::190-199             3646      0.20%     78.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::200-209             3846      0.21%     78.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::210-219             3104      0.17%     78.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::220-229             3133      0.17%     79.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::230-239             3453      0.19%     79.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::240-249             2826      0.15%     79.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::250-259             2595      0.14%     79.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::260-269             2803      0.15%     79.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::270-279             2923      0.16%     79.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::280-289             3111      0.17%     80.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::290-299             3255      0.18%     80.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::overflows         363139     19.79%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::max_value           7155                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.lsq0.loadToUse::total            1835110                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu19.mmu.dtb.rdAccesses               1836479                       # TLB accesses on read requests (Count)
system.cpu19.mmu.dtb.wrAccesses                625511                       # TLB accesses on write requests (Count)
system.cpu19.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu19.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu19.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu19.mmu.itb.wrAccesses                580032                       # TLB accesses on write requests (Count)
system.cpu19.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu19.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu19.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu19.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu19.power_state.ticksClkGated::mean  10918844250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu19.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu19.power_state.ticksClkGated::min_value  10918844250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu19.power_state.ticksClkGated::max_value  10918844250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu19.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu19.power_state.pwrStateResidencyTicks::ON  25400461250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.power_state.pwrStateResidencyTicks::CLK_GATED  10918844250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.rename.squashCycles                  171                       # Number of cycles rename is squashing (Cycle)
system.cpu19.rename.idleCycles                 551206                       # Number of cycles rename is idle (Cycle)
system.cpu19.rename.blockCycles              18286154                       # Number of cycles rename is blocking (Cycle)
system.cpu19.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu19.rename.runCycles                 2692769                       # Number of cycles rename is running (Cycle)
system.cpu19.rename.unblockCycles            78609174                       # Number of cycles rename is unblocking (Cycle)
system.cpu19.rename.renamedInsts             17483848                       # Number of instructions processed by rename (Count)
system.cpu19.rename.ROBFullEvents               67325                       # Number of times rename has blocked due to ROB full (Count)
system.cpu19.rename.IQFullEvents              3459124                       # Number of times rename has blocked due to IQ full (Count)
system.cpu19.rename.LQFullEvents               848612                       # Number of times rename has blocked due to LQ full (Count)
system.cpu19.rename.SQFullEvents             77511259                       # Number of times rename has blocked due to SQ full (Count)
system.cpu19.rename.renamedOperands          31871952                       # Number of destination operands rename has renamed (Count)
system.cpu19.rename.lookups                  58772758                       # Number of register rename lookups that rename has made (Count)
system.cpu19.rename.intLookups               16463635                       # Number of integer rename lookups (Count)
system.cpu19.rename.fpLookups                 3187853                       # Number of floating rename lookups (Count)
system.cpu19.rename.committedMaps            31844165                       # Number of HB maps that are committed (Count)
system.cpu19.rename.undoneMaps                  27658                       # Number of HB maps that are undone due to squashing (Count)
system.cpu19.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu19.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu19.rename.skidInsts                 2097975                       # count of insts added to the skid buffer (Count)
system.cpu19.rob.reads                      117369331                       # The number of ROB reads (Count)
system.cpu19.rob.writes                      34964544                       # The number of ROB writes (Count)
system.cpu19.thread_0.numInsts               10099052                       # Number of Instructions committed (Count)
system.cpu19.thread_0.numOps                 17467603                       # Number of Ops committed (Count)
system.cpu19.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                       100299482                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       20420524                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     199                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      20489782                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   103                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined               17282                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            18863                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 58                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          100263897                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.204359                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.002742                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 94993816     94.74%     94.74% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  1062592      1.06%     95.80% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                   865392      0.86%     96.67% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   601972      0.60%     97.27% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   224376      0.22%     97.49% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  1107133      1.10%     98.60% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   407124      0.41%     99.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   997359      0.99%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                     4133      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            100263897                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   2183      6.76%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     1      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     1      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            14208     43.98%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     50.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   168      0.52%     51.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   41      0.13%     51.39% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead             8259     25.56%     76.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite            7447     23.05%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          189      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     16897064     82.47%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           18      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          218      0.00%     82.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       281325      1.37%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt           27      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd           23      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu           66      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt           57      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc           22      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift           20      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd       281250      1.37%     85.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     85.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     85.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult       250002      1.22%     86.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     86.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     86.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead      1300321      6.35%     92.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite        32031      0.16%     92.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead       853322      4.16%     97.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite       593827      2.90%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      20489782                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.204286                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                              32308                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.001577                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               135725992                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               17748864                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       17728489                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                  5549880                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                 2689143                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses         2688003                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   17732012                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                     2789889                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         20489420                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      2153597                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      362                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           2779404                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       2859975                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                      625807                       # Number of stores executed (Count)
system.cpu2.numRate                          0.204282                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                            139                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          35585                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1303943                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   11811363                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     20403374                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              8.491779                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         8.491779                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.117761                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.117761                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  19294886                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 10679009                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                    3188083                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                   2094144                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   14299001                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   8841751                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                  8750430                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       2081755                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores       626175                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads        31872                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores        31510                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                2861785                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          2860755                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              242                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             1561878                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                1561763                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999926                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    210                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            333                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             296                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           31                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts          15591                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              189                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    100261759                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.203501                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.026705                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0       95257082     95.01%     95.01% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        1205248      1.20%     96.21% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         173999      0.17%     96.38% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         802385      0.80%     97.18% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         502582      0.50%     97.69% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         997864      1.00%     98.68% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          72678      0.07%     98.75% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         992111      0.99%     99.74% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         257810      0.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    100261759                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            11811363                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              20403374                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    2705421                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      2079912                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   2858417                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                   2687747                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   17793068                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass           54      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     16885053     82.76%     82.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           18      0.00%     82.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          209      0.00%     82.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       281270      1.38%     84.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     84.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt           16      0.00%     84.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     84.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     84.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     84.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     84.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd           14      0.00%     84.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu           20      0.00%     84.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     84.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt           28      0.00%     84.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc           14      0.00%     84.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     84.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            7      0.00%     84.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     84.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     84.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd       281250      1.38%     85.52% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.52% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.52% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.52% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.52% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.52% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult       250000      1.23%     86.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     86.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     86.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead      1298580      6.36%     93.10% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite        31715      0.16%     93.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead       781332      3.83%     97.09% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite       593794      2.91%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     20403374                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       257810                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu02.data      2095164                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          2095164                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu02.data      2095164                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         2095164                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu02.data       611609                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total         611609                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu02.data       611609                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total        611609                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu02.data 126661721969                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 126661721969                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu02.data 126661721969                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 126661721969                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu02.data      2706773                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      2706773                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu02.data      2706773                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      2706773                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu02.data     0.225955                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.225955                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu02.data     0.225955                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.225955                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu02.data 207095.909264                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 207095.909264                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu02.data 207095.909264                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 207095.909264                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs     18400700                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets         6404                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs        51120                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs    359.951095                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets   237.185185                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks        78059                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total            78059                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu02.data       439318                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total       439318                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu02.data       439318                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total       439318                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu02.data       172291                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       172291                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu02.data       172291                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       172291                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu02.data  57671953719                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  57671953719                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu02.data  57671953719                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  57671953719                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu02.data     0.063652                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.063652                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu02.data     0.063652                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.063652                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu02.data 334735.730357                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 334735.730357                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu02.data 334735.730357                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 334735.730357                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                171162                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu02.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu02.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu02.data      2748500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      2748500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu02.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu02.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu02.data 65440.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 65440.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu02.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu02.data      5552000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      5552000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu02.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu02.data 132190.476190                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 132190.476190                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu02.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu02.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu02.data      1543967                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        1543967                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu02.data       537341                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total       537341                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu02.data 104450490000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 104450490000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu02.data      2081308                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      2081308                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu02.data     0.258175                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.258175                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu02.data 194383.994521                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 194383.994521                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu02.data       439318                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total       439318                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu02.data        98023                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total        98023                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu02.data  35497855750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  35497855750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu02.data     0.047097                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.047097                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu02.data 362138.026280                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 362138.026280                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu02.data       551197                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total        551197                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu02.data        74268                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total        74268                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu02.data  22211231969                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  22211231969                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu02.data       625465                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total       625465                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu02.data     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu02.data 299068.669804                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 299068.669804                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu02.data        74268                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total        74268                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu02.data  22174097969                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  22174097969                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu02.data     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu02.data 298568.669804                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 298568.669804                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1010.494589                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             2267543                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            172329                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             13.158221                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          326072000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu02.data  1010.494589                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu02.data     0.986811                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.986811                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses           5586051                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses          5586051                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                  803902                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles             95941532                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  3125803                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles               392445                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   215                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             1561529                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   55                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              20422476                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  297                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles            968486                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      11823742                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    2861785                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           1562010                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                     99295038                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    540                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles          100                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                   958399                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   93                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         100263897                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.203731                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.143706                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                96440143     96.19%     96.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  496054      0.49%     96.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                   74912      0.07%     96.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  365276      0.36%     97.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                 1029238      1.03%     98.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                   34612      0.03%     98.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                   47211      0.05%     98.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                   99711      0.10%     98.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 1676740      1.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           100263897                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.028532                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.117884                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu02.inst       958243                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total           958243                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu02.inst       958243                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total          958243                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu02.inst          156                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            156                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu02.inst          156                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           156                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu02.inst     16659000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     16659000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu02.inst     16659000                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     16659000                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu02.inst       958399                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total       958399                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu02.inst       958399                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total       958399                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu02.inst     0.000163                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000163                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu02.inst     0.000163                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000163                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu02.inst 106788.461538                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 106788.461538                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu02.inst 106788.461538                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 106788.461538                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu02.inst           30                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           30                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu02.inst           30                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           30                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu02.inst          126                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          126                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu02.inst          126                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          126                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu02.inst     14320750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     14320750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu02.inst     14320750                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     14320750                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu02.inst     0.000131                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000131                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu02.inst     0.000131                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000131                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu02.inst 113656.746032                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 113656.746032                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu02.inst 113656.746032                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 113656.746032                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     1                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu02.inst       958243                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total         958243                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu02.inst          156                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          156                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu02.inst     16659000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     16659000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu02.inst       958399                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total       958399                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu02.inst     0.000163                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000163                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu02.inst 106788.461538                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 106788.461538                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu02.inst           30                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           30                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu02.inst          126                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          126                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu02.inst     14320750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     14320750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu02.inst     0.000131                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000131                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu02.inst 113656.746032                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 113656.746032                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          119.167755                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs              958369                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               126                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           7606.103175                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          326053000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu02.inst   119.167755                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu02.inst     0.232750                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.232750                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          125                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          125                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.244141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           1916924                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          1916924                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      215                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   1929032                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                10943262                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              20420723                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                  19                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 2081755                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                 626175                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   73                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     4292                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                10928037                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             2                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           144                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          161                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 305                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                20416632                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               20416492                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 14990510                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 20322453                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.203555                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.737633                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                        103                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                   1835                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  2                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   666                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                 32384                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           2079912                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean           217.729409                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          547.947835                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               1528701     73.50%     73.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                4639      0.22%     73.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29               14879      0.72%     74.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39               18967      0.91%     75.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49               11867      0.57%     75.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                7448      0.36%     76.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                8888      0.43%     76.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                8493      0.41%     77.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                6122      0.29%     77.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                6522      0.31%     77.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109              6860      0.33%     78.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119              5474      0.26%     78.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129              5174      0.25%     78.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139              5810      0.28%     78.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149              5119      0.25%     79.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159              4116      0.20%     79.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169              3763      0.18%     79.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179              3571      0.17%     79.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189              3170      0.15%     79.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199              3456      0.17%     79.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209              4050      0.19%     80.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219              3674      0.18%     80.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229              3271      0.16%     80.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239              3585      0.17%     80.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249              3187      0.15%     80.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259              2886      0.14%     80.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269              3085      0.15%     81.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279              3286      0.16%     81.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289              3360      0.16%     81.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299              3563      0.17%     81.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          382926     18.41%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            7760                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             2079912                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                2081465                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                 625807                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     1695                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                 958411                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       33                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  10918449250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  10918449250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  10918449250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  25400856250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  10918449250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   215                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                  933213                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               17600014                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles           874                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  3367756                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles             78361825                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              20421711                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                67957                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents               3952886                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                740177                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents              77372748                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           37746077                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   69054520                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                19157766                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                  3188924                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             37715077                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   30871                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  2097240                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       120422615                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       40840260                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                11811363                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  20403374                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu20.numCycles                      100159410                       # Number of cpu cycles simulated (Cycle)
system.cpu20.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu20.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu20.instsAdded                      18352718                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu20.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu20.instsIssued                     18427327                       # Number of instructions issued (Count)
system.cpu20.squashedInstsIssued                   91                       # Number of squashed instructions issued (Count)
system.cpu20.squashedInstsExamined              14817                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu20.squashedOperandsExamined           14656                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu20.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu20.numIssuedDist::samples         100135702                       # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::mean             0.184024                       # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::stdev            0.956029                       # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::0                95434915     95.31%     95.31% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::1                  939239      0.94%     96.24% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::2                  758784      0.76%     97.00% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::3                  499607      0.50%     97.50% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::4                  224552      0.22%     97.72% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::5                 1044126      1.04%     98.77% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::6                  292677      0.29%     99.06% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::7                  937617      0.94%    100.00% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::8                    4185      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu20.numIssuedDist::total           100135702                       # Number of insts issued each cycle (Count)
system.cpu20.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::IntAlu                  2186      6.55%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::IntMult                    0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::IntDiv                     0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatAdd                   0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatCmp                   0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatCvt                   0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatMult                  0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatMultAcc               0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatDiv                   0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatMisc                  0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatSqrt                  0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdAdd                    0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdAddAcc                 0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdAlu                    0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdCmp                    0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdCvt                    0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdMisc                   0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdMult                   0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdMultAcc                0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdShift                  0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdShiftAcc               0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdDiv                    0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdSqrt                   0      0.00%      6.55% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatAdd           14479     43.39%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatAlu               0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatCmp               0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatCvt               0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatDiv               0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatMisc              0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatMult              0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatMultAcc            0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatSqrt              0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdReduceAdd              0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdReduceAlu              0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdReduceCmp              0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdAes                    0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdAesMix                 0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdSha1Hash               0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdSha1Hash2              0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdSha256Hash             0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdSha256Hash2            0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdShaSigma2              0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdShaSigma3              0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::SimdPredAlu                0      0.00%     49.94% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::MemRead                  178      0.53%     50.48% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::MemWrite                  36      0.11%     50.58% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatMemRead           10041     30.09%     80.68% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::FloatMemWrite           6448     19.32%    100.00% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu20.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu20.statIssuedInstType_0::No_OpClass          141      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::IntAlu     15003142     81.42%     81.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::IntMult           18      0.00%     81.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::IntDiv          204      0.00%     81.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatAdd       281302      1.53%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatCmp            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatCvt            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatMult            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatDiv            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatMisc            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatSqrt            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdAdd            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdAlu            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdCmp            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdCvt            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdMisc            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdMult            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdShift            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdDiv            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdSqrt            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatAdd       281250      1.53%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatMult       250003      1.36%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdAes            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdAesMix            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::MemRead      1127935      6.12%     91.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::MemWrite        31755      0.17%     92.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatMemRead       857811      4.66%     96.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::FloatMemWrite       593766      3.22%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu20.statIssuedInstType_0::total     18427327                       # Number of instructions issued per FU type, per thread (Count)
system.cpu20.issueRate                       0.183980                       # Inst issue rate ((Count/Cycle))
system.cpu20.fuBusy                             33368                       # FU busy when requested (Count)
system.cpu20.fuBusyRate                      0.001811                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu20.intInstQueueReads              131464520                       # Number of integer instruction queue reads (Count)
system.cpu20.intInstQueueWrites              15679615                       # Number of integer instruction queue writes (Count)
system.cpu20.intInstQueueWakeupAccesses      15661999                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu20.fpInstQueueReads                 5559295                       # Number of floating instruction queue reads (Count)
system.cpu20.fpInstQueueWrites                2688098                       # Number of floating instruction queue writes (Count)
system.cpu20.fpInstQueueWakeupAccesses        2687613                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu20.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu20.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu20.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu20.intAluAccesses                  15665429                       # Number of integer alu accesses (Count)
system.cpu20.fpAluAccesses                    2795125                       # Number of floating point alu accesses (Count)
system.cpu20.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu20.numInsts                        18427061                       # Number of executed instructions (Count)
system.cpu20.numLoadInsts                     1985711                       # Number of load instructions executed (Count)
system.cpu20.numSquashedInsts                     266                       # Number of squashed instructions skipped in execute (Count)
system.cpu20.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu20.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu20.numRefs                          2611206                       # Number of memory reference insts executed (Count)
system.cpu20.numBranches                      2515839                       # Number of branches executed (Count)
system.cpu20.numStoreInsts                     625495                       # Number of stores executed (Count)
system.cpu20.numRate                         0.183977                       # Inst execution rate ((Count/Cycle))
system.cpu20.timesIdled                            79                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu20.idleCycles                         23708                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu20.quiesceCycles                    1442647                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu20.committedInsts                  10606785                       # Number of Instructions Simulated (Count)
system.cpu20.committedOps                    18338009                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu20.cpi                             9.442957                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu20.totalCpi                        9.442957                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu20.ipc                             0.105899                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu20.totalIpc                        0.105899                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu20.intRegfileReads                 17408750                       # Number of integer regfile reads (Count)
system.cpu20.intRegfileWrites                 9472839                       # Number of integer regfile writes (Count)
system.cpu20.fpRegfileReads                   3187567                       # Number of floating regfile reads (Count)
system.cpu20.fpRegfileWrites                  2093852                       # Number of floating regfile writes (Count)
system.cpu20.ccRegfileReads                  12578143                       # number of cc regfile reads (Count)
system.cpu20.ccRegfileWrites                  7809251                       # number of cc regfile writes (Count)
system.cpu20.miscRegfileReads                 7893803                       # number of misc regfile reads (Count)
system.cpu20.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu20.MemDepUnit__0.insertedLoads      1909169                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__0.insertedStores       625754                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__0.conflictingLoads        31837                       # Number of conflicting loads. (Count)
system.cpu20.MemDepUnit__0.conflictingStores        31493                       # Number of conflicting stores. (Count)
system.cpu20.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu20.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu20.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu20.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu20.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu20.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu20.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu20.branchPred.lookups               2517389                       # Number of BP lookups (Count)
system.cpu20.branchPred.condPredicted         2516474                       # Number of conditional branches predicted (Count)
system.cpu20.branchPred.condIncorrect             177                       # Number of conditional branches incorrect (Count)
system.cpu20.branchPred.BTBLookups            1389772                       # Number of BTB lookups (Count)
system.cpu20.branchPred.BTBHits               1389707                       # Number of BTB hits (Count)
system.cpu20.branchPred.BTBHitRatio          0.999953                       # BTB Hit Ratio (Ratio)
system.cpu20.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu20.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu20.branchPred.indirectLookups           295                       # Number of indirect predictor lookups. (Count)
system.cpu20.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu20.branchPred.indirectMisses            259                       # Number of indirect misses. (Count)
system.cpu20.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu20.commit.commitSquashedInsts         13143                       # The number of squashed insts skipped by commit (Count)
system.cpu20.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu20.commit.branchMispredicts             140                       # The number of times a branch was mispredicted (Count)
system.cpu20.commit.numCommittedDist::samples    100133954                       # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::mean     0.183135                       # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::stdev     0.988979                       # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::0      95801509     95.67%     95.67% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::1        986420      0.99%     96.66% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::2        181498      0.18%     96.84% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::3        575310      0.57%     97.41% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::4        391448      0.39%     97.81% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::5        937587      0.94%     98.74% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::6         70166      0.07%     98.81% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::7        932188      0.93%     99.74% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::8        257828      0.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu20.commit.numCommittedDist::total    100133954                       # Number of insts commited each cycle (Count)
system.cpu20.commit.instsCommitted           10606785                       # Number of instructions committed (Count)
system.cpu20.commit.opsCommitted             18338009                       # Number of ops (including micro ops) committed (Count)
system.cpu20.commit.memRefs                   2533000                       # Number of memory references committed (Count)
system.cpu20.commit.loads                     1907642                       # Number of loads committed (Count)
system.cpu20.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu20.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu20.commit.branches                  2514342                       # Number of branches committed (Count)
system.cpu20.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu20.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu20.commit.integer                  15899766                       # Number of committed integer instructions. (Count)
system.cpu20.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu20.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::IntAlu     14992242     81.76%     81.76% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::IntMult           18      0.00%     81.76% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::IntDiv          198      0.00%     81.76% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatAdd       281260      1.53%     83.29% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatCmp            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatCvt            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatMult            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatDiv            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatMisc            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatSqrt            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdAdd            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdAlu            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdCmp            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdCvt            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdMisc            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdMult            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdShift            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdDiv            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdSqrt            0      0.00%     83.29% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatAdd       281250      1.53%     84.82% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.82% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.82% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.82% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.82% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.82% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatMult       250000      1.36%     86.19% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.19% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.19% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.19% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.19% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.19% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.19% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.19% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdAes            0      0.00%     86.19% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdAesMix            0      0.00%     86.19% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.19% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.19% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.19% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.19% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.19% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.19% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.19% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::MemRead      1126374      6.14%     92.33% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::MemWrite        31600      0.17%     92.50% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatMemRead       781268      4.26%     96.76% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::FloatMemWrite       593758      3.24%    100.00% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu20.commit.committedInstType_0::total     18338009                       # Class of committed instruction (Count)
system.cpu20.commit.commitEligibleSamples       257828                       # number cycles where commit BW limit reached (Cycle)
system.cpu20.dcache.demandHits::cpu20.data      1928215                       # number of demand (read+write) hits (Count)
system.cpu20.dcache.demandHits::total         1928215                       # number of demand (read+write) hits (Count)
system.cpu20.dcache.overallHits::cpu20.data      1928215                       # number of overall hits (Count)
system.cpu20.dcache.overallHits::total        1928215                       # number of overall hits (Count)
system.cpu20.dcache.demandMisses::cpu20.data       605971                       # number of demand (read+write) misses (Count)
system.cpu20.dcache.demandMisses::total        605971                       # number of demand (read+write) misses (Count)
system.cpu20.dcache.overallMisses::cpu20.data       605971                       # number of overall misses (Count)
system.cpu20.dcache.overallMisses::total       605971                       # number of overall misses (Count)
system.cpu20.dcache.demandMissLatency::cpu20.data 133324755472                       # number of demand (read+write) miss ticks (Tick)
system.cpu20.dcache.demandMissLatency::total 133324755472                       # number of demand (read+write) miss ticks (Tick)
system.cpu20.dcache.overallMissLatency::cpu20.data 133324755472                       # number of overall miss ticks (Tick)
system.cpu20.dcache.overallMissLatency::total 133324755472                       # number of overall miss ticks (Tick)
system.cpu20.dcache.demandAccesses::cpu20.data      2534186                       # number of demand (read+write) accesses (Count)
system.cpu20.dcache.demandAccesses::total      2534186                       # number of demand (read+write) accesses (Count)
system.cpu20.dcache.overallAccesses::cpu20.data      2534186                       # number of overall (read+write) accesses (Count)
system.cpu20.dcache.overallAccesses::total      2534186                       # number of overall (read+write) accesses (Count)
system.cpu20.dcache.demandMissRate::cpu20.data     0.239119                       # miss rate for demand accesses (Ratio)
system.cpu20.dcache.demandMissRate::total     0.239119                       # miss rate for demand accesses (Ratio)
system.cpu20.dcache.overallMissRate::cpu20.data     0.239119                       # miss rate for overall accesses (Ratio)
system.cpu20.dcache.overallMissRate::total     0.239119                       # miss rate for overall accesses (Ratio)
system.cpu20.dcache.demandAvgMissLatency::cpu20.data 220018.376246                       # average overall miss latency in ticks ((Tick/Count))
system.cpu20.dcache.demandAvgMissLatency::total 220018.376246                       # average overall miss latency in ticks ((Tick/Count))
system.cpu20.dcache.overallAvgMissLatency::cpu20.data 220018.376246                       # average overall miss latency ((Tick/Count))
system.cpu20.dcache.overallAvgMissLatency::total 220018.376246                       # average overall miss latency ((Tick/Count))
system.cpu20.dcache.blockedCycles::no_mshrs     20493699                       # number of cycles access was blocked (Cycle)
system.cpu20.dcache.blockedCycles::no_targets         6869                       # number of cycles access was blocked (Cycle)
system.cpu20.dcache.blockedCauses::no_mshrs        53059                       # number of times access was blocked (Count)
system.cpu20.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu20.dcache.avgBlocked::no_mshrs   386.243597                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.dcache.avgBlocked::no_targets   264.192308                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.dcache.writebacks::writebacks        78045                       # number of writebacks (Count)
system.cpu20.dcache.writebacks::total           78045                       # number of writebacks (Count)
system.cpu20.dcache.demandMshrHits::cpu20.data       433758                       # number of demand (read+write) MSHR hits (Count)
system.cpu20.dcache.demandMshrHits::total       433758                       # number of demand (read+write) MSHR hits (Count)
system.cpu20.dcache.overallMshrHits::cpu20.data       433758                       # number of overall MSHR hits (Count)
system.cpu20.dcache.overallMshrHits::total       433758                       # number of overall MSHR hits (Count)
system.cpu20.dcache.demandMshrMisses::cpu20.data       172213                       # number of demand (read+write) MSHR misses (Count)
system.cpu20.dcache.demandMshrMisses::total       172213                       # number of demand (read+write) MSHR misses (Count)
system.cpu20.dcache.overallMshrMisses::cpu20.data       172213                       # number of overall MSHR misses (Count)
system.cpu20.dcache.overallMshrMisses::total       172213                       # number of overall MSHR misses (Count)
system.cpu20.dcache.demandMshrMissLatency::cpu20.data  58367717972                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu20.dcache.demandMshrMissLatency::total  58367717972                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu20.dcache.overallMshrMissLatency::cpu20.data  58367717972                       # number of overall MSHR miss ticks (Tick)
system.cpu20.dcache.overallMshrMissLatency::total  58367717972                       # number of overall MSHR miss ticks (Tick)
system.cpu20.dcache.demandMshrMissRate::cpu20.data     0.067956                       # mshr miss ratio for demand accesses (Ratio)
system.cpu20.dcache.demandMshrMissRate::total     0.067956                       # mshr miss ratio for demand accesses (Ratio)
system.cpu20.dcache.overallMshrMissRate::cpu20.data     0.067956                       # mshr miss ratio for overall accesses (Ratio)
system.cpu20.dcache.overallMshrMissRate::total     0.067956                       # mshr miss ratio for overall accesses (Ratio)
system.cpu20.dcache.demandAvgMshrMissLatency::cpu20.data 338927.479180                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.dcache.demandAvgMshrMissLatency::total 338927.479180                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.dcache.overallAvgMshrMissLatency::cpu20.data 338927.479180                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.dcache.overallAvgMshrMissLatency::total 338927.479180                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.dcache.replacements               171082                       # number of replacements (Count)
system.cpu20.dcache.LockedRMWReadReq.hits::cpu20.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu20.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu20.dcache.LockedRMWReadReq.misses::cpu20.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu20.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu20.dcache.LockedRMWReadReq.missLatency::cpu20.data      2691750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu20.dcache.LockedRMWReadReq.missLatency::total      2691750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu20.dcache.LockedRMWReadReq.accesses::cpu20.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu20.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu20.dcache.LockedRMWReadReq.missRate::cpu20.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu20.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu20.dcache.LockedRMWReadReq.avgMissLatency::cpu20.data 64089.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu20.dcache.LockedRMWReadReq.avgMissLatency::total 64089.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu20.dcache.LockedRMWReadReq.mshrMisses::cpu20.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu20.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu20.dcache.LockedRMWReadReq.mshrMissLatency::cpu20.data      5427000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu20.dcache.LockedRMWReadReq.mshrMissLatency::total      5427000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu20.dcache.LockedRMWReadReq.mshrMissRate::cpu20.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu20.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu20.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu20.data 129214.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu20.dcache.LockedRMWReadReq.avgMshrMissLatency::total 129214.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu20.dcache.LockedRMWWriteReq.hits::cpu20.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu20.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu20.dcache.LockedRMWWriteReq.accesses::cpu20.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu20.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu20.dcache.ReadReq.hits::cpu20.data      1377147                       # number of ReadReq hits (Count)
system.cpu20.dcache.ReadReq.hits::total       1377147                       # number of ReadReq hits (Count)
system.cpu20.dcache.ReadReq.misses::cpu20.data       531724                       # number of ReadReq misses (Count)
system.cpu20.dcache.ReadReq.misses::total       531724                       # number of ReadReq misses (Count)
system.cpu20.dcache.ReadReq.missLatency::cpu20.data 110878469000                       # number of ReadReq miss ticks (Tick)
system.cpu20.dcache.ReadReq.missLatency::total 110878469000                       # number of ReadReq miss ticks (Tick)
system.cpu20.dcache.ReadReq.accesses::cpu20.data      1908871                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu20.dcache.ReadReq.accesses::total      1908871                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu20.dcache.ReadReq.missRate::cpu20.data     0.278554                       # miss rate for ReadReq accesses (Ratio)
system.cpu20.dcache.ReadReq.missRate::total     0.278554                       # miss rate for ReadReq accesses (Ratio)
system.cpu20.dcache.ReadReq.avgMissLatency::cpu20.data 208526.357659                       # average ReadReq miss latency ((Tick/Count))
system.cpu20.dcache.ReadReq.avgMissLatency::total 208526.357659                       # average ReadReq miss latency ((Tick/Count))
system.cpu20.dcache.ReadReq.mshrHits::cpu20.data       433758                       # number of ReadReq MSHR hits (Count)
system.cpu20.dcache.ReadReq.mshrHits::total       433758                       # number of ReadReq MSHR hits (Count)
system.cpu20.dcache.ReadReq.mshrMisses::cpu20.data        97966                       # number of ReadReq MSHR misses (Count)
system.cpu20.dcache.ReadReq.mshrMisses::total        97966                       # number of ReadReq MSHR misses (Count)
system.cpu20.dcache.ReadReq.mshrMissLatency::cpu20.data  35958555000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu20.dcache.ReadReq.mshrMissLatency::total  35958555000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu20.dcache.ReadReq.mshrMissRate::cpu20.data     0.051321                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu20.dcache.ReadReq.mshrMissRate::total     0.051321                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu20.dcache.ReadReq.avgMshrMissLatency::cpu20.data 367051.374967                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu20.dcache.ReadReq.avgMshrMissLatency::total 367051.374967                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu20.dcache.WriteReq.hits::cpu20.data       551068                       # number of WriteReq hits (Count)
system.cpu20.dcache.WriteReq.hits::total       551068                       # number of WriteReq hits (Count)
system.cpu20.dcache.WriteReq.misses::cpu20.data        74247                       # number of WriteReq misses (Count)
system.cpu20.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu20.dcache.WriteReq.missLatency::cpu20.data  22446286472                       # number of WriteReq miss ticks (Tick)
system.cpu20.dcache.WriteReq.missLatency::total  22446286472                       # number of WriteReq miss ticks (Tick)
system.cpu20.dcache.WriteReq.accesses::cpu20.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu20.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu20.dcache.WriteReq.missRate::cpu20.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu20.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu20.dcache.WriteReq.avgMissLatency::cpu20.data 302319.103425                       # average WriteReq miss latency ((Tick/Count))
system.cpu20.dcache.WriteReq.avgMissLatency::total 302319.103425                       # average WriteReq miss latency ((Tick/Count))
system.cpu20.dcache.WriteReq.mshrMisses::cpu20.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu20.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu20.dcache.WriteReq.mshrMissLatency::cpu20.data  22409162972                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu20.dcache.WriteReq.mshrMissLatency::total  22409162972                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu20.dcache.WriteReq.mshrMissRate::cpu20.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu20.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu20.dcache.WriteReq.avgMshrMissLatency::cpu20.data 301819.103425                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu20.dcache.WriteReq.avgMshrMissLatency::total 301819.103425                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu20.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.dcache.tags.tagsInUse        1010.044598                       # Average ticks per tags in use ((Tick/Count))
system.cpu20.dcache.tags.totalRefs            2100516                       # Total number of references to valid blocks. (Count)
system.cpu20.dcache.tags.sampledRefs           172252                       # Sample count of references to valid blocks. (Count)
system.cpu20.dcache.tags.avgRefs            12.194436                       # Average number of references to valid blocks. ((Count/Count))
system.cpu20.dcache.tags.warmupTick         360748000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu20.dcache.tags.occupancies::cpu20.data  1010.044598                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu20.dcache.tags.avgOccs::cpu20.data     0.986372                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu20.dcache.tags.avgOccs::total      0.986372                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu20.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu20.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu20.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu20.dcache.tags.tagAccesses          5240796                       # Number of tag accesses (Count)
system.cpu20.dcache.tags.dataAccesses         5240796                       # Number of data accesses (Count)
system.cpu20.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.decode.idleCycles                 576808                       # Number of cycles decode is idle (Cycle)
system.cpu20.decode.blockedCycles            96496643                       # Number of cycles decode is blocked (Cycle)
system.cpu20.decode.runCycles                 2665712                       # Number of cycles decode is running (Cycle)
system.cpu20.decode.unblockCycles              396375                       # Number of cycles decode is unblocking (Cycle)
system.cpu20.decode.squashCycles                  164                       # Number of cycles decode is squashing (Cycle)
system.cpu20.decode.branchResolved            1389482                       # Number of times decode resolved a branch (Count)
system.cpu20.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu20.decode.decodedInsts             18354233                       # Number of instructions handled by decode (Count)
system.cpu20.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu20.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu20.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu20.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu20.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu20.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu20.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu20.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu20.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu20.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu20.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu20.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu20.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu20.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.fetch.icacheStallCycles           739112                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu20.fetch.insts                     10617420                       # Number of instructions fetch has processed (Count)
system.cpu20.fetch.branches                   2517389                       # Number of branches that fetch encountered (Count)
system.cpu20.fetch.predictedBranches          1389941                       # Number of branches that fetch has predicted taken (Count)
system.cpu20.fetch.cycles                    99396288                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu20.fetch.squashCycles                   402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu20.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu20.fetch.pendingTrapStallCycles           99                       # Number of stall cycles due to pending traps (Cycle)
system.cpu20.fetch.cacheLines                  734825                       # Number of cache lines fetched (Count)
system.cpu20.fetch.icacheSquashes                  59                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu20.fetch.nisnDist::samples        100135702                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::mean            0.183330                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::stdev           1.089313                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::0               96770258     96.64%     96.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::1                 382827      0.38%     97.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::2                  74783      0.07%     97.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::3                 253050      0.25%     97.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::4                 966093      0.96%     98.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::5                  34555      0.03%     98.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::6                  49651      0.05%     98.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::7                 104563      0.10%     98.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::8                1499922      1.50%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.nisnDist::total          100135702                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu20.fetch.branchRate                0.025134                       # Number of branch fetches per cycle (Ratio)
system.cpu20.fetch.rate                      0.106005                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu20.icache.demandHits::cpu20.inst       734749                       # number of demand (read+write) hits (Count)
system.cpu20.icache.demandHits::total          734749                       # number of demand (read+write) hits (Count)
system.cpu20.icache.overallHits::cpu20.inst       734749                       # number of overall hits (Count)
system.cpu20.icache.overallHits::total         734749                       # number of overall hits (Count)
system.cpu20.icache.demandMisses::cpu20.inst           76                       # number of demand (read+write) misses (Count)
system.cpu20.icache.demandMisses::total            76                       # number of demand (read+write) misses (Count)
system.cpu20.icache.overallMisses::cpu20.inst           76                       # number of overall misses (Count)
system.cpu20.icache.overallMisses::total           76                       # number of overall misses (Count)
system.cpu20.icache.demandMissLatency::cpu20.inst     10601500                       # number of demand (read+write) miss ticks (Tick)
system.cpu20.icache.demandMissLatency::total     10601500                       # number of demand (read+write) miss ticks (Tick)
system.cpu20.icache.overallMissLatency::cpu20.inst     10601500                       # number of overall miss ticks (Tick)
system.cpu20.icache.overallMissLatency::total     10601500                       # number of overall miss ticks (Tick)
system.cpu20.icache.demandAccesses::cpu20.inst       734825                       # number of demand (read+write) accesses (Count)
system.cpu20.icache.demandAccesses::total       734825                       # number of demand (read+write) accesses (Count)
system.cpu20.icache.overallAccesses::cpu20.inst       734825                       # number of overall (read+write) accesses (Count)
system.cpu20.icache.overallAccesses::total       734825                       # number of overall (read+write) accesses (Count)
system.cpu20.icache.demandMissRate::cpu20.inst     0.000103                       # miss rate for demand accesses (Ratio)
system.cpu20.icache.demandMissRate::total     0.000103                       # miss rate for demand accesses (Ratio)
system.cpu20.icache.overallMissRate::cpu20.inst     0.000103                       # miss rate for overall accesses (Ratio)
system.cpu20.icache.overallMissRate::total     0.000103                       # miss rate for overall accesses (Ratio)
system.cpu20.icache.demandAvgMissLatency::cpu20.inst 139493.421053                       # average overall miss latency in ticks ((Tick/Count))
system.cpu20.icache.demandAvgMissLatency::total 139493.421053                       # average overall miss latency in ticks ((Tick/Count))
system.cpu20.icache.overallAvgMissLatency::cpu20.inst 139493.421053                       # average overall miss latency ((Tick/Count))
system.cpu20.icache.overallAvgMissLatency::total 139493.421053                       # average overall miss latency ((Tick/Count))
system.cpu20.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu20.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu20.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu20.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu20.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.icache.demandMshrHits::cpu20.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu20.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu20.icache.overallMshrHits::cpu20.inst           16                       # number of overall MSHR hits (Count)
system.cpu20.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu20.icache.demandMshrMisses::cpu20.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu20.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu20.icache.overallMshrMisses::cpu20.inst           60                       # number of overall MSHR misses (Count)
system.cpu20.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu20.icache.demandMshrMissLatency::cpu20.inst      8445750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu20.icache.demandMshrMissLatency::total      8445750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu20.icache.overallMshrMissLatency::cpu20.inst      8445750                       # number of overall MSHR miss ticks (Tick)
system.cpu20.icache.overallMshrMissLatency::total      8445750                       # number of overall MSHR miss ticks (Tick)
system.cpu20.icache.demandMshrMissRate::cpu20.inst     0.000082                       # mshr miss ratio for demand accesses (Ratio)
system.cpu20.icache.demandMshrMissRate::total     0.000082                       # mshr miss ratio for demand accesses (Ratio)
system.cpu20.icache.overallMshrMissRate::cpu20.inst     0.000082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu20.icache.overallMshrMissRate::total     0.000082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu20.icache.demandAvgMshrMissLatency::cpu20.inst 140762.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.icache.demandAvgMshrMissLatency::total 140762.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.icache.overallAvgMshrMissLatency::cpu20.inst 140762.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.icache.overallAvgMshrMissLatency::total 140762.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu20.icache.replacements                    0                       # number of replacements (Count)
system.cpu20.icache.ReadReq.hits::cpu20.inst       734749                       # number of ReadReq hits (Count)
system.cpu20.icache.ReadReq.hits::total        734749                       # number of ReadReq hits (Count)
system.cpu20.icache.ReadReq.misses::cpu20.inst           76                       # number of ReadReq misses (Count)
system.cpu20.icache.ReadReq.misses::total           76                       # number of ReadReq misses (Count)
system.cpu20.icache.ReadReq.missLatency::cpu20.inst     10601500                       # number of ReadReq miss ticks (Tick)
system.cpu20.icache.ReadReq.missLatency::total     10601500                       # number of ReadReq miss ticks (Tick)
system.cpu20.icache.ReadReq.accesses::cpu20.inst       734825                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu20.icache.ReadReq.accesses::total       734825                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu20.icache.ReadReq.missRate::cpu20.inst     0.000103                       # miss rate for ReadReq accesses (Ratio)
system.cpu20.icache.ReadReq.missRate::total     0.000103                       # miss rate for ReadReq accesses (Ratio)
system.cpu20.icache.ReadReq.avgMissLatency::cpu20.inst 139493.421053                       # average ReadReq miss latency ((Tick/Count))
system.cpu20.icache.ReadReq.avgMissLatency::total 139493.421053                       # average ReadReq miss latency ((Tick/Count))
system.cpu20.icache.ReadReq.mshrHits::cpu20.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu20.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu20.icache.ReadReq.mshrMisses::cpu20.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu20.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu20.icache.ReadReq.mshrMissLatency::cpu20.inst      8445750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu20.icache.ReadReq.mshrMissLatency::total      8445750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu20.icache.ReadReq.mshrMissRate::cpu20.inst     0.000082                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu20.icache.ReadReq.mshrMissRate::total     0.000082                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu20.icache.ReadReq.avgMshrMissLatency::cpu20.inst 140762.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu20.icache.ReadReq.avgMshrMissLatency::total 140762.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu20.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.icache.tags.tagsInUse          55.654594                       # Average ticks per tags in use ((Tick/Count))
system.cpu20.icache.tags.totalRefs             734809                       # Total number of references to valid blocks. (Count)
system.cpu20.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu20.icache.tags.avgRefs         12246.816667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu20.icache.tags.warmupTick         360729000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu20.icache.tags.occupancies::cpu20.inst    55.654594                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu20.icache.tags.avgOccs::cpu20.inst     0.108700                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu20.icache.tags.avgOccs::total      0.108700                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu20.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu20.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu20.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu20.icache.tags.tagAccesses          1469710                       # Number of tag accesses (Count)
system.cpu20.icache.tags.dataAccesses         1469710                       # Number of data accesses (Count)
system.cpu20.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu20.iew.squashCycles                     164                       # Number of cycles IEW is squashing (Cycle)
system.cpu20.iew.blockCycles                  2544539                       # Number of cycles IEW is blocking (Cycle)
system.cpu20.iew.unblockCycles               11556132                       # Number of cycles IEW is unblocking (Cycle)
system.cpu20.iew.dispatchedInsts             18352893                       # Number of instructions dispatched to IQ (Count)
system.cpu20.iew.dispSquashedInsts                  3                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu20.iew.dispLoadInsts                1909169                       # Number of dispatched load instructions (Count)
system.cpu20.iew.dispStoreInsts                625754                       # Number of dispatched store instructions (Count)
system.cpu20.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu20.iew.iqFullEvents                    5204                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu20.iew.lsqFullEvents               11539726                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu20.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu20.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu20.iew.predictedNotTakenIncorrect          119                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu20.iew.branchMispredicts                261                       # Number of branch mispredicts detected at execute (Count)
system.cpu20.iew.instsToCommit               18349702                       # Cumulative count of insts sent to commit (Count)
system.cpu20.iew.writebackCount              18349612                       # Cumulative count of insts written-back (Count)
system.cpu20.iew.producerInst                13434131                       # Number of instructions producing a value (Count)
system.cpu20.iew.consumerInst                18354548                       # Number of instructions consuming a value (Count)
system.cpu20.iew.wbRate                      0.183204                       # Insts written-back per cycle ((Count/Cycle))
system.cpu20.iew.wbFanout                    0.731924                       # Average fanout of values written-back ((Count/Count))
system.cpu20.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu20.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu20.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu20.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu20.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu20.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu20.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu20.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu20.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu20.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu20.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu20.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu20.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu20.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu20.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu20.lsq0.squashedLoads                  1519                       # Number of loads squashed (Count)
system.cpu20.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu20.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu20.lsq0.squashedStores                  396                       # Number of stores squashed (Count)
system.cpu20.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu20.lsq0.blockedByCache                31274                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu20.lsq0.loadToUse::samples          1907642                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::mean          252.081121                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::stdev         613.757822                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::0-9              1361419     71.37%     71.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::10-19               4707      0.25%     71.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::20-29              13892      0.73%     72.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::30-39              18382      0.96%     73.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::40-49              11572      0.61%     73.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::50-59               6791      0.36%     74.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::60-69               8061      0.42%     74.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::70-79               8181      0.43%     75.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::80-89               5428      0.28%     75.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::90-99               5919      0.31%     75.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::100-109             6484      0.34%     76.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::110-119             5225      0.27%     76.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::120-129             4784      0.25%     76.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::130-139             5787      0.30%     76.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::140-149             5212      0.27%     77.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::150-159             4103      0.22%     77.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::160-169             3805      0.20%     77.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::170-179             3304      0.17%     77.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::180-189             2696      0.14%     77.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::190-199             3261      0.17%     78.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::200-209             3778      0.20%     78.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::210-219             3258      0.17%     78.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::220-229             3138      0.16%     78.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::230-239             3568      0.19%     78.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::240-249             3093      0.16%     78.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::250-259             2730      0.14%     79.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::260-269             2861      0.15%     79.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::270-279             3020      0.16%     79.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::280-289             3243      0.17%     79.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::290-299             3712      0.19%     79.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::overflows         386228     20.25%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::max_value           7645                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.lsq0.loadToUse::total            1907642                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu20.mmu.dtb.rdAccesses               1908982                       # TLB accesses on read requests (Count)
system.cpu20.mmu.dtb.wrAccesses                625495                       # TLB accesses on write requests (Count)
system.cpu20.mmu.dtb.rdMisses                    1703                       # TLB misses on read requests (Count)
system.cpu20.mmu.dtb.wrMisses                    1184                       # TLB misses on write requests (Count)
system.cpu20.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu20.mmu.itb.wrAccesses                734838                       # TLB accesses on write requests (Count)
system.cpu20.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu20.mmu.itb.wrMisses                      25                       # TLB misses on write requests (Count)
system.cpu20.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu20.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu20.power_state.ticksClkGated::mean  10918791250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu20.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu20.power_state.ticksClkGated::min_value  10918791250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu20.power_state.ticksClkGated::max_value  10918791250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu20.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu20.power_state.pwrStateResidencyTicks::ON  25400514250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.power_state.pwrStateResidencyTicks::CLK_GATED  10918791250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.rename.squashCycles                  164                       # Number of cycles rename is squashing (Cycle)
system.cpu20.rename.idleCycles                 705461                       # Number of cycles rename is idle (Cycle)
system.cpu20.rename.blockCycles              19903014                       # Number of cycles rename is blocking (Cycle)
system.cpu20.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu20.rename.runCycles                 2911536                       # Number of cycles rename is running (Cycle)
system.cpu20.rename.unblockCycles            76615248                       # Number of cycles rename is unblocking (Cycle)
system.cpu20.rename.renamedInsts             18353535                       # Number of instructions processed by rename (Count)
system.cpu20.rename.ROBFullEvents               67525                       # Number of times rename has blocked due to ROB full (Count)
system.cpu20.rename.IQFullEvents              3981412                       # Number of times rename has blocked due to IQ full (Count)
system.cpu20.rename.LQFullEvents              1498598                       # Number of times rename has blocked due to LQ full (Count)
system.cpu20.rename.SQFullEvents             74854077                       # Number of times rename has blocked due to SQ full (Count)
system.cpu20.rename.renamedOperands          33611950                       # Number of destination operands rename has renamed (Count)
system.cpu20.rename.lookups                  61817426                       # Number of register rename lookups that rename has made (Count)
system.cpu20.rename.intLookups               17260729                       # Number of integer rename lookups (Count)
system.cpu20.rename.fpLookups                 3187830                       # Number of floating rename lookups (Count)
system.cpu20.rename.committedMaps            33584986                       # Number of HB maps that are committed (Count)
system.cpu20.rename.undoneMaps                  26835                       # Number of HB maps that are undone due to squashing (Count)
system.cpu20.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu20.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu20.rename.skidInsts                 2113405                       # count of insts added to the skid buffer (Count)
system.cpu20.rob.reads                      118227005                       # The number of ROB reads (Count)
system.cpu20.rob.writes                      36704240                       # The number of ROB writes (Count)
system.cpu20.thread_0.numInsts               10606785                       # Number of Instructions committed (Count)
system.cpu20.thread_0.numOps                 18338009                       # Number of Ops committed (Count)
system.cpu20.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu21.numCycles                      100151390                       # Number of cpu cycles simulated (Cycle)
system.cpu21.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu21.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu21.instsAdded                      19954990                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu21.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu21.instsIssued                     20029754                       # Number of instructions issued (Count)
system.cpu21.squashedInstsIssued                   76                       # Number of squashed instructions issued (Count)
system.cpu21.squashedInstsExamined              14765                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu21.squashedOperandsExamined           14363                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu21.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu21.numIssuedDist::samples         100127008                       # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::mean             0.200043                       # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::stdev            0.986653                       # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::0                94881077     94.76%     94.76% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::1                 1077121      1.08%     95.84% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::2                  905364      0.90%     96.74% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::3                  630808      0.63%     97.37% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::4                  223505      0.22%     97.59% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::5                 1040547      1.04%     98.63% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::6                  431633      0.43%     99.06% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::7                  932696      0.93%    100.00% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::8                    4257      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu21.numIssuedDist::total           100127008                       # Number of insts issued each cycle (Count)
system.cpu21.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::IntAlu                  2175      6.37%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::IntMult                    0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::IntDiv                     0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatAdd                   0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatCmp                   0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatCvt                   0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatMult                  0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatMultAcc               0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatDiv                   0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatMisc                  0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatSqrt                  0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdAdd                    0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdAddAcc                 0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdAlu                    0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdCmp                    0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdCvt                    0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdMisc                   0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdMult                   0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdMultAcc                0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdShift                  0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdShiftAcc               0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdDiv                    0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdSqrt                   0      0.00%      6.37% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatAdd           14335     42.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatAlu               0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatCmp               0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatCvt               0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatDiv               0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatMisc              0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatMult              0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatMultAcc            0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatSqrt              0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdReduceAdd              0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdReduceAlu              0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdReduceCmp              0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdAes                    0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdAesMix                 0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdSha1Hash               0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdSha1Hash2              0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdSha256Hash             0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdSha256Hash2            0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdShaSigma2              0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdShaSigma3              0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::SimdPredAlu                0      0.00%     48.38% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::MemRead                  171      0.50%     48.88% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::MemWrite                  34      0.10%     48.98% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatMemRead            9553     27.99%     76.97% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::FloatMemWrite           7860     23.03%    100.00% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu21.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu21.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::IntAlu     16471964     82.24%     82.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::IntMult           18      0.00%     82.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::IntDiv          204      0.00%     82.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatAdd       281285      1.40%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatCmp            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatCvt            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatMult            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatDiv            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatMisc            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatSqrt            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdAdd            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdAlu            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdCmp            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdCvt            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdMisc            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdMult            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdShift            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdDiv            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdSqrt            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatAdd       281250      1.40%     85.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatCvt            0      0.00%     85.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatDiv            0      0.00%     85.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatMult       250000      1.25%     86.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdAes            0      0.00%     86.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdAesMix            0      0.00%     86.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::MemRead      1261490      6.30%     92.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::MemWrite        31762      0.16%     92.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatMemRead       857867      4.28%     97.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::FloatMemWrite       593764      2.96%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu21.statIssuedInstType_0::total     20029754                       # Number of instructions issued per FU type, per thread (Count)
system.cpu21.issueRate                       0.199995                       # Inst issue rate ((Count/Cycle))
system.cpu21.fuBusy                             34128                       # FU busy when requested (Count)
system.cpu21.fuBusyRate                      0.001704                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu21.intInstQueueReads              134660614                       # Number of integer instruction queue reads (Count)
system.cpu21.intInstQueueWrites              17282119                       # Number of integer instruction queue writes (Count)
system.cpu21.intInstQueueWakeupAccesses      17264387                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu21.fpInstQueueReads                 5560106                       # Number of floating instruction queue reads (Count)
system.cpu21.fpInstQueueWrites                2687814                       # Number of floating instruction queue writes (Count)
system.cpu21.fpInstQueueWakeupAccesses        2687580                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu21.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu21.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu21.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu21.intAluAccesses                  17267805                       # Number of integer alu accesses (Count)
system.cpu21.fpAluAccesses                    2795927                       # Number of floating point alu accesses (Count)
system.cpu21.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu21.numInsts                        20029514                       # Number of executed instructions (Count)
system.cpu21.numLoadInsts                     2119326                       # Number of load instructions executed (Count)
system.cpu21.numSquashedInsts                     240                       # Number of squashed instructions skipped in execute (Count)
system.cpu21.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu21.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu21.numRefs                          2744830                       # Number of memory reference insts executed (Count)
system.cpu21.numBranches                      2782897                       # Number of branches executed (Count)
system.cpu21.numStoreInsts                     625504                       # Number of stores executed (Count)
system.cpu21.numRate                         0.199992                       # Inst execution rate ((Count/Cycle))
system.cpu21.timesIdled                            79                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu21.idleCycles                         24382                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu21.quiesceCycles                    1450739                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu21.committedInsts                  11541474                       # Number of Instructions Simulated (Count)
system.cpu21.committedOps                    19940333                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu21.cpi                             8.677522                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu21.totalCpi                        8.677522                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu21.ipc                             0.115240                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu21.totalIpc                        0.115240                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu21.intRegfileReads                 18877723                       # Number of integer regfile reads (Count)
system.cpu21.intRegfileWrites                10407574                       # Number of integer regfile writes (Count)
system.cpu21.fpRegfileReads                   3187538                       # Number of floating regfile reads (Count)
system.cpu21.fpRegfileWrites                  2093816                       # Number of floating regfile writes (Count)
system.cpu21.ccRegfileReads                  13913398                       # number of cc regfile reads (Count)
system.cpu21.ccRegfileWrites                  8610393                       # number of cc regfile writes (Count)
system.cpu21.miscRegfileReads                 8561571                       # number of misc regfile reads (Count)
system.cpu21.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu21.MemDepUnit__0.insertedLoads      2042676                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__0.insertedStores       625739                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__0.conflictingLoads        31829                       # Number of conflicting loads. (Count)
system.cpu21.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu21.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu21.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu21.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu21.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu21.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu21.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu21.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu21.branchPred.lookups               2784487                       # Number of BP lookups (Count)
system.cpu21.branchPred.condPredicted         2783532                       # Number of conditional branches predicted (Count)
system.cpu21.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu21.branchPred.BTBLookups            1523311                       # Number of BTB lookups (Count)
system.cpu21.branchPred.BTBHits               1523245                       # Number of BTB hits (Count)
system.cpu21.branchPred.BTBHitRatio          0.999957                       # BTB Hit Ratio (Ratio)
system.cpu21.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu21.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu21.branchPred.indirectLookups           322                       # Number of indirect predictor lookups. (Count)
system.cpu21.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu21.branchPred.indirectMisses            286                       # Number of indirect misses. (Count)
system.cpu21.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu21.commit.commitSquashedInsts         13106                       # The number of squashed insts skipped by commit (Count)
system.cpu21.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu21.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu21.commit.numCommittedDist::samples    100125262                       # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::mean     0.199154                       # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::stdev     1.010239                       # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::0      95132798     95.01%     95.01% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::1       1250062      1.25%     96.26% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::2        166679      0.17%     96.43% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::3        849799      0.85%     97.28% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::4        531927      0.53%     97.81% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::5        934397      0.93%     98.74% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::6         70886      0.07%     98.81% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::7        927205      0.93%     99.74% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::8        261509      0.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu21.commit.numCommittedDist::total    100125262                       # Number of insts commited each cycle (Count)
system.cpu21.commit.instsCommitted           11541474                       # Number of instructions committed (Count)
system.cpu21.commit.opsCommitted             19940333                       # Number of ops (including micro ops) committed (Count)
system.cpu21.commit.memRefs                   2666527                       # Number of memory references committed (Count)
system.cpu21.commit.loads                     2041169                       # Number of loads committed (Count)
system.cpu21.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu21.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu21.commit.branches                  2781396                       # Number of branches committed (Count)
system.cpu21.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu21.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu21.commit.integer                  17368563                       # Number of committed integer instructions. (Count)
system.cpu21.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu21.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::IntAlu     16461039     82.55%     82.55% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::IntMult           18      0.00%     82.55% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::IntDiv          198      0.00%     82.55% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatAdd       281260      1.41%     83.96% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatCmp            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatCvt            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatMult            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatDiv            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatMisc            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatSqrt            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdAdd            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdAlu            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdCmp            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdCvt            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdMisc            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdMult            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdShift            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdDiv            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdSqrt            0      0.00%     83.96% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatAdd       281250      1.41%     85.37% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatMult       250000      1.25%     86.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdAes            0      0.00%     86.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdAesMix            0      0.00%     86.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.63% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::MemRead      1259901      6.32%     92.95% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::MemWrite        31600      0.16%     93.10% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatMemRead       781268      3.92%     97.02% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::FloatMemWrite       593758      2.98%    100.00% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu21.commit.committedInstType_0::total     19940333                       # Class of committed instruction (Count)
system.cpu21.commit.commitEligibleSamples       261509                       # number cycles where commit BW limit reached (Cycle)
system.cpu21.dcache.demandHits::cpu21.data      2051092                       # number of demand (read+write) hits (Count)
system.cpu21.dcache.demandHits::total         2051092                       # number of demand (read+write) hits (Count)
system.cpu21.dcache.overallHits::cpu21.data      2051092                       # number of overall hits (Count)
system.cpu21.dcache.overallHits::total        2051092                       # number of overall hits (Count)
system.cpu21.dcache.demandMisses::cpu21.data       616624                       # number of demand (read+write) misses (Count)
system.cpu21.dcache.demandMisses::total        616624                       # number of demand (read+write) misses (Count)
system.cpu21.dcache.overallMisses::cpu21.data       616624                       # number of overall misses (Count)
system.cpu21.dcache.overallMisses::total       616624                       # number of overall misses (Count)
system.cpu21.dcache.demandMissLatency::cpu21.data 128050365966                       # number of demand (read+write) miss ticks (Tick)
system.cpu21.dcache.demandMissLatency::total 128050365966                       # number of demand (read+write) miss ticks (Tick)
system.cpu21.dcache.overallMissLatency::cpu21.data 128050365966                       # number of overall miss ticks (Tick)
system.cpu21.dcache.overallMissLatency::total 128050365966                       # number of overall miss ticks (Tick)
system.cpu21.dcache.demandAccesses::cpu21.data      2667716                       # number of demand (read+write) accesses (Count)
system.cpu21.dcache.demandAccesses::total      2667716                       # number of demand (read+write) accesses (Count)
system.cpu21.dcache.overallAccesses::cpu21.data      2667716                       # number of overall (read+write) accesses (Count)
system.cpu21.dcache.overallAccesses::total      2667716                       # number of overall (read+write) accesses (Count)
system.cpu21.dcache.demandMissRate::cpu21.data     0.231143                       # miss rate for demand accesses (Ratio)
system.cpu21.dcache.demandMissRate::total     0.231143                       # miss rate for demand accesses (Ratio)
system.cpu21.dcache.overallMissRate::cpu21.data     0.231143                       # miss rate for overall accesses (Ratio)
system.cpu21.dcache.overallMissRate::total     0.231143                       # miss rate for overall accesses (Ratio)
system.cpu21.dcache.demandAvgMissLatency::cpu21.data 207663.610184                       # average overall miss latency in ticks ((Tick/Count))
system.cpu21.dcache.demandAvgMissLatency::total 207663.610184                       # average overall miss latency in ticks ((Tick/Count))
system.cpu21.dcache.overallAvgMissLatency::cpu21.data 207663.610184                       # average overall miss latency ((Tick/Count))
system.cpu21.dcache.overallAvgMissLatency::total 207663.610184                       # average overall miss latency ((Tick/Count))
system.cpu21.dcache.blockedCycles::no_mshrs     18297647                       # number of cycles access was blocked (Cycle)
system.cpu21.dcache.blockedCycles::no_targets         5309                       # number of cycles access was blocked (Cycle)
system.cpu21.dcache.blockedCauses::no_mshrs        50858                       # number of times access was blocked (Count)
system.cpu21.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu21.dcache.avgBlocked::no_mshrs   359.779130                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.dcache.avgBlocked::no_targets   196.629630                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.dcache.writebacks::writebacks        78041                       # number of writebacks (Count)
system.cpu21.dcache.writebacks::total           78041                       # number of writebacks (Count)
system.cpu21.dcache.demandMshrHits::cpu21.data       444400                       # number of demand (read+write) MSHR hits (Count)
system.cpu21.dcache.demandMshrHits::total       444400                       # number of demand (read+write) MSHR hits (Count)
system.cpu21.dcache.overallMshrHits::cpu21.data       444400                       # number of overall MSHR hits (Count)
system.cpu21.dcache.overallMshrHits::total       444400                       # number of overall MSHR hits (Count)
system.cpu21.dcache.demandMshrMisses::cpu21.data       172224                       # number of demand (read+write) MSHR misses (Count)
system.cpu21.dcache.demandMshrMisses::total       172224                       # number of demand (read+write) MSHR misses (Count)
system.cpu21.dcache.overallMshrMisses::cpu21.data       172224                       # number of overall MSHR misses (Count)
system.cpu21.dcache.overallMshrMisses::total       172224                       # number of overall MSHR misses (Count)
system.cpu21.dcache.demandMshrMissLatency::cpu21.data  57830546716                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu21.dcache.demandMshrMissLatency::total  57830546716                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu21.dcache.overallMshrMissLatency::cpu21.data  57830546716                       # number of overall MSHR miss ticks (Tick)
system.cpu21.dcache.overallMshrMissLatency::total  57830546716                       # number of overall MSHR miss ticks (Tick)
system.cpu21.dcache.demandMshrMissRate::cpu21.data     0.064559                       # mshr miss ratio for demand accesses (Ratio)
system.cpu21.dcache.demandMshrMissRate::total     0.064559                       # mshr miss ratio for demand accesses (Ratio)
system.cpu21.dcache.overallMshrMissRate::cpu21.data     0.064559                       # mshr miss ratio for overall accesses (Ratio)
system.cpu21.dcache.overallMshrMissRate::total     0.064559                       # mshr miss ratio for overall accesses (Ratio)
system.cpu21.dcache.demandAvgMshrMissLatency::cpu21.data 335786.805068                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.dcache.demandAvgMshrMissLatency::total 335786.805068                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.dcache.overallAvgMshrMissLatency::cpu21.data 335786.805068                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.dcache.overallAvgMshrMissLatency::total 335786.805068                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.dcache.replacements               171100                       # number of replacements (Count)
system.cpu21.dcache.LockedRMWReadReq.hits::cpu21.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu21.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu21.dcache.LockedRMWReadReq.misses::cpu21.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu21.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu21.dcache.LockedRMWReadReq.missLatency::cpu21.data      2651250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu21.dcache.LockedRMWReadReq.missLatency::total      2651250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu21.dcache.LockedRMWReadReq.accesses::cpu21.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu21.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu21.dcache.LockedRMWReadReq.missRate::cpu21.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu21.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu21.dcache.LockedRMWReadReq.avgMissLatency::cpu21.data        63125                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu21.dcache.LockedRMWReadReq.avgMissLatency::total        63125                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu21.dcache.LockedRMWReadReq.mshrMisses::cpu21.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu21.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu21.dcache.LockedRMWReadReq.mshrMissLatency::cpu21.data      5346000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu21.dcache.LockedRMWReadReq.mshrMissLatency::total      5346000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu21.dcache.LockedRMWReadReq.mshrMissRate::cpu21.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu21.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu21.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu21.data 127285.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu21.dcache.LockedRMWReadReq.avgMshrMissLatency::total 127285.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu21.dcache.LockedRMWWriteReq.hits::cpu21.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu21.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu21.dcache.LockedRMWWriteReq.accesses::cpu21.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu21.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu21.dcache.ReadReq.hits::cpu21.data      1500024                       # number of ReadReq hits (Count)
system.cpu21.dcache.ReadReq.hits::total       1500024                       # number of ReadReq hits (Count)
system.cpu21.dcache.ReadReq.misses::cpu21.data       542377                       # number of ReadReq misses (Count)
system.cpu21.dcache.ReadReq.misses::total       542377                       # number of ReadReq misses (Count)
system.cpu21.dcache.ReadReq.missLatency::cpu21.data 105926243750                       # number of ReadReq miss ticks (Tick)
system.cpu21.dcache.ReadReq.missLatency::total 105926243750                       # number of ReadReq miss ticks (Tick)
system.cpu21.dcache.ReadReq.accesses::cpu21.data      2042401                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu21.dcache.ReadReq.accesses::total      2042401                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu21.dcache.ReadReq.missRate::cpu21.data     0.265559                       # miss rate for ReadReq accesses (Ratio)
system.cpu21.dcache.ReadReq.missRate::total     0.265559                       # miss rate for ReadReq accesses (Ratio)
system.cpu21.dcache.ReadReq.avgMissLatency::cpu21.data 195300.028854                       # average ReadReq miss latency ((Tick/Count))
system.cpu21.dcache.ReadReq.avgMissLatency::total 195300.028854                       # average ReadReq miss latency ((Tick/Count))
system.cpu21.dcache.ReadReq.mshrHits::cpu21.data       444400                       # number of ReadReq MSHR hits (Count)
system.cpu21.dcache.ReadReq.mshrHits::total       444400                       # number of ReadReq MSHR hits (Count)
system.cpu21.dcache.ReadReq.mshrMisses::cpu21.data        97977                       # number of ReadReq MSHR misses (Count)
system.cpu21.dcache.ReadReq.mshrMisses::total        97977                       # number of ReadReq MSHR misses (Count)
system.cpu21.dcache.ReadReq.mshrMissLatency::cpu21.data  35743548000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu21.dcache.ReadReq.mshrMissLatency::total  35743548000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu21.dcache.ReadReq.mshrMissRate::cpu21.data     0.047971                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu21.dcache.ReadReq.mshrMissRate::total     0.047971                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu21.dcache.ReadReq.avgMshrMissLatency::cpu21.data 364815.701644                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu21.dcache.ReadReq.avgMshrMissLatency::total 364815.701644                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu21.dcache.WriteReq.hits::cpu21.data       551068                       # number of WriteReq hits (Count)
system.cpu21.dcache.WriteReq.hits::total       551068                       # number of WriteReq hits (Count)
system.cpu21.dcache.WriteReq.misses::cpu21.data        74247                       # number of WriteReq misses (Count)
system.cpu21.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu21.dcache.WriteReq.missLatency::cpu21.data  22124122216                       # number of WriteReq miss ticks (Tick)
system.cpu21.dcache.WriteReq.missLatency::total  22124122216                       # number of WriteReq miss ticks (Tick)
system.cpu21.dcache.WriteReq.accesses::cpu21.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu21.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu21.dcache.WriteReq.missRate::cpu21.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu21.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu21.dcache.WriteReq.avgMissLatency::cpu21.data 297980.015570                       # average WriteReq miss latency ((Tick/Count))
system.cpu21.dcache.WriteReq.avgMissLatency::total 297980.015570                       # average WriteReq miss latency ((Tick/Count))
system.cpu21.dcache.WriteReq.mshrMisses::cpu21.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu21.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu21.dcache.WriteReq.mshrMissLatency::cpu21.data  22086998716                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu21.dcache.WriteReq.mshrMissLatency::total  22086998716                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu21.dcache.WriteReq.mshrMissRate::cpu21.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu21.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu21.dcache.WriteReq.avgMshrMissLatency::cpu21.data 297480.015570                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu21.dcache.WriteReq.avgMshrMissLatency::total 297480.015570                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu21.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.dcache.tags.tagsInUse        1010.145078                       # Average ticks per tags in use ((Tick/Count))
system.cpu21.dcache.tags.totalRefs            2223404                       # Total number of references to valid blocks. (Count)
system.cpu21.dcache.tags.sampledRefs           172263                       # Sample count of references to valid blocks. (Count)
system.cpu21.dcache.tags.avgRefs            12.907032                       # Average number of references to valid blocks. ((Count/Count))
system.cpu21.dcache.tags.warmupTick         362771000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu21.dcache.tags.occupancies::cpu21.data  1010.145078                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu21.dcache.tags.avgOccs::cpu21.data     0.986470                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu21.dcache.tags.avgOccs::total      0.986470                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu21.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu21.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu21.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu21.dcache.tags.tagAccesses          5507867                       # Number of tag accesses (Count)
system.cpu21.dcache.tags.dataAccesses         5507867                       # Number of data accesses (Count)
system.cpu21.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.decode.idleCycles                 853228                       # Number of cycles decode is idle (Cycle)
system.cpu21.decode.blockedCycles            95807701                       # Number of cycles decode is blocked (Cycle)
system.cpu21.decode.runCycles                 3065945                       # Number of cycles decode is running (Cycle)
system.cpu21.decode.unblockCycles              399971                       # Number of cycles decode is unblocking (Cycle)
system.cpu21.decode.squashCycles                  163                       # Number of cycles decode is squashing (Cycle)
system.cpu21.decode.branchResolved            1523012                       # Number of times decode resolved a branch (Count)
system.cpu21.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu21.decode.decodedInsts             19956518                       # Number of instructions handled by decode (Count)
system.cpu21.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu21.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu21.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu21.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu21.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu21.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu21.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu21.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu21.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu21.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu21.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu21.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu21.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu21.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.fetch.icacheStallCycles          1013459                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu21.fetch.insts                     11552190                       # Number of instructions fetch has processed (Count)
system.cpu21.fetch.branches                   2784487                       # Number of branches that fetch encountered (Count)
system.cpu21.fetch.predictedBranches          1523479                       # Number of branches that fetch has predicted taken (Count)
system.cpu21.fetch.cycles                    99113268                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu21.fetch.squashCycles                   400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu21.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu21.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu21.fetch.cacheLines                 1008600                       # Number of cache lines fetched (Count)
system.cpu21.fetch.icacheSquashes                  55                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu21.fetch.nisnDist::samples        100127008                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::mean            0.199352                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::stdev           1.130763                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::0               96358868     96.24%     96.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::1                 516382      0.52%     96.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::2                  72755      0.07%     96.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::3                 392002      0.39%     97.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::4                 965818      0.96%     98.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::5                  34682      0.03%     98.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::6                  52030      0.05%     98.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::7                 102044      0.10%     98.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::8                1632427      1.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.nisnDist::total          100127008                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu21.fetch.branchRate                0.027803                       # Number of branch fetches per cycle (Ratio)
system.cpu21.fetch.rate                      0.115347                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu21.icache.demandHits::cpu21.inst      1008526                       # number of demand (read+write) hits (Count)
system.cpu21.icache.demandHits::total         1008526                       # number of demand (read+write) hits (Count)
system.cpu21.icache.overallHits::cpu21.inst      1008526                       # number of overall hits (Count)
system.cpu21.icache.overallHits::total        1008526                       # number of overall hits (Count)
system.cpu21.icache.demandMisses::cpu21.inst           74                       # number of demand (read+write) misses (Count)
system.cpu21.icache.demandMisses::total            74                       # number of demand (read+write) misses (Count)
system.cpu21.icache.overallMisses::cpu21.inst           74                       # number of overall misses (Count)
system.cpu21.icache.overallMisses::total           74                       # number of overall misses (Count)
system.cpu21.icache.demandMissLatency::cpu21.inst     10394000                       # number of demand (read+write) miss ticks (Tick)
system.cpu21.icache.demandMissLatency::total     10394000                       # number of demand (read+write) miss ticks (Tick)
system.cpu21.icache.overallMissLatency::cpu21.inst     10394000                       # number of overall miss ticks (Tick)
system.cpu21.icache.overallMissLatency::total     10394000                       # number of overall miss ticks (Tick)
system.cpu21.icache.demandAccesses::cpu21.inst      1008600                       # number of demand (read+write) accesses (Count)
system.cpu21.icache.demandAccesses::total      1008600                       # number of demand (read+write) accesses (Count)
system.cpu21.icache.overallAccesses::cpu21.inst      1008600                       # number of overall (read+write) accesses (Count)
system.cpu21.icache.overallAccesses::total      1008600                       # number of overall (read+write) accesses (Count)
system.cpu21.icache.demandMissRate::cpu21.inst     0.000073                       # miss rate for demand accesses (Ratio)
system.cpu21.icache.demandMissRate::total     0.000073                       # miss rate for demand accesses (Ratio)
system.cpu21.icache.overallMissRate::cpu21.inst     0.000073                       # miss rate for overall accesses (Ratio)
system.cpu21.icache.overallMissRate::total     0.000073                       # miss rate for overall accesses (Ratio)
system.cpu21.icache.demandAvgMissLatency::cpu21.inst 140459.459459                       # average overall miss latency in ticks ((Tick/Count))
system.cpu21.icache.demandAvgMissLatency::total 140459.459459                       # average overall miss latency in ticks ((Tick/Count))
system.cpu21.icache.overallAvgMissLatency::cpu21.inst 140459.459459                       # average overall miss latency ((Tick/Count))
system.cpu21.icache.overallAvgMissLatency::total 140459.459459                       # average overall miss latency ((Tick/Count))
system.cpu21.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu21.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu21.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu21.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu21.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.icache.demandMshrHits::cpu21.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu21.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu21.icache.overallMshrHits::cpu21.inst           14                       # number of overall MSHR hits (Count)
system.cpu21.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu21.icache.demandMshrMisses::cpu21.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu21.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu21.icache.overallMshrMisses::cpu21.inst           60                       # number of overall MSHR misses (Count)
system.cpu21.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu21.icache.demandMshrMissLatency::cpu21.inst      8879500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu21.icache.demandMshrMissLatency::total      8879500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu21.icache.overallMshrMissLatency::cpu21.inst      8879500                       # number of overall MSHR miss ticks (Tick)
system.cpu21.icache.overallMshrMissLatency::total      8879500                       # number of overall MSHR miss ticks (Tick)
system.cpu21.icache.demandMshrMissRate::cpu21.inst     0.000059                       # mshr miss ratio for demand accesses (Ratio)
system.cpu21.icache.demandMshrMissRate::total     0.000059                       # mshr miss ratio for demand accesses (Ratio)
system.cpu21.icache.overallMshrMissRate::cpu21.inst     0.000059                       # mshr miss ratio for overall accesses (Ratio)
system.cpu21.icache.overallMshrMissRate::total     0.000059                       # mshr miss ratio for overall accesses (Ratio)
system.cpu21.icache.demandAvgMshrMissLatency::cpu21.inst 147991.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.icache.demandAvgMshrMissLatency::total 147991.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.icache.overallAvgMshrMissLatency::cpu21.inst 147991.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.icache.overallAvgMshrMissLatency::total 147991.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu21.icache.replacements                    0                       # number of replacements (Count)
system.cpu21.icache.ReadReq.hits::cpu21.inst      1008526                       # number of ReadReq hits (Count)
system.cpu21.icache.ReadReq.hits::total       1008526                       # number of ReadReq hits (Count)
system.cpu21.icache.ReadReq.misses::cpu21.inst           74                       # number of ReadReq misses (Count)
system.cpu21.icache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu21.icache.ReadReq.missLatency::cpu21.inst     10394000                       # number of ReadReq miss ticks (Tick)
system.cpu21.icache.ReadReq.missLatency::total     10394000                       # number of ReadReq miss ticks (Tick)
system.cpu21.icache.ReadReq.accesses::cpu21.inst      1008600                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu21.icache.ReadReq.accesses::total      1008600                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu21.icache.ReadReq.missRate::cpu21.inst     0.000073                       # miss rate for ReadReq accesses (Ratio)
system.cpu21.icache.ReadReq.missRate::total     0.000073                       # miss rate for ReadReq accesses (Ratio)
system.cpu21.icache.ReadReq.avgMissLatency::cpu21.inst 140459.459459                       # average ReadReq miss latency ((Tick/Count))
system.cpu21.icache.ReadReq.avgMissLatency::total 140459.459459                       # average ReadReq miss latency ((Tick/Count))
system.cpu21.icache.ReadReq.mshrHits::cpu21.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu21.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu21.icache.ReadReq.mshrMisses::cpu21.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu21.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu21.icache.ReadReq.mshrMissLatency::cpu21.inst      8879500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu21.icache.ReadReq.mshrMissLatency::total      8879500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu21.icache.ReadReq.mshrMissRate::cpu21.inst     0.000059                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu21.icache.ReadReq.mshrMissRate::total     0.000059                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu21.icache.ReadReq.avgMshrMissLatency::cpu21.inst 147991.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu21.icache.ReadReq.avgMshrMissLatency::total 147991.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu21.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.icache.tags.tagsInUse          55.652591                       # Average ticks per tags in use ((Tick/Count))
system.cpu21.icache.tags.totalRefs            1008586                       # Total number of references to valid blocks. (Count)
system.cpu21.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu21.icache.tags.avgRefs         16809.766667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu21.icache.tags.warmupTick         362752000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu21.icache.tags.occupancies::cpu21.inst    55.652591                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu21.icache.tags.avgOccs::cpu21.inst     0.108696                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu21.icache.tags.avgOccs::total      0.108696                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu21.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu21.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu21.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu21.icache.tags.tagAccesses          2017260                       # Number of tag accesses (Count)
system.cpu21.icache.tags.dataAccesses         2017260                       # Number of data accesses (Count)
system.cpu21.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu21.iew.squashCycles                     163                       # Number of cycles IEW is squashing (Cycle)
system.cpu21.iew.blockCycles                  2155034                       # Number of cycles IEW is blocking (Cycle)
system.cpu21.iew.unblockCycles               12716375                       # Number of cycles IEW is unblocking (Cycle)
system.cpu21.iew.dispatchedInsts             19955165                       # Number of instructions dispatched to IQ (Count)
system.cpu21.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu21.iew.dispLoadInsts                2042676                       # Number of dispatched load instructions (Count)
system.cpu21.iew.dispStoreInsts                625739                       # Number of dispatched store instructions (Count)
system.cpu21.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu21.iew.iqFullEvents                    4152                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu21.iew.lsqFullEvents               12701729                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu21.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu21.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu21.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu21.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu21.iew.instsToCommit               19952055                       # Cumulative count of insts sent to commit (Count)
system.cpu21.iew.writebackCount              19951967                       # Cumulative count of insts written-back (Count)
system.cpu21.iew.producerInst                14651327                       # Number of instructions producing a value (Count)
system.cpu21.iew.consumerInst                19850185                       # Number of instructions consuming a value (Count)
system.cpu21.iew.wbRate                      0.199218                       # Insts written-back per cycle ((Count/Cycle))
system.cpu21.iew.wbFanout                    0.738095                       # Average fanout of values written-back ((Count/Count))
system.cpu21.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu21.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu21.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu21.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu21.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu21.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu21.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu21.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu21.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu21.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu21.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu21.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu21.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu21.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu21.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu21.lsq0.squashedLoads                  1499                       # Number of loads squashed (Count)
system.cpu21.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu21.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu21.lsq0.squashedStores                  381                       # Number of stores squashed (Count)
system.cpu21.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu21.lsq0.blockedByCache                32002                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu21.lsq0.loadToUse::samples          2041169                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::mean          227.202848                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::stdev         568.924718                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::0-9              1485752     72.79%     72.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::10-19               4645      0.23%     73.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::20-29              14563      0.71%     73.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::30-39              19229      0.94%     74.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::40-49              11735      0.57%     75.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::50-59               7435      0.36%     75.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::60-69               9063      0.44%     76.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::70-79               8766      0.43%     76.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::80-89               6012      0.29%     76.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::90-99               6507      0.32%     77.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::100-109             7044      0.35%     77.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::110-119             5570      0.27%     77.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::120-129             5406      0.26%     77.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::130-139             5862      0.29%     78.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::140-149             5182      0.25%     78.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::150-159             4212      0.21%     78.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::160-169             4153      0.20%     78.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::170-179             3891      0.19%     79.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::180-189             3180      0.16%     79.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::190-199             3765      0.18%     79.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::200-209             4126      0.20%     79.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::210-219             3746      0.18%     79.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::220-229             3618      0.18%     80.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::230-239             3653      0.18%     80.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::240-249             3206      0.16%     80.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::250-259             2991      0.15%     80.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::260-269             3103      0.15%     80.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::270-279             3260      0.16%     80.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::280-289             3368      0.17%     80.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::290-299             3475      0.17%     81.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::overflows         384651     18.84%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::max_value           7980                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.lsq0.loadToUse::total            2041169                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu21.mmu.dtb.rdAccesses               2042501                       # TLB accesses on read requests (Count)
system.cpu21.mmu.dtb.wrAccesses                625504                       # TLB accesses on write requests (Count)
system.cpu21.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu21.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu21.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu21.mmu.itb.wrAccesses               1008612                       # TLB accesses on write requests (Count)
system.cpu21.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu21.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu21.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu21.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu21.power_state.ticksClkGated::mean  10918773250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu21.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu21.power_state.ticksClkGated::min_value  10918773250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu21.power_state.ticksClkGated::max_value  10918773250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu21.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu21.power_state.pwrStateResidencyTicks::ON  25400532250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.power_state.pwrStateResidencyTicks::CLK_GATED  10918773250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.rename.squashCycles                  163                       # Number of cycles rename is squashing (Cycle)
system.cpu21.rename.idleCycles                 981080                       # Number of cycles rename is idle (Cycle)
system.cpu21.rename.blockCycles              19339952                       # Number of cycles rename is blocking (Cycle)
system.cpu21.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu21.rename.runCycles                 3315248                       # Number of cycles rename is running (Cycle)
system.cpu21.rename.unblockCycles            76490286                       # Number of cycles rename is unblocking (Cycle)
system.cpu21.rename.renamedInsts             19955830                       # Number of instructions processed by rename (Count)
system.cpu21.rename.ROBFullEvents               67992                       # Number of times rename has blocked due to ROB full (Count)
system.cpu21.rename.IQFullEvents              3707138                       # Number of times rename has blocked due to IQ full (Count)
system.cpu21.rename.LQFullEvents               811242                       # Number of times rename has blocked due to LQ full (Count)
system.cpu21.rename.SQFullEvents             75437794                       # Number of times rename has blocked due to SQ full (Count)
system.cpu21.rename.renamedOperands          36816464                       # Number of destination operands rename has renamed (Count)
system.cpu21.rename.lookups                  67425270                       # Number of register rename lookups that rename has made (Count)
system.cpu21.rename.intLookups               18729450                       # Number of integer rename lookups (Count)
system.cpu21.rename.fpLookups                 3187685                       # Number of floating rename lookups (Count)
system.cpu21.rename.committedMaps            36789634                       # Number of HB maps that are committed (Count)
system.cpu21.rename.undoneMaps                  26701                       # Number of HB maps that are undone due to squashing (Count)
system.cpu21.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu21.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu21.rename.skidInsts                 2112977                       # count of insts added to the skid buffer (Count)
system.cpu21.rob.reads                      119816919                       # The number of ROB reads (Count)
system.cpu21.rob.writes                      39908812                       # The number of ROB writes (Count)
system.cpu21.thread_0.numInsts               11541474                       # Number of Instructions committed (Count)
system.cpu21.thread_0.numOps                 19940333                       # Number of Ops committed (Count)
system.cpu21.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu22.numCycles                      100145438                       # Number of cpu cycles simulated (Cycle)
system.cpu22.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu22.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu22.instsAdded                      17549355                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu22.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu22.instsIssued                     17613267                       # Number of instructions issued (Count)
system.cpu22.squashedInstsIssued                   75                       # Number of squashed instructions issued (Count)
system.cpu22.squashedInstsExamined              14974                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu22.squashedOperandsExamined           14800                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu22.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu22.numIssuedDist::samples         100124962                       # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::mean             0.175913                       # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::stdev            0.938697                       # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::0                95674074     95.55%     95.55% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::1                  890790      0.89%     96.44% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::2                  699287      0.70%     97.14% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::3                  424443      0.42%     97.57% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::4                  232483      0.23%     97.80% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::5                 1041137      1.04%     98.84% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::6                  228575      0.23%     99.07% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::7                  929877      0.93%    100.00% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::8                    4296      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu22.numIssuedDist::total           100124962                       # Number of insts issued each cycle (Count)
system.cpu22.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::IntAlu                  2173      6.92%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::IntMult                    0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::IntDiv                     0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatAdd                   0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatCmp                   0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatCvt                   0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatMult                  0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatMultAcc               0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatDiv                   0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatMisc                  0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatSqrt                  0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdAdd                    0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdAddAcc                 0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdAlu                    0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdCmp                    0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdCvt                    0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdMisc                   0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdMult                   0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdMultAcc                0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdShift                  0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdShiftAcc               0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdDiv                    0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdSqrt                   0      0.00%      6.92% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatAdd           14173     45.15%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatAlu               0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatCmp               0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatCvt               0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatDiv               0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatMisc              0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatMult              0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatMultAcc            0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatSqrt              0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdReduceAdd              0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdReduceAlu              0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdReduceCmp              0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdAes                    0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdAesMix                 0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdSha1Hash               0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdSha1Hash2              0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdSha256Hash             0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdSha256Hash2            0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdShaSigma2              0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdShaSigma3              0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::SimdPredAlu                0      0.00%     52.07% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::MemRead                  169      0.54%     52.61% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::MemWrite                  34      0.11%     52.71% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatMemRead            8004     25.50%     78.21% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::FloatMemWrite           6841     21.79%    100.00% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu22.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu22.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::IntAlu     14266659     81.00%     81.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::IntMult           18      0.00%     81.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::IntDiv          204      0.00%     81.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatAdd       281301      1.60%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatCmp            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatCvt            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatMult            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatDiv            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatMisc            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatSqrt            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdAdd            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdAlu            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdCmp            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdCvt            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdMisc            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdMult            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdShift            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdDiv            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdSqrt            0      0.00%     82.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatAdd       281251      1.60%     84.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatMult       250005      1.42%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdAes            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdAesMix            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::MemRead      1060973      6.02%     91.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::MemWrite        31762      0.18%     91.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatMemRead       847179      4.81%     96.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::FloatMemWrite       593765      3.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu22.statIssuedInstType_0::total     17613267                       # Number of instructions issued per FU type, per thread (Count)
system.cpu22.issueRate                       0.175877                       # Inst issue rate ((Count/Cycle))
system.cpu22.fuBusy                             31394                       # FU busy when requested (Count)
system.cpu22.fuBusyRate                      0.001782                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu22.intInstQueueReads              129846887                       # Number of integer instruction queue reads (Count)
system.cpu22.intInstQueueWrites              14876364                       # Number of integer instruction queue writes (Count)
system.cpu22.intInstQueueWakeupAccesses      14858562                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu22.fpInstQueueReads                 5536078                       # Number of floating instruction queue reads (Count)
system.cpu22.fpInstQueueWrites                2688144                       # Number of floating instruction queue writes (Count)
system.cpu22.fpInstQueueWakeupAccesses        2687622                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu22.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu22.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu22.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu22.intAluAccesses                  14861963                       # Number of integer alu accesses (Count)
system.cpu22.fpAluAccesses                    2782548                       # Number of floating point alu accesses (Count)
system.cpu22.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu22.numInsts                        17613003                       # Number of executed instructions (Count)
system.cpu22.numLoadInsts                     1908120                       # Number of load instructions executed (Count)
system.cpu22.numSquashedInsts                     264                       # Number of squashed instructions skipped in execute (Count)
system.cpu22.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu22.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu22.numRefs                          2533624                       # Number of memory reference insts executed (Count)
system.cpu22.numBranches                      2381924                       # Number of branches executed (Count)
system.cpu22.numStoreInsts                     625504                       # Number of stores executed (Count)
system.cpu22.numRate                         0.175874                       # Inst execution rate ((Count/Cycle))
system.cpu22.timesIdled                            76                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu22.idleCycles                         20476                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu22.quiesceCycles                    1457855                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu22.committedInsts                  10138065                       # Number of Instructions Simulated (Count)
system.cpu22.committedOps                    17534489                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu22.cpi                             9.878161                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu22.totalCpi                        9.878161                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu22.ipc                             0.101233                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu22.totalIpc                        0.101233                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu22.intRegfileReads                 16650966                       # Number of integer regfile reads (Count)
system.cpu22.intRegfileWrites                 9004179                       # Number of integer regfile writes (Count)
system.cpu22.fpRegfileReads                   3187584                       # Number of floating regfile reads (Count)
system.cpu22.fpRegfileWrites                  2093864                       # Number of floating regfile writes (Count)
system.cpu22.ccRegfileReads                  11908538                       # number of cc regfile reads (Count)
system.cpu22.ccRegfileWrites                  7407487                       # number of cc regfile writes (Count)
system.cpu22.miscRegfileReads                 7548422                       # number of misc regfile reads (Count)
system.cpu22.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu22.MemDepUnit__0.insertedLoads      1842241                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__0.insertedStores       625774                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__0.conflictingLoads        31830                       # Number of conflicting loads. (Count)
system.cpu22.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu22.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu22.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu22.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu22.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu22.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu22.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu22.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu22.branchPred.lookups               2383513                       # Number of BP lookups (Count)
system.cpu22.branchPred.condPredicted         2382561                       # Number of conditional branches predicted (Count)
system.cpu22.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu22.branchPred.BTBLookups            1322828                       # Number of BTB lookups (Count)
system.cpu22.branchPred.BTBHits               1322762                       # Number of BTB hits (Count)
system.cpu22.branchPred.BTBHitRatio          0.999950                       # BTB Hit Ratio (Ratio)
system.cpu22.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu22.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu22.branchPred.indirectLookups           320                       # Number of indirect predictor lookups. (Count)
system.cpu22.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu22.branchPred.indirectMisses            284                       # Number of indirect misses. (Count)
system.cpu22.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu22.commit.commitSquashedInsts         13300                       # The number of squashed insts skipped by commit (Count)
system.cpu22.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu22.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu22.commit.numCommittedDist::samples    100123190                       # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::mean     0.175129                       # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::stdev     0.976651                       # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::0      96106731     95.99%     95.99% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::1        862989      0.86%     96.85% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::2        177596      0.18%     97.03% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::3        460891      0.46%     97.49% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::4        328779      0.33%     97.82% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::5        932038      0.93%     98.75% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::6         74241      0.07%     98.82% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::7        926517      0.93%     99.75% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::8        253408      0.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu22.commit.numCommittedDist::total    100123190                       # Number of insts commited each cycle (Count)
system.cpu22.commit.instsCommitted           10138065                       # Number of instructions committed (Count)
system.cpu22.commit.opsCommitted             17534489                       # Number of ops (including micro ops) committed (Count)
system.cpu22.commit.memRefs                   2466040                       # Number of memory references committed (Count)
system.cpu22.commit.loads                     1840682                       # Number of loads committed (Count)
system.cpu22.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu22.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu22.commit.branches                  2380422                       # Number of branches committed (Count)
system.cpu22.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu22.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu22.commit.integer                  15163206                       # Number of committed integer instructions. (Count)
system.cpu22.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu22.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::IntAlu     14255682     81.30%     81.30% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::IntMult           18      0.00%     81.30% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::IntDiv          198      0.00%     81.30% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatAdd       281260      1.60%     82.91% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatCmp            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatCvt            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatMult            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatDiv            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatMisc            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatSqrt            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdAdd            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdAlu            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdCmp            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdCvt            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdMisc            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdMult            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdShift            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdDiv            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdSqrt            0      0.00%     82.91% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatAdd       281250      1.60%     84.51% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.51% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.51% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.51% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.51% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.51% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatMult       250000      1.43%     85.94% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.94% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.94% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.94% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.94% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.94% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.94% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.94% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdAes            0      0.00%     85.94% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdAesMix            0      0.00%     85.94% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.94% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.94% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.94% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.94% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.94% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.94% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.94% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::MemRead      1059414      6.04%     91.98% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::MemWrite        31600      0.18%     92.16% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatMemRead       781268      4.46%     96.61% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::FloatMemWrite       593758      3.39%    100.00% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu22.commit.committedInstType_0::total     17534489                       # Class of committed instruction (Count)
system.cpu22.commit.commitEligibleSamples       253408                       # number cycles where commit BW limit reached (Cycle)
system.cpu22.dcache.demandHits::cpu22.data      1864068                       # number of demand (read+write) hits (Count)
system.cpu22.dcache.demandHits::total         1864068                       # number of demand (read+write) hits (Count)
system.cpu22.dcache.overallHits::cpu22.data      1864068                       # number of overall hits (Count)
system.cpu22.dcache.overallHits::total        1864068                       # number of overall hits (Count)
system.cpu22.dcache.demandMisses::cpu22.data       603208                       # number of demand (read+write) misses (Count)
system.cpu22.dcache.demandMisses::total        603208                       # number of demand (read+write) misses (Count)
system.cpu22.dcache.overallMisses::cpu22.data       603208                       # number of overall misses (Count)
system.cpu22.dcache.overallMisses::total       603208                       # number of overall misses (Count)
system.cpu22.dcache.demandMissLatency::cpu22.data 129841901980                       # number of demand (read+write) miss ticks (Tick)
system.cpu22.dcache.demandMissLatency::total 129841901980                       # number of demand (read+write) miss ticks (Tick)
system.cpu22.dcache.overallMissLatency::cpu22.data 129841901980                       # number of overall miss ticks (Tick)
system.cpu22.dcache.overallMissLatency::total 129841901980                       # number of overall miss ticks (Tick)
system.cpu22.dcache.demandAccesses::cpu22.data      2467276                       # number of demand (read+write) accesses (Count)
system.cpu22.dcache.demandAccesses::total      2467276                       # number of demand (read+write) accesses (Count)
system.cpu22.dcache.overallAccesses::cpu22.data      2467276                       # number of overall (read+write) accesses (Count)
system.cpu22.dcache.overallAccesses::total      2467276                       # number of overall (read+write) accesses (Count)
system.cpu22.dcache.demandMissRate::cpu22.data     0.244483                       # miss rate for demand accesses (Ratio)
system.cpu22.dcache.demandMissRate::total     0.244483                       # miss rate for demand accesses (Ratio)
system.cpu22.dcache.overallMissRate::cpu22.data     0.244483                       # miss rate for overall accesses (Ratio)
system.cpu22.dcache.overallMissRate::total     0.244483                       # miss rate for overall accesses (Ratio)
system.cpu22.dcache.demandAvgMissLatency::cpu22.data 215252.287735                       # average overall miss latency in ticks ((Tick/Count))
system.cpu22.dcache.demandAvgMissLatency::total 215252.287735                       # average overall miss latency in ticks ((Tick/Count))
system.cpu22.dcache.overallAvgMissLatency::cpu22.data 215252.287735                       # average overall miss latency ((Tick/Count))
system.cpu22.dcache.overallAvgMissLatency::total 215252.287735                       # average overall miss latency ((Tick/Count))
system.cpu22.dcache.blockedCycles::no_mshrs     19420032                       # number of cycles access was blocked (Cycle)
system.cpu22.dcache.blockedCycles::no_targets         6389                       # number of cycles access was blocked (Cycle)
system.cpu22.dcache.blockedCauses::no_mshrs        51126                       # number of times access was blocked (Count)
system.cpu22.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu22.dcache.avgBlocked::no_mshrs   379.846497                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.dcache.avgBlocked::no_targets   236.629630                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.dcache.writebacks::writebacks        78040                       # number of writebacks (Count)
system.cpu22.dcache.writebacks::total           78040                       # number of writebacks (Count)
system.cpu22.dcache.demandMshrHits::cpu22.data       431003                       # number of demand (read+write) MSHR hits (Count)
system.cpu22.dcache.demandMshrHits::total       431003                       # number of demand (read+write) MSHR hits (Count)
system.cpu22.dcache.overallMshrHits::cpu22.data       431003                       # number of overall MSHR hits (Count)
system.cpu22.dcache.overallMshrHits::total       431003                       # number of overall MSHR hits (Count)
system.cpu22.dcache.demandMshrMisses::cpu22.data       172205                       # number of demand (read+write) MSHR misses (Count)
system.cpu22.dcache.demandMshrMisses::total       172205                       # number of demand (read+write) MSHR misses (Count)
system.cpu22.dcache.overallMshrMisses::cpu22.data       172205                       # number of overall MSHR misses (Count)
system.cpu22.dcache.overallMshrMisses::total       172205                       # number of overall MSHR misses (Count)
system.cpu22.dcache.demandMshrMissLatency::cpu22.data  58330423730                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu22.dcache.demandMshrMissLatency::total  58330423730                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu22.dcache.overallMshrMissLatency::cpu22.data  58330423730                       # number of overall MSHR miss ticks (Tick)
system.cpu22.dcache.overallMshrMissLatency::total  58330423730                       # number of overall MSHR miss ticks (Tick)
system.cpu22.dcache.demandMshrMissRate::cpu22.data     0.069796                       # mshr miss ratio for demand accesses (Ratio)
system.cpu22.dcache.demandMshrMissRate::total     0.069796                       # mshr miss ratio for demand accesses (Ratio)
system.cpu22.dcache.overallMshrMissRate::cpu22.data     0.069796                       # mshr miss ratio for overall accesses (Ratio)
system.cpu22.dcache.overallMshrMissRate::total     0.069796                       # mshr miss ratio for overall accesses (Ratio)
system.cpu22.dcache.demandAvgMshrMissLatency::cpu22.data 338726.655614                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.dcache.demandAvgMshrMissLatency::total 338726.655614                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.dcache.overallAvgMshrMissLatency::cpu22.data 338726.655614                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.dcache.overallAvgMshrMissLatency::total 338726.655614                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.dcache.replacements               171079                       # number of replacements (Count)
system.cpu22.dcache.LockedRMWReadReq.hits::cpu22.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu22.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu22.dcache.LockedRMWReadReq.misses::cpu22.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu22.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu22.dcache.LockedRMWReadReq.missLatency::cpu22.data      2243750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu22.dcache.LockedRMWReadReq.missLatency::total      2243750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu22.dcache.LockedRMWReadReq.accesses::cpu22.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu22.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu22.dcache.LockedRMWReadReq.missRate::cpu22.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu22.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu22.dcache.LockedRMWReadReq.avgMissLatency::cpu22.data 53422.619048                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu22.dcache.LockedRMWReadReq.avgMissLatency::total 53422.619048                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu22.dcache.LockedRMWReadReq.mshrMisses::cpu22.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu22.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu22.dcache.LockedRMWReadReq.mshrMissLatency::cpu22.data      4531000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu22.dcache.LockedRMWReadReq.mshrMissLatency::total      4531000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu22.dcache.LockedRMWReadReq.mshrMissRate::cpu22.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu22.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu22.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu22.data 107880.952381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu22.dcache.LockedRMWReadReq.avgMshrMissLatency::total 107880.952381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu22.dcache.LockedRMWWriteReq.hits::cpu22.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu22.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu22.dcache.LockedRMWWriteReq.accesses::cpu22.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu22.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu22.dcache.ReadReq.hits::cpu22.data      1312999                       # number of ReadReq hits (Count)
system.cpu22.dcache.ReadReq.hits::total       1312999                       # number of ReadReq hits (Count)
system.cpu22.dcache.ReadReq.misses::cpu22.data       528962                       # number of ReadReq misses (Count)
system.cpu22.dcache.ReadReq.misses::total       528962                       # number of ReadReq misses (Count)
system.cpu22.dcache.ReadReq.missLatency::cpu22.data 107253779000                       # number of ReadReq miss ticks (Tick)
system.cpu22.dcache.ReadReq.missLatency::total 107253779000                       # number of ReadReq miss ticks (Tick)
system.cpu22.dcache.ReadReq.accesses::cpu22.data      1841961                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu22.dcache.ReadReq.accesses::total      1841961                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu22.dcache.ReadReq.missRate::cpu22.data     0.287173                       # miss rate for ReadReq accesses (Ratio)
system.cpu22.dcache.ReadReq.missRate::total     0.287173                       # miss rate for ReadReq accesses (Ratio)
system.cpu22.dcache.ReadReq.avgMissLatency::cpu22.data 202762.729648                       # average ReadReq miss latency ((Tick/Count))
system.cpu22.dcache.ReadReq.avgMissLatency::total 202762.729648                       # average ReadReq miss latency ((Tick/Count))
system.cpu22.dcache.ReadReq.mshrHits::cpu22.data       431003                       # number of ReadReq MSHR hits (Count)
system.cpu22.dcache.ReadReq.mshrHits::total       431003                       # number of ReadReq MSHR hits (Count)
system.cpu22.dcache.ReadReq.mshrMisses::cpu22.data        97959                       # number of ReadReq MSHR misses (Count)
system.cpu22.dcache.ReadReq.mshrMisses::total        97959                       # number of ReadReq MSHR misses (Count)
system.cpu22.dcache.ReadReq.mshrMissLatency::cpu22.data  35779423750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu22.dcache.ReadReq.mshrMissLatency::total  35779423750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu22.dcache.ReadReq.mshrMissRate::cpu22.data     0.053182                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu22.dcache.ReadReq.mshrMissRate::total     0.053182                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu22.dcache.ReadReq.avgMshrMissLatency::cpu22.data 365248.968956                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu22.dcache.ReadReq.avgMshrMissLatency::total 365248.968956                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu22.dcache.WriteReq.hits::cpu22.data       551069                       # number of WriteReq hits (Count)
system.cpu22.dcache.WriteReq.hits::total       551069                       # number of WriteReq hits (Count)
system.cpu22.dcache.WriteReq.misses::cpu22.data        74246                       # number of WriteReq misses (Count)
system.cpu22.dcache.WriteReq.misses::total        74246                       # number of WriteReq misses (Count)
system.cpu22.dcache.WriteReq.missLatency::cpu22.data  22588122980                       # number of WriteReq miss ticks (Tick)
system.cpu22.dcache.WriteReq.missLatency::total  22588122980                       # number of WriteReq miss ticks (Tick)
system.cpu22.dcache.WriteReq.accesses::cpu22.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu22.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu22.dcache.WriteReq.missRate::cpu22.data     0.118734                       # miss rate for WriteReq accesses (Ratio)
system.cpu22.dcache.WriteReq.missRate::total     0.118734                       # miss rate for WriteReq accesses (Ratio)
system.cpu22.dcache.WriteReq.avgMissLatency::cpu22.data 304233.534197                       # average WriteReq miss latency ((Tick/Count))
system.cpu22.dcache.WriteReq.avgMissLatency::total 304233.534197                       # average WriteReq miss latency ((Tick/Count))
system.cpu22.dcache.WriteReq.mshrMisses::cpu22.data        74246                       # number of WriteReq MSHR misses (Count)
system.cpu22.dcache.WriteReq.mshrMisses::total        74246                       # number of WriteReq MSHR misses (Count)
system.cpu22.dcache.WriteReq.mshrMissLatency::cpu22.data  22550999980                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu22.dcache.WriteReq.mshrMissLatency::total  22550999980                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu22.dcache.WriteReq.mshrMissRate::cpu22.data     0.118734                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu22.dcache.WriteReq.mshrMissRate::total     0.118734                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu22.dcache.WriteReq.avgMshrMissLatency::cpu22.data 303733.534197                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu22.dcache.WriteReq.avgMshrMissLatency::total 303733.534197                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu22.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.dcache.tags.tagsInUse        1010.128012                       # Average ticks per tags in use ((Tick/Count))
system.cpu22.dcache.tags.totalRefs            2036360                       # Total number of references to valid blocks. (Count)
system.cpu22.dcache.tags.sampledRefs           172245                       # Sample count of references to valid blocks. (Count)
system.cpu22.dcache.tags.avgRefs            11.822462                       # Average number of references to valid blocks. ((Count/Count))
system.cpu22.dcache.tags.warmupTick         364550000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu22.dcache.tags.occupancies::cpu22.data  1010.128012                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu22.dcache.tags.avgOccs::cpu22.data     0.986453                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu22.dcache.tags.avgOccs::total      0.986453                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu22.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu22.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu22.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu22.dcache.tags.tagAccesses          5106969                       # Number of tag accesses (Count)
system.cpu22.dcache.tags.dataAccesses         5106969                       # Number of data accesses (Count)
system.cpu22.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.decode.idleCycles                 455889                       # Number of cycles decode is idle (Cycle)
system.cpu22.decode.blockedCycles            96802293                       # Number of cycles decode is blocked (Cycle)
system.cpu22.decode.runCycles                 2465866                       # Number of cycles decode is running (Cycle)
system.cpu22.decode.unblockCycles              400750                       # Number of cycles decode is unblocking (Cycle)
system.cpu22.decode.squashCycles                  164                       # Number of cycles decode is squashing (Cycle)
system.cpu22.decode.branchResolved            1322530                       # Number of times decode resolved a branch (Count)
system.cpu22.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu22.decode.decodedInsts             17550868                       # Number of instructions handled by decode (Count)
system.cpu22.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu22.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu22.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu22.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu22.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu22.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu22.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu22.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu22.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu22.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu22.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu22.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu22.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu22.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.fetch.icacheStallCycles           616442                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu22.fetch.insts                     10148829                       # Number of instructions fetch has processed (Count)
system.cpu22.fetch.branches                   2383513                       # Number of branches that fetch encountered (Count)
system.cpu22.fetch.predictedBranches          1322996                       # Number of branches that fetch has predicted taken (Count)
system.cpu22.fetch.cycles                    99508238                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu22.fetch.squashCycles                   402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu22.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu22.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu22.fetch.cacheLines                  611840                       # Number of cache lines fetched (Count)
system.cpu22.fetch.icacheSquashes                  53                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu22.fetch.nisnDist::samples        100124962                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::mean            0.175328                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::stdev           1.067348                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::0               96951996     96.83%     96.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::1                 322187      0.32%     97.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::2                  73018      0.07%     97.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::3                 194512      0.19%     97.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::4                 964934      0.96%     98.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::5                  36360      0.04%     98.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::6                  49315      0.05%     98.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::7                  95582      0.10%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::8                1437058      1.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.nisnDist::total          100124962                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu22.fetch.branchRate                0.023801                       # Number of branch fetches per cycle (Ratio)
system.cpu22.fetch.rate                      0.101341                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu22.icache.demandHits::cpu22.inst       611766                       # number of demand (read+write) hits (Count)
system.cpu22.icache.demandHits::total          611766                       # number of demand (read+write) hits (Count)
system.cpu22.icache.overallHits::cpu22.inst       611766                       # number of overall hits (Count)
system.cpu22.icache.overallHits::total         611766                       # number of overall hits (Count)
system.cpu22.icache.demandMisses::cpu22.inst           74                       # number of demand (read+write) misses (Count)
system.cpu22.icache.demandMisses::total            74                       # number of demand (read+write) misses (Count)
system.cpu22.icache.overallMisses::cpu22.inst           74                       # number of overall misses (Count)
system.cpu22.icache.overallMisses::total           74                       # number of overall misses (Count)
system.cpu22.icache.demandMissLatency::cpu22.inst      8832250                       # number of demand (read+write) miss ticks (Tick)
system.cpu22.icache.demandMissLatency::total      8832250                       # number of demand (read+write) miss ticks (Tick)
system.cpu22.icache.overallMissLatency::cpu22.inst      8832250                       # number of overall miss ticks (Tick)
system.cpu22.icache.overallMissLatency::total      8832250                       # number of overall miss ticks (Tick)
system.cpu22.icache.demandAccesses::cpu22.inst       611840                       # number of demand (read+write) accesses (Count)
system.cpu22.icache.demandAccesses::total       611840                       # number of demand (read+write) accesses (Count)
system.cpu22.icache.overallAccesses::cpu22.inst       611840                       # number of overall (read+write) accesses (Count)
system.cpu22.icache.overallAccesses::total       611840                       # number of overall (read+write) accesses (Count)
system.cpu22.icache.demandMissRate::cpu22.inst     0.000121                       # miss rate for demand accesses (Ratio)
system.cpu22.icache.demandMissRate::total     0.000121                       # miss rate for demand accesses (Ratio)
system.cpu22.icache.overallMissRate::cpu22.inst     0.000121                       # miss rate for overall accesses (Ratio)
system.cpu22.icache.overallMissRate::total     0.000121                       # miss rate for overall accesses (Ratio)
system.cpu22.icache.demandAvgMissLatency::cpu22.inst 119354.729730                       # average overall miss latency in ticks ((Tick/Count))
system.cpu22.icache.demandAvgMissLatency::total 119354.729730                       # average overall miss latency in ticks ((Tick/Count))
system.cpu22.icache.overallAvgMissLatency::cpu22.inst 119354.729730                       # average overall miss latency ((Tick/Count))
system.cpu22.icache.overallAvgMissLatency::total 119354.729730                       # average overall miss latency ((Tick/Count))
system.cpu22.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu22.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu22.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu22.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu22.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.icache.demandMshrHits::cpu22.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu22.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu22.icache.overallMshrHits::cpu22.inst           14                       # number of overall MSHR hits (Count)
system.cpu22.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu22.icache.demandMshrMisses::cpu22.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu22.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu22.icache.overallMshrMisses::cpu22.inst           60                       # number of overall MSHR misses (Count)
system.cpu22.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu22.icache.demandMshrMissLatency::cpu22.inst      7648250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu22.icache.demandMshrMissLatency::total      7648250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu22.icache.overallMshrMissLatency::cpu22.inst      7648250                       # number of overall MSHR miss ticks (Tick)
system.cpu22.icache.overallMshrMissLatency::total      7648250                       # number of overall MSHR miss ticks (Tick)
system.cpu22.icache.demandMshrMissRate::cpu22.inst     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu22.icache.demandMshrMissRate::total     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu22.icache.overallMshrMissRate::cpu22.inst     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu22.icache.overallMshrMissRate::total     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu22.icache.demandAvgMshrMissLatency::cpu22.inst 127470.833333                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.icache.demandAvgMshrMissLatency::total 127470.833333                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.icache.overallAvgMshrMissLatency::cpu22.inst 127470.833333                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.icache.overallAvgMshrMissLatency::total 127470.833333                       # average overall mshr miss latency ((Tick/Count))
system.cpu22.icache.replacements                    0                       # number of replacements (Count)
system.cpu22.icache.ReadReq.hits::cpu22.inst       611766                       # number of ReadReq hits (Count)
system.cpu22.icache.ReadReq.hits::total        611766                       # number of ReadReq hits (Count)
system.cpu22.icache.ReadReq.misses::cpu22.inst           74                       # number of ReadReq misses (Count)
system.cpu22.icache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu22.icache.ReadReq.missLatency::cpu22.inst      8832250                       # number of ReadReq miss ticks (Tick)
system.cpu22.icache.ReadReq.missLatency::total      8832250                       # number of ReadReq miss ticks (Tick)
system.cpu22.icache.ReadReq.accesses::cpu22.inst       611840                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu22.icache.ReadReq.accesses::total       611840                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu22.icache.ReadReq.missRate::cpu22.inst     0.000121                       # miss rate for ReadReq accesses (Ratio)
system.cpu22.icache.ReadReq.missRate::total     0.000121                       # miss rate for ReadReq accesses (Ratio)
system.cpu22.icache.ReadReq.avgMissLatency::cpu22.inst 119354.729730                       # average ReadReq miss latency ((Tick/Count))
system.cpu22.icache.ReadReq.avgMissLatency::total 119354.729730                       # average ReadReq miss latency ((Tick/Count))
system.cpu22.icache.ReadReq.mshrHits::cpu22.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu22.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu22.icache.ReadReq.mshrMisses::cpu22.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu22.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu22.icache.ReadReq.mshrMissLatency::cpu22.inst      7648250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu22.icache.ReadReq.mshrMissLatency::total      7648250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu22.icache.ReadReq.mshrMissRate::cpu22.inst     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu22.icache.ReadReq.mshrMissRate::total     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu22.icache.ReadReq.avgMshrMissLatency::cpu22.inst 127470.833333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu22.icache.ReadReq.avgMshrMissLatency::total 127470.833333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu22.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.icache.tags.tagsInUse          55.651212                       # Average ticks per tags in use ((Tick/Count))
system.cpu22.icache.tags.totalRefs             611826                       # Total number of references to valid blocks. (Count)
system.cpu22.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu22.icache.tags.avgRefs         10197.100000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu22.icache.tags.warmupTick         364531000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu22.icache.tags.occupancies::cpu22.inst    55.651212                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu22.icache.tags.avgOccs::cpu22.inst     0.108694                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu22.icache.tags.avgOccs::total      0.108694                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu22.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu22.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu22.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu22.icache.tags.tagAccesses          1223740                       # Number of tag accesses (Count)
system.cpu22.icache.tags.dataAccesses         1223740                       # Number of data accesses (Count)
system.cpu22.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu22.iew.squashCycles                     164                       # Number of cycles IEW is squashing (Cycle)
system.cpu22.iew.blockCycles                  1966391                       # Number of cycles IEW is blocking (Cycle)
system.cpu22.iew.unblockCycles               10659249                       # Number of cycles IEW is unblocking (Cycle)
system.cpu22.iew.dispatchedInsts             17549530                       # Number of instructions dispatched to IQ (Count)
system.cpu22.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu22.iew.dispLoadInsts                1842241                       # Number of dispatched load instructions (Count)
system.cpu22.iew.dispStoreInsts                625774                       # Number of dispatched store instructions (Count)
system.cpu22.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu22.iew.iqFullEvents                    4707                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu22.iew.lsqFullEvents               10643798                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu22.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu22.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu22.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu22.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu22.iew.instsToCommit               17546278                       # Cumulative count of insts sent to commit (Count)
system.cpu22.iew.writebackCount              17546184                       # Cumulative count of insts written-back (Count)
system.cpu22.iew.producerInst                12828122                       # Number of instructions producing a value (Count)
system.cpu22.iew.consumerInst                17606260                       # Number of instructions consuming a value (Count)
system.cpu22.iew.wbRate                      0.175207                       # Insts written-back per cycle ((Count/Cycle))
system.cpu22.iew.wbFanout                    0.728611                       # Average fanout of values written-back ((Count/Count))
system.cpu22.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu22.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu22.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu22.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu22.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu22.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu22.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu22.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu22.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu22.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu22.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu22.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu22.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu22.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu22.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu22.lsq0.squashedLoads                  1551                       # Number of loads squashed (Count)
system.cpu22.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu22.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu22.lsq0.squashedStores                  416                       # Number of stores squashed (Count)
system.cpu22.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu22.lsq0.blockedByCache                29685                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu22.lsq0.loadToUse::samples          1840682                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::mean          249.682068                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::stdev         591.698926                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::0-9              1297052     70.47%     70.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::10-19               4710      0.26%     70.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::20-29              13889      0.75%     71.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::30-39              18622      1.01%     72.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::40-49              11659      0.63%     73.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::50-59               6891      0.37%     73.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::60-69               8501      0.46%     73.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::70-79               8562      0.47%     74.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::80-89               5811      0.32%     74.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::90-99               6239      0.34%     75.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::100-109             6843      0.37%     75.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::110-119             5441      0.30%     75.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::120-129             5273      0.29%     76.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::130-139             6095      0.33%     76.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::140-149             5215      0.28%     76.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::150-159             4145      0.23%     76.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::160-169             3694      0.20%     77.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::170-179             3421      0.19%     77.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::180-189             2917      0.16%     77.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::190-199             3562      0.19%     77.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::200-209             4044      0.22%     77.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::210-219             3393      0.18%     78.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::220-229             3086      0.17%     78.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::230-239             3118      0.17%     78.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::240-249             2888      0.16%     78.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::250-259             2616      0.14%     78.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::260-269             2955      0.16%     78.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::270-279             3099      0.17%     78.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::280-289             3358      0.18%     79.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::290-299             3648      0.20%     79.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::overflows         379935     20.64%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::max_value           7301                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.lsq0.loadToUse::total            1840682                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu22.mmu.dtb.rdAccesses               1842059                       # TLB accesses on read requests (Count)
system.cpu22.mmu.dtb.wrAccesses                625504                       # TLB accesses on write requests (Count)
system.cpu22.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu22.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu22.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu22.mmu.itb.wrAccesses                611852                       # TLB accesses on write requests (Count)
system.cpu22.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu22.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu22.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu22.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu22.power_state.ticksClkGated::mean  10918482250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu22.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu22.power_state.ticksClkGated::min_value  10918482250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu22.power_state.ticksClkGated::max_value  10918482250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu22.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu22.power_state.pwrStateResidencyTicks::ON  25400823250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.power_state.pwrStateResidencyTicks::CLK_GATED  10918482250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.rename.squashCycles                  164                       # Number of cycles rename is squashing (Cycle)
system.cpu22.rename.idleCycles                 583979                       # Number of cycles rename is idle (Cycle)
system.cpu22.rename.blockCycles              18008024                       # Number of cycles rename is blocking (Cycle)
system.cpu22.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu22.rename.runCycles                 2717202                       # Number of cycles rename is running (Cycle)
system.cpu22.rename.unblockCycles            78815314                       # Number of cycles rename is unblocking (Cycle)
system.cpu22.rename.renamedInsts             17550278                       # Number of instructions processed by rename (Count)
system.cpu22.rename.ROBFullEvents               67380                       # Number of times rename has blocked due to ROB full (Count)
system.cpu22.rename.IQFullEvents              4035684                       # Number of times rename has blocked due to IQ full (Count)
system.cpu22.rename.LQFullEvents              1187247                       # Number of times rename has blocked due to LQ full (Count)
system.cpu22.rename.SQFullEvents             77376432                       # Number of times rename has blocked due to SQ full (Count)
system.cpu22.rename.renamedOperands          32005132                       # Number of destination operands rename has renamed (Count)
system.cpu22.rename.lookups                  59005684                       # Number of register rename lookups that rename has made (Count)
system.cpu22.rename.intLookups               16524387                       # Number of integer rename lookups (Count)
system.cpu22.rename.fpLookups                 3187939                       # Number of floating rename lookups (Count)
system.cpu22.rename.committedMaps            31977946                       # Number of HB maps that are committed (Count)
system.cpu22.rename.undoneMaps                  27057                       # Number of HB maps that are undone due to squashing (Count)
system.cpu22.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu22.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu22.rename.skidInsts                 2122960                       # count of insts added to the skid buffer (Count)
system.cpu22.rob.reads                      117417298                       # The number of ROB reads (Count)
system.cpu22.rob.writes                      35097538                       # The number of ROB writes (Count)
system.cpu22.thread_0.numInsts               10138065                       # Number of Instructions committed (Count)
system.cpu22.thread_0.numOps                 17534489                       # Number of Ops committed (Count)
system.cpu22.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu23.numCycles                      100135946                       # Number of cpu cycles simulated (Cycle)
system.cpu23.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu23.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu23.instsAdded                      18473317                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu23.nonSpecInstsAdded                    185                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu23.instsIssued                     18559441                       # Number of instructions issued (Count)
system.cpu23.squashedInstsIssued                   75                       # Number of squashed instructions issued (Count)
system.cpu23.squashedInstsExamined              15352                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu23.squashedOperandsExamined           16280                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu23.squashedNonSpecRemoved                56                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu23.numIssuedDist::samples         100113920                       # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::mean             0.185383                       # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::stdev            0.957954                       # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::0                95351305     95.24%     95.24% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::1                  968534      0.97%     96.21% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::2                  773231      0.77%     96.98% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::3                  509392      0.51%     97.49% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::4                  224442      0.22%     97.72% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::5                 1041081      1.04%     98.76% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::6                  312268      0.31%     99.07% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::7                  929848      0.93%    100.00% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::8                    3819      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu23.numIssuedDist::total           100113920                       # Number of insts issued each cycle (Count)
system.cpu23.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::IntAlu                  2164      6.13%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::IntMult                    0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::IntDiv                     0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatAdd                   0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatCmp                   0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatCvt                   0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatMult                  0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatMultAcc               0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatDiv                   0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatMisc                  0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatSqrt                  0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdAdd                    0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdAddAcc                 0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdAlu                    0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdCmp                    0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdCvt                    0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdMisc                   0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdMult                   0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdMultAcc                0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdShift                  0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdShiftAcc               0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdDiv                    0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdSqrt                   0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatAdd           14749     41.80%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatAlu               0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatCmp               0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatCvt               0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatDiv               0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatMisc              0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatMult              0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatMultAcc            0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatSqrt              0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdReduceAdd              0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdReduceAlu              0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdReduceCmp              0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdAes                    0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdAesMix                 0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdSha1Hash               0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdSha1Hash2              0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdSha256Hash             0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdSha256Hash2            0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdShaSigma2              0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdShaSigma3              0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::SimdPredAlu                0      0.00%     47.93% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::MemRead                  153      0.43%     48.36% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::MemWrite                  30      0.09%     48.45% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatMemRead           11307     32.04%     80.49% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::FloatMemWrite           6885     19.51%    100.00% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu23.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu23.statIssuedInstType_0::No_OpClass          141      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::IntAlu     15113403     81.43%     81.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::IntMult           18      0.00%     81.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::IntDiv          204      0.00%     81.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatAdd       281302      1.52%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatCmp            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatCvt            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatMult            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatDiv            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatMisc            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatSqrt            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdAdd            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdAlu            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdCmp            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdCvt            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdMisc            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdMult            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdShift            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdDiv            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdSqrt            0      0.00%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatAdd       281250      1.52%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatMult       250001      1.35%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdAes            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdAesMix            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::MemRead      1137934      6.13%     91.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::MemWrite        31761      0.17%     92.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatMemRead       869663      4.69%     96.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::FloatMemWrite       593764      3.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu23.statIssuedInstType_0::total     18559441                       # Number of instructions issued per FU type, per thread (Count)
system.cpu23.issueRate                       0.185342                       # Inst issue rate ((Count/Cycle))
system.cpu23.fuBusy                             35288                       # FU busy when requested (Count)
system.cpu23.fuBusyRate                      0.001901                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu23.intInstQueueReads              131683220                       # Number of integer instruction queue reads (Count)
system.cpu23.intInstQueueWrites              15800761                       # Number of integer instruction queue writes (Count)
system.cpu23.intInstQueueWakeupAccesses      15782259                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu23.fpInstQueueReads                 5584945                       # Number of floating instruction queue reads (Count)
system.cpu23.fpInstQueueWrites                2688096                       # Number of floating instruction queue writes (Count)
system.cpu23.fpInstQueueWakeupAccesses        2687598                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu23.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu23.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu23.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu23.intAluAccesses                  15785645                       # Number of integer alu accesses (Count)
system.cpu23.fpAluAccesses                    2808943                       # Number of floating point alu accesses (Count)
system.cpu23.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu23.numInsts                        18559147                       # Number of executed instructions (Count)
system.cpu23.numLoadInsts                     2007552                       # Number of load instructions executed (Count)
system.cpu23.numSquashedInsts                     294                       # Number of squashed instructions skipped in execute (Count)
system.cpu23.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu23.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu23.numRefs                          2633053                       # Number of memory reference insts executed (Count)
system.cpu23.numBranches                      2535841                       # Number of branches executed (Count)
system.cpu23.numStoreInsts                     625501                       # Number of stores executed (Count)
system.cpu23.numRate                         0.185340                       # Inst execution rate ((Count/Cycle))
system.cpu23.timesIdled                            80                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu23.idleCycles                         22026                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu23.quiesceCycles                    1465923                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu23.committedInsts                  10676832                       # Number of Instructions Simulated (Count)
system.cpu23.committedOps                    18458083                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu23.cpi                             9.378807                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu23.totalCpi                        9.378807                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu23.ipc                             0.106623                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu23.totalIpc                        0.106623                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu23.intRegfileReads                 17542560                       # Number of integer regfile reads (Count)
system.cpu23.intRegfileWrites                 9543104                       # Number of integer regfile writes (Count)
system.cpu23.fpRegfileReads                   3187544                       # Number of floating regfile reads (Count)
system.cpu23.fpRegfileWrites                  2093837                       # Number of floating regfile writes (Count)
system.cpu23.ccRegfileReads                  12678097                       # number of cc regfile reads (Count)
system.cpu23.ccRegfileWrites                  7869221                       # number of cc regfile writes (Count)
system.cpu23.miscRegfileReads                 7955710                       # number of misc regfile reads (Count)
system.cpu23.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu23.MemDepUnit__0.insertedLoads      1919268                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__0.insertedStores       625815                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__0.conflictingLoads        31847                       # Number of conflicting loads. (Count)
system.cpu23.MemDepUnit__0.conflictingStores        31517                       # Number of conflicting stores. (Count)
system.cpu23.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu23.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu23.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu23.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu23.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu23.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu23.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu23.branchPred.lookups               2537496                       # Number of BP lookups (Count)
system.cpu23.branchPred.condPredicted         2536545                       # Number of conditional branches predicted (Count)
system.cpu23.branchPred.condIncorrect             186                       # Number of conditional branches incorrect (Count)
system.cpu23.branchPred.BTBLookups            1399842                       # Number of BTB lookups (Count)
system.cpu23.branchPred.BTBHits               1399745                       # Number of BTB hits (Count)
system.cpu23.branchPred.BTBHitRatio          0.999931                       # BTB Hit Ratio (Ratio)
system.cpu23.branchPred.RASUsed                   207                       # Number of times the RAS was used to get a target. (Count)
system.cpu23.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu23.branchPred.indirectLookups           295                       # Number of indirect predictor lookups. (Count)
system.cpu23.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu23.branchPred.indirectMisses            259                       # Number of indirect misses. (Count)
system.cpu23.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu23.commit.commitSquashedInsts         13678                       # The number of squashed insts skipped by commit (Count)
system.cpu23.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu23.commit.branchMispredicts             148                       # The number of times a branch was mispredicted (Count)
system.cpu23.commit.numCommittedDist::samples    100112080                       # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::mean     0.184374                       # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::stdev     0.988998                       # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::0      95712401     95.61%     95.61% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::1       1015538      1.01%     96.62% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::2        170744      0.17%     96.79% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::3        616924      0.62%     97.41% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::4        417154      0.42%     97.82% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::5        927910      0.93%     98.75% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::6         74313      0.07%     98.82% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::7        920527      0.92%     99.74% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::8        256569      0.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu23.commit.numCommittedDist::total    100112080                       # Number of insts commited each cycle (Count)
system.cpu23.commit.instsCommitted           10676832                       # Number of instructions committed (Count)
system.cpu23.commit.opsCommitted             18458083                       # Number of ops (including micro ops) committed (Count)
system.cpu23.commit.memRefs                   2543012                       # Number of memory references committed (Count)
system.cpu23.commit.loads                     1917650                       # Number of loads committed (Count)
system.cpu23.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu23.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu23.commit.branches                  2534352                       # Number of branches committed (Count)
system.cpu23.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu23.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu23.commit.integer                  16009834                       # Number of committed integer instructions. (Count)
system.cpu23.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu23.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::IntAlu     15102305     81.82%     81.82% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::IntMult           18      0.00%     81.82% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::IntDiv          198      0.00%     81.82% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatAdd       281260      1.52%     83.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatCmp            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatCvt            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatMult            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatDiv            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatMisc            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatSqrt            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdAdd            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdAlu            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdCmp            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdCvt            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdMisc            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdMult            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdShift            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdDiv            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdSqrt            0      0.00%     83.34% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatAdd       281250      1.52%     84.87% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.87% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.87% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.87% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.87% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.87% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatMult       250000      1.35%     86.22% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.22% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.22% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.22% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.22% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.22% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.22% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.22% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdAes            0      0.00%     86.22% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdAesMix            0      0.00%     86.22% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.22% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.22% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.22% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.22% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.22% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.22% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.22% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::MemRead      1136382      6.16%     92.38% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::MemWrite        31604      0.17%     92.55% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatMemRead       781268      4.23%     96.78% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::FloatMemWrite       593758      3.22%    100.00% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu23.commit.committedInstType_0::total     18458083                       # Class of committed instruction (Count)
system.cpu23.commit.commitEligibleSamples       256569                       # number cycles where commit BW limit reached (Cycle)
system.cpu23.dcache.demandHits::cpu23.data      1928847                       # number of demand (read+write) hits (Count)
system.cpu23.dcache.demandHits::total         1928847                       # number of demand (read+write) hits (Count)
system.cpu23.dcache.overallHits::cpu23.data      1928847                       # number of overall hits (Count)
system.cpu23.dcache.overallHits::total        1928847                       # number of overall hits (Count)
system.cpu23.dcache.demandMisses::cpu23.data       615374                       # number of demand (read+write) misses (Count)
system.cpu23.dcache.demandMisses::total        615374                       # number of demand (read+write) misses (Count)
system.cpu23.dcache.overallMisses::cpu23.data       615374                       # number of overall misses (Count)
system.cpu23.dcache.overallMisses::total       615374                       # number of overall misses (Count)
system.cpu23.dcache.demandMissLatency::cpu23.data 135154214462                       # number of demand (read+write) miss ticks (Tick)
system.cpu23.dcache.demandMissLatency::total 135154214462                       # number of demand (read+write) miss ticks (Tick)
system.cpu23.dcache.overallMissLatency::cpu23.data 135154214462                       # number of overall miss ticks (Tick)
system.cpu23.dcache.overallMissLatency::total 135154214462                       # number of overall miss ticks (Tick)
system.cpu23.dcache.demandAccesses::cpu23.data      2544221                       # number of demand (read+write) accesses (Count)
system.cpu23.dcache.demandAccesses::total      2544221                       # number of demand (read+write) accesses (Count)
system.cpu23.dcache.overallAccesses::cpu23.data      2544221                       # number of overall (read+write) accesses (Count)
system.cpu23.dcache.overallAccesses::total      2544221                       # number of overall (read+write) accesses (Count)
system.cpu23.dcache.demandMissRate::cpu23.data     0.241871                       # miss rate for demand accesses (Ratio)
system.cpu23.dcache.demandMissRate::total     0.241871                       # miss rate for demand accesses (Ratio)
system.cpu23.dcache.overallMissRate::cpu23.data     0.241871                       # miss rate for overall accesses (Ratio)
system.cpu23.dcache.overallMissRate::total     0.241871                       # miss rate for overall accesses (Ratio)
system.cpu23.dcache.demandAvgMissLatency::cpu23.data 219629.387108                       # average overall miss latency in ticks ((Tick/Count))
system.cpu23.dcache.demandAvgMissLatency::total 219629.387108                       # average overall miss latency in ticks ((Tick/Count))
system.cpu23.dcache.overallAvgMissLatency::cpu23.data 219629.387108                       # average overall miss latency ((Tick/Count))
system.cpu23.dcache.overallAvgMissLatency::total 219629.387108                       # average overall miss latency ((Tick/Count))
system.cpu23.dcache.blockedCycles::no_mshrs     20597919                       # number of cycles access was blocked (Cycle)
system.cpu23.dcache.blockedCycles::no_targets         5626                       # number of cycles access was blocked (Cycle)
system.cpu23.dcache.blockedCauses::no_mshrs        53940                       # number of times access was blocked (Count)
system.cpu23.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu23.dcache.avgBlocked::no_mshrs   381.867241                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.dcache.avgBlocked::no_targets   216.384615                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.dcache.writebacks::writebacks        78040                       # number of writebacks (Count)
system.cpu23.dcache.writebacks::total           78040                       # number of writebacks (Count)
system.cpu23.dcache.demandMshrHits::cpu23.data       443164                       # number of demand (read+write) MSHR hits (Count)
system.cpu23.dcache.demandMshrHits::total       443164                       # number of demand (read+write) MSHR hits (Count)
system.cpu23.dcache.overallMshrHits::cpu23.data       443164                       # number of overall MSHR hits (Count)
system.cpu23.dcache.overallMshrHits::total       443164                       # number of overall MSHR hits (Count)
system.cpu23.dcache.demandMshrMisses::cpu23.data       172210                       # number of demand (read+write) MSHR misses (Count)
system.cpu23.dcache.demandMshrMisses::total       172210                       # number of demand (read+write) MSHR misses (Count)
system.cpu23.dcache.overallMshrMisses::cpu23.data       172210                       # number of overall MSHR misses (Count)
system.cpu23.dcache.overallMshrMisses::total       172210                       # number of overall MSHR misses (Count)
system.cpu23.dcache.demandMshrMissLatency::cpu23.data  58396425712                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu23.dcache.demandMshrMissLatency::total  58396425712                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu23.dcache.overallMshrMissLatency::cpu23.data  58396425712                       # number of overall MSHR miss ticks (Tick)
system.cpu23.dcache.overallMshrMissLatency::total  58396425712                       # number of overall MSHR miss ticks (Tick)
system.cpu23.dcache.demandMshrMissRate::cpu23.data     0.067687                       # mshr miss ratio for demand accesses (Ratio)
system.cpu23.dcache.demandMshrMissRate::total     0.067687                       # mshr miss ratio for demand accesses (Ratio)
system.cpu23.dcache.overallMshrMissRate::cpu23.data     0.067687                       # mshr miss ratio for overall accesses (Ratio)
system.cpu23.dcache.overallMshrMissRate::total     0.067687                       # mshr miss ratio for overall accesses (Ratio)
system.cpu23.dcache.demandAvgMshrMissLatency::cpu23.data 339100.085431                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.dcache.demandAvgMshrMissLatency::total 339100.085431                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.dcache.overallAvgMshrMissLatency::cpu23.data 339100.085431                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.dcache.overallAvgMshrMissLatency::total 339100.085431                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.dcache.replacements               171081                       # number of replacements (Count)
system.cpu23.dcache.LockedRMWReadReq.hits::cpu23.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu23.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu23.dcache.LockedRMWReadReq.misses::cpu23.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu23.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu23.dcache.LockedRMWReadReq.missLatency::cpu23.data      2019250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu23.dcache.LockedRMWReadReq.missLatency::total      2019250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu23.dcache.LockedRMWReadReq.accesses::cpu23.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu23.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu23.dcache.LockedRMWReadReq.missRate::cpu23.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu23.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu23.dcache.LockedRMWReadReq.avgMissLatency::cpu23.data 48077.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu23.dcache.LockedRMWReadReq.avgMissLatency::total 48077.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu23.dcache.LockedRMWReadReq.mshrMisses::cpu23.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu23.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu23.dcache.LockedRMWReadReq.mshrMissLatency::cpu23.data      4096500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu23.dcache.LockedRMWReadReq.mshrMissLatency::total      4096500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu23.dcache.LockedRMWReadReq.mshrMissRate::cpu23.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu23.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu23.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu23.data 97535.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu23.dcache.LockedRMWReadReq.avgMshrMissLatency::total 97535.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu23.dcache.LockedRMWWriteReq.hits::cpu23.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu23.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu23.dcache.LockedRMWWriteReq.accesses::cpu23.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu23.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu23.dcache.ReadReq.hits::cpu23.data      1377777                       # number of ReadReq hits (Count)
system.cpu23.dcache.ReadReq.hits::total       1377777                       # number of ReadReq hits (Count)
system.cpu23.dcache.ReadReq.misses::cpu23.data       541125                       # number of ReadReq misses (Count)
system.cpu23.dcache.ReadReq.misses::total       541125                       # number of ReadReq misses (Count)
system.cpu23.dcache.ReadReq.missLatency::cpu23.data 112892639750                       # number of ReadReq miss ticks (Tick)
system.cpu23.dcache.ReadReq.missLatency::total 112892639750                       # number of ReadReq miss ticks (Tick)
system.cpu23.dcache.ReadReq.accesses::cpu23.data      1918902                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu23.dcache.ReadReq.accesses::total      1918902                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu23.dcache.ReadReq.missRate::cpu23.data     0.281997                       # miss rate for ReadReq accesses (Ratio)
system.cpu23.dcache.ReadReq.missRate::total     0.281997                       # miss rate for ReadReq accesses (Ratio)
system.cpu23.dcache.ReadReq.avgMissLatency::cpu23.data 208625.806884                       # average ReadReq miss latency ((Tick/Count))
system.cpu23.dcache.ReadReq.avgMissLatency::total 208625.806884                       # average ReadReq miss latency ((Tick/Count))
system.cpu23.dcache.ReadReq.mshrHits::cpu23.data       443164                       # number of ReadReq MSHR hits (Count)
system.cpu23.dcache.ReadReq.mshrHits::total       443164                       # number of ReadReq MSHR hits (Count)
system.cpu23.dcache.ReadReq.mshrMisses::cpu23.data        97961                       # number of ReadReq MSHR misses (Count)
system.cpu23.dcache.ReadReq.mshrMisses::total        97961                       # number of ReadReq MSHR misses (Count)
system.cpu23.dcache.ReadReq.mshrMissLatency::cpu23.data  36171975500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu23.dcache.ReadReq.mshrMissLatency::total  36171975500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu23.dcache.ReadReq.mshrMissRate::cpu23.data     0.051051                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu23.dcache.ReadReq.mshrMissRate::total     0.051051                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu23.dcache.ReadReq.avgMshrMissLatency::cpu23.data 369248.736742                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu23.dcache.ReadReq.avgMshrMissLatency::total 369248.736742                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu23.dcache.WriteReq.hits::cpu23.data       551070                       # number of WriteReq hits (Count)
system.cpu23.dcache.WriteReq.hits::total       551070                       # number of WriteReq hits (Count)
system.cpu23.dcache.WriteReq.misses::cpu23.data        74249                       # number of WriteReq misses (Count)
system.cpu23.dcache.WriteReq.misses::total        74249                       # number of WriteReq misses (Count)
system.cpu23.dcache.WriteReq.missLatency::cpu23.data  22261574712                       # number of WriteReq miss ticks (Tick)
system.cpu23.dcache.WriteReq.missLatency::total  22261574712                       # number of WriteReq miss ticks (Tick)
system.cpu23.dcache.WriteReq.accesses::cpu23.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu23.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu23.dcache.WriteReq.missRate::cpu23.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu23.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu23.dcache.WriteReq.avgMissLatency::cpu23.data 299823.226064                       # average WriteReq miss latency ((Tick/Count))
system.cpu23.dcache.WriteReq.avgMissLatency::total 299823.226064                       # average WriteReq miss latency ((Tick/Count))
system.cpu23.dcache.WriteReq.mshrMisses::cpu23.data        74249                       # number of WriteReq MSHR misses (Count)
system.cpu23.dcache.WriteReq.mshrMisses::total        74249                       # number of WriteReq MSHR misses (Count)
system.cpu23.dcache.WriteReq.mshrMissLatency::cpu23.data  22224450212                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu23.dcache.WriteReq.mshrMissLatency::total  22224450212                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu23.dcache.WriteReq.mshrMissRate::cpu23.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu23.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu23.dcache.WriteReq.avgMshrMissLatency::cpu23.data 299323.226064                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu23.dcache.WriteReq.avgMshrMissLatency::total 299323.226064                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu23.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.dcache.tags.tagsInUse        1009.992277                       # Average ticks per tags in use ((Tick/Count))
system.cpu23.dcache.tags.totalRefs            2101145                       # Total number of references to valid blocks. (Count)
system.cpu23.dcache.tags.sampledRefs           172248                       # Sample count of references to valid blocks. (Count)
system.cpu23.dcache.tags.avgRefs            12.198371                       # Average number of references to valid blocks. ((Count/Count))
system.cpu23.dcache.tags.warmupTick         366567000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu23.dcache.tags.occupancies::cpu23.data  1009.992277                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu23.dcache.tags.avgOccs::cpu23.data     0.986321                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu23.dcache.tags.avgOccs::total      0.986321                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu23.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu23.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu23.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu23.dcache.tags.tagAccesses          5260862                       # Number of tag accesses (Count)
system.cpu23.dcache.tags.dataAccesses         5260862                       # Number of data accesses (Count)
system.cpu23.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.decode.idleCycles                 615115                       # Number of cycles decode is idle (Cycle)
system.cpu23.decode.blockedCycles            96397050                       # Number of cycles decode is blocked (Cycle)
system.cpu23.decode.runCycles                 2704258                       # Number of cycles decode is running (Cycle)
system.cpu23.decode.unblockCycles              397323                       # Number of cycles decode is unblocking (Cycle)
system.cpu23.decode.squashCycles                  174                       # Number of cycles decode is squashing (Cycle)
system.cpu23.decode.branchResolved            1399514                       # Number of times decode resolved a branch (Count)
system.cpu23.decode.branchMispred                  40                       # Number of times decode detected a branch misprediction (Count)
system.cpu23.decode.decodedInsts             18475060                       # Number of instructions handled by decode (Count)
system.cpu23.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu23.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu23.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu23.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu23.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu23.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu23.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu23.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu23.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu23.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu23.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu23.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu23.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu23.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.fetch.icacheStallCycles           777215                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu23.fetch.insts                     10687970                       # Number of instructions fetch has processed (Count)
system.cpu23.fetch.branches                   2537496                       # Number of branches that fetch encountered (Count)
system.cpu23.fetch.predictedBranches          1399988                       # Number of branches that fetch has predicted taken (Count)
system.cpu23.fetch.cycles                    99336412                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu23.fetch.squashCycles                   424                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu23.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu23.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu23.fetch.cacheLines                  773622                       # Number of cache lines fetched (Count)
system.cpu23.fetch.icacheSquashes                  53                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu23.fetch.nisnDist::samples        100113920                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::mean            0.184579                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::stdev           1.092552                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::0               96709506     96.60%     96.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::1                 403621      0.40%     97.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::2                  73437      0.07%     97.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::3                 271458      0.27%     97.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::4                 957980      0.96%     98.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::5                  33753      0.03%     98.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::6                  46859      0.05%     98.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::7                 106183      0.11%     98.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::8                1511123      1.51%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.nisnDist::total          100113920                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu23.fetch.branchRate                0.025341                       # Number of branch fetches per cycle (Ratio)
system.cpu23.fetch.rate                      0.106735                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu23.icache.demandHits::cpu23.inst       773542                       # number of demand (read+write) hits (Count)
system.cpu23.icache.demandHits::total          773542                       # number of demand (read+write) hits (Count)
system.cpu23.icache.overallHits::cpu23.inst       773542                       # number of overall hits (Count)
system.cpu23.icache.overallHits::total         773542                       # number of overall hits (Count)
system.cpu23.icache.demandMisses::cpu23.inst           80                       # number of demand (read+write) misses (Count)
system.cpu23.icache.demandMisses::total            80                       # number of demand (read+write) misses (Count)
system.cpu23.icache.overallMisses::cpu23.inst           80                       # number of overall misses (Count)
system.cpu23.icache.overallMisses::total           80                       # number of overall misses (Count)
system.cpu23.icache.demandMissLatency::cpu23.inst      9393250                       # number of demand (read+write) miss ticks (Tick)
system.cpu23.icache.demandMissLatency::total      9393250                       # number of demand (read+write) miss ticks (Tick)
system.cpu23.icache.overallMissLatency::cpu23.inst      9393250                       # number of overall miss ticks (Tick)
system.cpu23.icache.overallMissLatency::total      9393250                       # number of overall miss ticks (Tick)
system.cpu23.icache.demandAccesses::cpu23.inst       773622                       # number of demand (read+write) accesses (Count)
system.cpu23.icache.demandAccesses::total       773622                       # number of demand (read+write) accesses (Count)
system.cpu23.icache.overallAccesses::cpu23.inst       773622                       # number of overall (read+write) accesses (Count)
system.cpu23.icache.overallAccesses::total       773622                       # number of overall (read+write) accesses (Count)
system.cpu23.icache.demandMissRate::cpu23.inst     0.000103                       # miss rate for demand accesses (Ratio)
system.cpu23.icache.demandMissRate::total     0.000103                       # miss rate for demand accesses (Ratio)
system.cpu23.icache.overallMissRate::cpu23.inst     0.000103                       # miss rate for overall accesses (Ratio)
system.cpu23.icache.overallMissRate::total     0.000103                       # miss rate for overall accesses (Ratio)
system.cpu23.icache.demandAvgMissLatency::cpu23.inst 117415.625000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu23.icache.demandAvgMissLatency::total 117415.625000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu23.icache.overallAvgMissLatency::cpu23.inst 117415.625000                       # average overall miss latency ((Tick/Count))
system.cpu23.icache.overallAvgMissLatency::total 117415.625000                       # average overall miss latency ((Tick/Count))
system.cpu23.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu23.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu23.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu23.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu23.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.icache.demandMshrHits::cpu23.inst           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu23.icache.demandMshrHits::total           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu23.icache.overallMshrHits::cpu23.inst           17                       # number of overall MSHR hits (Count)
system.cpu23.icache.overallMshrHits::total           17                       # number of overall MSHR hits (Count)
system.cpu23.icache.demandMshrMisses::cpu23.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu23.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu23.icache.overallMshrMisses::cpu23.inst           63                       # number of overall MSHR misses (Count)
system.cpu23.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu23.icache.demandMshrMissLatency::cpu23.inst      7940500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu23.icache.demandMshrMissLatency::total      7940500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu23.icache.overallMshrMissLatency::cpu23.inst      7940500                       # number of overall MSHR miss ticks (Tick)
system.cpu23.icache.overallMshrMissLatency::total      7940500                       # number of overall MSHR miss ticks (Tick)
system.cpu23.icache.demandMshrMissRate::cpu23.inst     0.000081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu23.icache.demandMshrMissRate::total     0.000081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu23.icache.overallMshrMissRate::cpu23.inst     0.000081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu23.icache.overallMshrMissRate::total     0.000081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu23.icache.demandAvgMshrMissLatency::cpu23.inst 126039.682540                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.icache.demandAvgMshrMissLatency::total 126039.682540                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.icache.overallAvgMshrMissLatency::cpu23.inst 126039.682540                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.icache.overallAvgMshrMissLatency::total 126039.682540                       # average overall mshr miss latency ((Tick/Count))
system.cpu23.icache.replacements                    0                       # number of replacements (Count)
system.cpu23.icache.ReadReq.hits::cpu23.inst       773542                       # number of ReadReq hits (Count)
system.cpu23.icache.ReadReq.hits::total        773542                       # number of ReadReq hits (Count)
system.cpu23.icache.ReadReq.misses::cpu23.inst           80                       # number of ReadReq misses (Count)
system.cpu23.icache.ReadReq.misses::total           80                       # number of ReadReq misses (Count)
system.cpu23.icache.ReadReq.missLatency::cpu23.inst      9393250                       # number of ReadReq miss ticks (Tick)
system.cpu23.icache.ReadReq.missLatency::total      9393250                       # number of ReadReq miss ticks (Tick)
system.cpu23.icache.ReadReq.accesses::cpu23.inst       773622                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu23.icache.ReadReq.accesses::total       773622                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu23.icache.ReadReq.missRate::cpu23.inst     0.000103                       # miss rate for ReadReq accesses (Ratio)
system.cpu23.icache.ReadReq.missRate::total     0.000103                       # miss rate for ReadReq accesses (Ratio)
system.cpu23.icache.ReadReq.avgMissLatency::cpu23.inst 117415.625000                       # average ReadReq miss latency ((Tick/Count))
system.cpu23.icache.ReadReq.avgMissLatency::total 117415.625000                       # average ReadReq miss latency ((Tick/Count))
system.cpu23.icache.ReadReq.mshrHits::cpu23.inst           17                       # number of ReadReq MSHR hits (Count)
system.cpu23.icache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu23.icache.ReadReq.mshrMisses::cpu23.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu23.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu23.icache.ReadReq.mshrMissLatency::cpu23.inst      7940500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu23.icache.ReadReq.mshrMissLatency::total      7940500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu23.icache.ReadReq.mshrMissRate::cpu23.inst     0.000081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu23.icache.ReadReq.mshrMissRate::total     0.000081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu23.icache.ReadReq.avgMshrMissLatency::cpu23.inst 126039.682540                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu23.icache.ReadReq.avgMshrMissLatency::total 126039.682540                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu23.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.icache.tags.tagsInUse          58.350092                       # Average ticks per tags in use ((Tick/Count))
system.cpu23.icache.tags.totalRefs             773605                       # Total number of references to valid blocks. (Count)
system.cpu23.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu23.icache.tags.avgRefs         12279.444444                       # Average number of references to valid blocks. ((Count/Count))
system.cpu23.icache.tags.warmupTick         366548000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu23.icache.tags.occupancies::cpu23.inst    58.350092                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu23.icache.tags.avgOccs::cpu23.inst     0.113965                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu23.icache.tags.avgOccs::total      0.113965                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu23.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu23.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu23.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu23.icache.tags.tagAccesses          1547307                       # Number of tag accesses (Count)
system.cpu23.icache.tags.dataAccesses         1547307                       # Number of data accesses (Count)
system.cpu23.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu23.iew.squashCycles                     174                       # Number of cycles IEW is squashing (Cycle)
system.cpu23.iew.blockCycles                  2547150                       # Number of cycles IEW is blocking (Cycle)
system.cpu23.iew.unblockCycles               10657872                       # Number of cycles IEW is unblocking (Cycle)
system.cpu23.iew.dispatchedInsts             18473502                       # Number of instructions dispatched to IQ (Count)
system.cpu23.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu23.iew.dispLoadInsts                1919268                       # Number of dispatched load instructions (Count)
system.cpu23.iew.dispStoreInsts                625815                       # Number of dispatched store instructions (Count)
system.cpu23.iew.dispNonSpecInsts                  62                       # Number of dispatched non-speculative instructions (Count)
system.cpu23.iew.iqFullEvents                    4879                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu23.iew.lsqFullEvents               10641623                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu23.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu23.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu23.iew.predictedNotTakenIncorrect          125                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu23.iew.branchMispredicts                266                       # Number of branch mispredicts detected at execute (Count)
system.cpu23.iew.instsToCommit               18469954                       # Cumulative count of insts sent to commit (Count)
system.cpu23.iew.writebackCount              18469857                       # Cumulative count of insts written-back (Count)
system.cpu23.iew.producerInst                13534018                       # Number of instructions producing a value (Count)
system.cpu23.iew.consumerInst                18470773                       # Number of instructions consuming a value (Count)
system.cpu23.iew.wbRate                      0.184448                       # Insts written-back per cycle ((Count/Cycle))
system.cpu23.iew.wbFanout                    0.732726                       # Average fanout of values written-back ((Count/Count))
system.cpu23.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu23.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu23.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu23.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu23.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu23.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu23.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu23.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu23.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu23.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu23.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu23.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu23.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu23.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu23.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu23.lsq0.squashedLoads                  1610                       # Number of loads squashed (Count)
system.cpu23.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu23.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu23.lsq0.squashedStores                  453                       # Number of stores squashed (Count)
system.cpu23.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu23.lsq0.blockedByCache                34631                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu23.lsq0.loadToUse::samples          1917650                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::mean          257.770869                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::stdev         614.022466                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::0-9              1361784     71.01%     71.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::10-19               4755      0.25%     71.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::20-29              13607      0.71%     71.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::30-39              17763      0.93%     72.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::40-49              10710      0.56%     73.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::50-59               6407      0.33%     73.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::60-69               8068      0.42%     74.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::70-79               8112      0.42%     74.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::80-89               5563      0.29%     74.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::90-99               6119      0.32%     75.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::100-109             6345      0.33%     75.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::110-119             5148      0.27%     75.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::120-129             4763      0.25%     76.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::130-139             5507      0.29%     76.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::140-149             5094      0.27%     76.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::150-159             3986      0.21%     76.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::160-169             3678      0.19%     77.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::170-179             3550      0.19%     77.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::180-189             3177      0.17%     77.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::190-199             3494      0.18%     77.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::200-209             3743      0.20%     77.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::210-219             3213      0.17%     77.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::220-229             3171      0.17%     78.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::230-239             3376      0.18%     78.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::240-249             3045      0.16%     78.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::250-259             2766      0.14%     78.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::260-269             3092      0.16%     78.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::270-279             3299      0.17%     78.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::280-289             3117      0.16%     79.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::290-299             3395      0.18%     79.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::overflows         397803     20.74%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::max_value           7139                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.lsq0.loadToUse::total            1917650                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu23.mmu.dtb.rdAccesses               1919000                       # TLB accesses on read requests (Count)
system.cpu23.mmu.dtb.wrAccesses                625501                       # TLB accesses on write requests (Count)
system.cpu23.mmu.dtb.rdMisses                    1702                       # TLB misses on read requests (Count)
system.cpu23.mmu.dtb.wrMisses                    1184                       # TLB misses on write requests (Count)
system.cpu23.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu23.mmu.itb.wrAccesses                773634                       # TLB accesses on write requests (Count)
system.cpu23.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu23.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu23.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu23.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu23.power_state.ticksClkGated::mean  10918838250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu23.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu23.power_state.ticksClkGated::min_value  10918838250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu23.power_state.ticksClkGated::max_value  10918838250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu23.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu23.power_state.pwrStateResidencyTicks::ON  25400467250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.power_state.pwrStateResidencyTicks::CLK_GATED  10918838250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.rename.squashCycles                  174                       # Number of cycles rename is squashing (Cycle)
system.cpu23.rename.idleCycles                 742249                       # Number of cycles rename is idle (Cycle)
system.cpu23.rename.blockCycles              18739228                       # Number of cycles rename is blocking (Cycle)
system.cpu23.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu23.rename.runCycles                 2952558                       # Number of cycles rename is running (Cycle)
system.cpu23.rename.unblockCycles            77679432                       # Number of cycles rename is unblocking (Cycle)
system.cpu23.rename.renamedInsts             18474356                       # Number of instructions processed by rename (Count)
system.cpu23.rename.ROBFullEvents               67746                       # Number of times rename has blocked due to ROB full (Count)
system.cpu23.rename.IQFullEvents              3894731                       # Number of times rename has blocked due to IQ full (Count)
system.cpu23.rename.LQFullEvents              1311841                       # Number of times rename has blocked due to LQ full (Count)
system.cpu23.rename.SQFullEvents             76106556                       # Number of times rename has blocked due to SQ full (Count)
system.cpu23.rename.renamedOperands          33853094                       # Number of destination operands rename has renamed (Count)
system.cpu23.rename.lookups                  62239719                       # Number of register rename lookups that rename has made (Count)
system.cpu23.rename.intLookups               17371667                       # Number of integer rename lookups (Count)
system.cpu23.rename.fpLookups                 3187894                       # Number of floating rename lookups (Count)
system.cpu23.rename.committedMaps            33825125                       # Number of HB maps that are committed (Count)
system.cpu23.rename.undoneMaps                  27840                       # Number of HB maps that are undone due to squashing (Count)
system.cpu23.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu23.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu23.rename.skidInsts                 2096036                       # count of insts added to the skid buffer (Count)
system.cpu23.rob.reads                      118326986                       # The number of ROB reads (Count)
system.cpu23.rob.writes                      36945550                       # The number of ROB writes (Count)
system.cpu23.thread_0.numInsts               10676832                       # Number of Instructions committed (Count)
system.cpu23.thread_0.numOps                 18458083                       # Number of Ops committed (Count)
system.cpu23.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu24.numCycles                      100129798                       # Number of cpu cycles simulated (Cycle)
system.cpu24.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu24.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu24.instsAdded                      19413142                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu24.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu24.instsIssued                     19478816                       # Number of instructions issued (Count)
system.cpu24.squashedInstsIssued                   79                       # Number of squashed instructions issued (Count)
system.cpu24.squashedInstsExamined              14753                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu24.squashedOperandsExamined           14583                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu24.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu24.numIssuedDist::samples         100109690                       # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::mean             0.194575                       # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::stdev            0.974836                       # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::0                95017435     94.91%     94.91% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::1                 1055128      1.05%     95.97% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::2                  870245      0.87%     96.84% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::3                  594325      0.59%     97.43% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::4                  220636      0.22%     97.65% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::5                 1026383      1.03%     98.68% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::6                  396821      0.40%     99.07% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::7                  924898      0.92%    100.00% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::8                    3819      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu24.numIssuedDist::total           100109690                       # Number of insts issued each cycle (Count)
system.cpu24.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::IntAlu                  2176      7.22%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::IntMult                    0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::IntDiv                     0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatAdd                   0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatCmp                   0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatCvt                   0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatMult                  0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatMultAcc               0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatDiv                   0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatMisc                  0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatSqrt                  0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdAdd                    0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdAddAcc                 0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdAlu                    0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdCmp                    0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdCvt                    0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdMisc                   0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdMult                   0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdMultAcc                0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdShift                  0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdShiftAcc               0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdDiv                    0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdSqrt                   0      0.00%      7.22% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatAdd           14125     46.87%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatAlu               0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatCmp               0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatCvt               0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatDiv               0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatMisc              0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatMult              0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatMultAcc            0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatSqrt              0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdReduceAdd              0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdReduceAlu              0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdReduceCmp              0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatReduceAdd            0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdFloatReduceCmp            0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdAes                    0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdAesMix                 0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdSha1Hash               0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdSha1Hash2              0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdSha256Hash             0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdSha256Hash2            0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdShaSigma2              0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdShaSigma3              0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::SimdPredAlu                0      0.00%     54.10% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::MemRead                  170      0.56%     54.66% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::MemWrite                  34      0.11%     54.77% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatMemRead            6901     22.90%     77.67% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::FloatMemWrite           6728     22.33%    100.00% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu24.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu24.statIssuedInstType_0::No_OpClass          140      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::IntAlu     15975215     82.01%     82.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::IntMult           18      0.00%     82.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::IntDiv          204      0.00%     82.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatAdd       281299      1.44%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatCmp            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatCvt            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatMult            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatDiv            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatMisc            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatSqrt            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdAdd            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdAlu            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdCmp            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdCvt            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdMisc            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdMult            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdShift            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdDiv            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdSqrt            0      0.00%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatAdd       281250      1.44%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatMult       250001      1.28%     86.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdAes            0      0.00%     86.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdAesMix            0      0.00%     86.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::MemRead      1216287      6.24%     92.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::MemWrite        31752      0.16%     92.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatMemRead       848885      4.36%     96.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::FloatMemWrite       593765      3.05%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu24.statIssuedInstType_0::total     19478816                       # Number of instructions issued per FU type, per thread (Count)
system.cpu24.issueRate                       0.194536                       # Inst issue rate ((Count/Cycle))
system.cpu24.fuBusy                             30134                       # FU busy when requested (Count)
system.cpu24.fuBusyRate                      0.001547                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu24.intInstQueueReads              133559334                       # Number of integer instruction queue reads (Count)
system.cpu24.intInstQueueWrites              16739971                       # Number of integer instruction queue writes (Count)
system.cpu24.intInstQueueWakeupAccesses      16722446                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu24.fpInstQueueReads                 5538201                       # Number of floating instruction queue reads (Count)
system.cpu24.fpInstQueueWrites                2688102                       # Number of floating instruction queue writes (Count)
system.cpu24.fpInstQueueWakeupAccesses        2687605                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu24.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu24.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu24.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu24.intAluAccesses                  16725833                       # Number of integer alu accesses (Count)
system.cpu24.fpAluAccesses                    2782977                       # Number of floating point alu accesses (Count)
system.cpu24.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu24.numInsts                        19478551                       # Number of executed instructions (Count)
system.cpu24.numLoadInsts                     2065132                       # Number of load instructions executed (Count)
system.cpu24.numSquashedInsts                     265                       # Number of squashed instructions skipped in execute (Count)
system.cpu24.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu24.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu24.numRefs                          2690626                       # Number of memory reference insts executed (Count)
system.cpu24.numBranches                      2692582                       # Number of branches executed (Count)
system.cpu24.numStoreInsts                     625494                       # Number of stores executed (Count)
system.cpu24.numRate                         0.194533                       # Inst execution rate ((Count/Cycle))
system.cpu24.timesIdled                            76                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu24.idleCycles                         20108                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu24.quiesceCycles                    1472763                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu24.committedInsts                  11225403                       # Number of Instructions Simulated (Count)
system.cpu24.committedOps                    19398497                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu24.cpi                             8.919929                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu24.totalCpi                        8.919929                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu24.ipc                             0.112109                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu24.totalIpc                        0.112109                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu24.intRegfileReads                 18362943                       # Number of integer regfile reads (Count)
system.cpu24.intRegfileWrites                10091424                       # Number of integer regfile writes (Count)
system.cpu24.fpRegfileReads                   3187553                       # Number of floating regfile reads (Count)
system.cpu24.fpRegfileWrites                  2093844                       # Number of floating regfile writes (Count)
system.cpu24.ccRegfileReads                  13461873                       # number of cc regfile reads (Count)
system.cpu24.ccRegfileWrites                  8339491                       # number of cc regfile writes (Count)
system.cpu24.miscRegfileReads                 8326704                       # number of misc regfile reads (Count)
system.cpu24.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu24.MemDepUnit__0.insertedLoads      1997538                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__0.insertedStores       625749                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__0.conflictingLoads        31830                       # Number of conflicting loads. (Count)
system.cpu24.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu24.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu24.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu24.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu24.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu24.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu24.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu24.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu24.branchPred.lookups               2694134                       # Number of BP lookups (Count)
system.cpu24.branchPred.condPredicted         2693218                       # Number of conditional branches predicted (Count)
system.cpu24.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu24.branchPred.BTBLookups            1478144                       # Number of BTB lookups (Count)
system.cpu24.branchPred.BTBHits               1478077                       # Number of BTB hits (Count)
system.cpu24.branchPred.BTBHitRatio          0.999955                       # BTB Hit Ratio (Ratio)
system.cpu24.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu24.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu24.branchPred.indirectLookups           295                       # Number of indirect predictor lookups. (Count)
system.cpu24.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu24.branchPred.indirectMisses            259                       # Number of indirect misses. (Count)
system.cpu24.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu24.commit.commitSquashedInsts         13079                       # The number of squashed insts skipped by commit (Count)
system.cpu24.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu24.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu24.commit.numCommittedDist::samples    100107949                       # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::mean     0.193776                       # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::stdev     1.000404                       # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::0      95292640     95.19%     95.19% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::1       1191888      1.19%     96.38% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::2        178066      0.18%     96.56% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::3        780710      0.78%     97.34% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::4        493648      0.49%     97.83% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::5        923934      0.92%     98.75% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::6         72446      0.07%     98.83% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::7        917527      0.92%     99.74% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::8        257090      0.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu24.commit.numCommittedDist::total    100107949                       # Number of insts commited each cycle (Count)
system.cpu24.commit.instsCommitted           11225403                       # Number of instructions committed (Count)
system.cpu24.commit.opsCommitted             19398497                       # Number of ops (including micro ops) committed (Count)
system.cpu24.commit.memRefs                   2621374                       # Number of memory references committed (Count)
system.cpu24.commit.loads                     1996016                       # Number of loads committed (Count)
system.cpu24.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu24.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu24.commit.branches                  2691090                       # Number of branches committed (Count)
system.cpu24.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu24.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu24.commit.integer                  16871880                       # Number of committed integer instructions. (Count)
system.cpu24.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu24.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::IntAlu     15964356     82.30%     82.30% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::IntMult           18      0.00%     82.30% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::IntDiv          198      0.00%     82.30% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatAdd       281260      1.45%     83.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatCmp            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatCvt            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatMult            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatDiv            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatMisc            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatSqrt            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdAdd            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdAlu            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdCmp            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdCvt            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdMisc            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdMult            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdShift            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdDiv            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdSqrt            0      0.00%     83.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatAdd       281250      1.45%     85.20% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.20% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.20% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.20% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.20% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.20% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatMult       250000      1.29%     86.49% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.49% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.49% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.49% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.49% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.49% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.49% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.49% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdAes            0      0.00%     86.49% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdAesMix            0      0.00%     86.49% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.49% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.49% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.49% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.49% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.49% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.49% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.49% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::MemRead      1214748      6.26%     92.75% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::MemWrite        31600      0.16%     92.91% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatMemRead       781268      4.03%     96.94% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::FloatMemWrite       593758      3.06%    100.00% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu24.commit.committedInstType_0::total     19398497                       # Class of committed instruction (Count)
system.cpu24.commit.commitEligibleSamples       257090                       # number cycles where commit BW limit reached (Cycle)
system.cpu24.dcache.demandHits::cpu24.data      2005729                       # number of demand (read+write) hits (Count)
system.cpu24.dcache.demandHits::total         2005729                       # number of demand (read+write) hits (Count)
system.cpu24.dcache.overallHits::cpu24.data      2005729                       # number of overall hits (Count)
system.cpu24.dcache.overallHits::total        2005729                       # number of overall hits (Count)
system.cpu24.dcache.demandMisses::cpu24.data       616839                       # number of demand (read+write) misses (Count)
system.cpu24.dcache.demandMisses::total        616839                       # number of demand (read+write) misses (Count)
system.cpu24.dcache.overallMisses::cpu24.data       616839                       # number of overall misses (Count)
system.cpu24.dcache.overallMisses::total       616839                       # number of overall misses (Count)
system.cpu24.dcache.demandMissLatency::cpu24.data 125559477982                       # number of demand (read+write) miss ticks (Tick)
system.cpu24.dcache.demandMissLatency::total 125559477982                       # number of demand (read+write) miss ticks (Tick)
system.cpu24.dcache.overallMissLatency::cpu24.data 125559477982                       # number of overall miss ticks (Tick)
system.cpu24.dcache.overallMissLatency::total 125559477982                       # number of overall miss ticks (Tick)
system.cpu24.dcache.demandAccesses::cpu24.data      2622568                       # number of demand (read+write) accesses (Count)
system.cpu24.dcache.demandAccesses::total      2622568                       # number of demand (read+write) accesses (Count)
system.cpu24.dcache.overallAccesses::cpu24.data      2622568                       # number of overall (read+write) accesses (Count)
system.cpu24.dcache.overallAccesses::total      2622568                       # number of overall (read+write) accesses (Count)
system.cpu24.dcache.demandMissRate::cpu24.data     0.235204                       # miss rate for demand accesses (Ratio)
system.cpu24.dcache.demandMissRate::total     0.235204                       # miss rate for demand accesses (Ratio)
system.cpu24.dcache.overallMissRate::cpu24.data     0.235204                       # miss rate for overall accesses (Ratio)
system.cpu24.dcache.overallMissRate::total     0.235204                       # miss rate for overall accesses (Ratio)
system.cpu24.dcache.demandAvgMissLatency::cpu24.data 203553.079462                       # average overall miss latency in ticks ((Tick/Count))
system.cpu24.dcache.demandAvgMissLatency::total 203553.079462                       # average overall miss latency in ticks ((Tick/Count))
system.cpu24.dcache.overallAvgMissLatency::cpu24.data 203553.079462                       # average overall miss latency ((Tick/Count))
system.cpu24.dcache.overallAvgMissLatency::total 203553.079462                       # average overall miss latency ((Tick/Count))
system.cpu24.dcache.blockedCycles::no_mshrs     18759904                       # number of cycles access was blocked (Cycle)
system.cpu24.dcache.blockedCycles::no_targets         4541                       # number of cycles access was blocked (Cycle)
system.cpu24.dcache.blockedCauses::no_mshrs        51387                       # number of times access was blocked (Count)
system.cpu24.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu24.dcache.avgBlocked::no_mshrs   365.071010                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.dcache.avgBlocked::no_targets   174.653846                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.dcache.writebacks::writebacks        78040                       # number of writebacks (Count)
system.cpu24.dcache.writebacks::total           78040                       # number of writebacks (Count)
system.cpu24.dcache.demandMshrHits::cpu24.data       444605                       # number of demand (read+write) MSHR hits (Count)
system.cpu24.dcache.demandMshrHits::total       444605                       # number of demand (read+write) MSHR hits (Count)
system.cpu24.dcache.overallMshrHits::cpu24.data       444605                       # number of overall MSHR hits (Count)
system.cpu24.dcache.overallMshrHits::total       444605                       # number of overall MSHR hits (Count)
system.cpu24.dcache.demandMshrMisses::cpu24.data       172234                       # number of demand (read+write) MSHR misses (Count)
system.cpu24.dcache.demandMshrMisses::total       172234                       # number of demand (read+write) MSHR misses (Count)
system.cpu24.dcache.overallMshrMisses::cpu24.data       172234                       # number of overall MSHR misses (Count)
system.cpu24.dcache.overallMshrMisses::total       172234                       # number of overall MSHR misses (Count)
system.cpu24.dcache.demandMshrMissLatency::cpu24.data  57557247732                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu24.dcache.demandMshrMissLatency::total  57557247732                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu24.dcache.overallMshrMissLatency::cpu24.data  57557247732                       # number of overall MSHR miss ticks (Tick)
system.cpu24.dcache.overallMshrMissLatency::total  57557247732                       # number of overall MSHR miss ticks (Tick)
system.cpu24.dcache.demandMshrMissRate::cpu24.data     0.065674                       # mshr miss ratio for demand accesses (Ratio)
system.cpu24.dcache.demandMshrMissRate::total     0.065674                       # mshr miss ratio for demand accesses (Ratio)
system.cpu24.dcache.overallMshrMissRate::cpu24.data     0.065674                       # mshr miss ratio for overall accesses (Ratio)
system.cpu24.dcache.overallMshrMissRate::total     0.065674                       # mshr miss ratio for overall accesses (Ratio)
system.cpu24.dcache.demandAvgMshrMissLatency::cpu24.data 334180.520292                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.dcache.demandAvgMshrMissLatency::total 334180.520292                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.dcache.overallAvgMshrMissLatency::cpu24.data 334180.520292                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.dcache.overallAvgMshrMissLatency::total 334180.520292                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.dcache.replacements               171084                       # number of replacements (Count)
system.cpu24.dcache.LockedRMWReadReq.hits::cpu24.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu24.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu24.dcache.LockedRMWReadReq.misses::cpu24.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu24.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu24.dcache.LockedRMWReadReq.missLatency::cpu24.data      2920750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu24.dcache.LockedRMWReadReq.missLatency::total      2920750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu24.dcache.LockedRMWReadReq.accesses::cpu24.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu24.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu24.dcache.LockedRMWReadReq.missRate::cpu24.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu24.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu24.dcache.LockedRMWReadReq.avgMissLatency::cpu24.data 69541.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu24.dcache.LockedRMWReadReq.avgMissLatency::total 69541.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu24.dcache.LockedRMWReadReq.mshrMisses::cpu24.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu24.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu24.dcache.LockedRMWReadReq.mshrMissLatency::cpu24.data      6027001                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu24.dcache.LockedRMWReadReq.mshrMissLatency::total      6027001                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu24.dcache.LockedRMWReadReq.mshrMissRate::cpu24.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu24.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu24.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu24.data 143500.023810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu24.dcache.LockedRMWReadReq.avgMshrMissLatency::total 143500.023810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu24.dcache.LockedRMWWriteReq.hits::cpu24.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu24.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu24.dcache.LockedRMWWriteReq.accesses::cpu24.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu24.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu24.dcache.ReadReq.hits::cpu24.data      1454680                       # number of ReadReq hits (Count)
system.cpu24.dcache.ReadReq.hits::total       1454680                       # number of ReadReq hits (Count)
system.cpu24.dcache.ReadReq.misses::cpu24.data       542573                       # number of ReadReq misses (Count)
system.cpu24.dcache.ReadReq.misses::total       542573                       # number of ReadReq misses (Count)
system.cpu24.dcache.ReadReq.missLatency::cpu24.data 103310286500                       # number of ReadReq miss ticks (Tick)
system.cpu24.dcache.ReadReq.missLatency::total 103310286500                       # number of ReadReq miss ticks (Tick)
system.cpu24.dcache.ReadReq.accesses::cpu24.data      1997253                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu24.dcache.ReadReq.accesses::total      1997253                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu24.dcache.ReadReq.missRate::cpu24.data     0.271660                       # miss rate for ReadReq accesses (Ratio)
system.cpu24.dcache.ReadReq.missRate::total     0.271660                       # miss rate for ReadReq accesses (Ratio)
system.cpu24.dcache.ReadReq.avgMissLatency::cpu24.data 190408.086101                       # average ReadReq miss latency ((Tick/Count))
system.cpu24.dcache.ReadReq.avgMissLatency::total 190408.086101                       # average ReadReq miss latency ((Tick/Count))
system.cpu24.dcache.ReadReq.mshrHits::cpu24.data       444605                       # number of ReadReq MSHR hits (Count)
system.cpu24.dcache.ReadReq.mshrHits::total       444605                       # number of ReadReq MSHR hits (Count)
system.cpu24.dcache.ReadReq.mshrMisses::cpu24.data        97968                       # number of ReadReq MSHR misses (Count)
system.cpu24.dcache.ReadReq.mshrMisses::total        97968                       # number of ReadReq MSHR misses (Count)
system.cpu24.dcache.ReadReq.mshrMissLatency::cpu24.data  35345189250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu24.dcache.ReadReq.mshrMissLatency::total  35345189250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu24.dcache.ReadReq.mshrMissRate::cpu24.data     0.049051                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu24.dcache.ReadReq.mshrMissRate::total     0.049051                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu24.dcache.ReadReq.avgMshrMissLatency::cpu24.data 360783.003123                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu24.dcache.ReadReq.avgMshrMissLatency::total 360783.003123                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu24.dcache.WriteReq.hits::cpu24.data       551049                       # number of WriteReq hits (Count)
system.cpu24.dcache.WriteReq.hits::total       551049                       # number of WriteReq hits (Count)
system.cpu24.dcache.WriteReq.misses::cpu24.data        74266                       # number of WriteReq misses (Count)
system.cpu24.dcache.WriteReq.misses::total        74266                       # number of WriteReq misses (Count)
system.cpu24.dcache.WriteReq.missLatency::cpu24.data  22249191482                       # number of WriteReq miss ticks (Tick)
system.cpu24.dcache.WriteReq.missLatency::total  22249191482                       # number of WriteReq miss ticks (Tick)
system.cpu24.dcache.WriteReq.accesses::cpu24.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu24.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu24.dcache.WriteReq.missRate::cpu24.data     0.118766                       # miss rate for WriteReq accesses (Ratio)
system.cpu24.dcache.WriteReq.missRate::total     0.118766                       # miss rate for WriteReq accesses (Ratio)
system.cpu24.dcache.WriteReq.avgMissLatency::cpu24.data 299587.852880                       # average WriteReq miss latency ((Tick/Count))
system.cpu24.dcache.WriteReq.avgMissLatency::total 299587.852880                       # average WriteReq miss latency ((Tick/Count))
system.cpu24.dcache.WriteReq.mshrMisses::cpu24.data        74266                       # number of WriteReq MSHR misses (Count)
system.cpu24.dcache.WriteReq.mshrMisses::total        74266                       # number of WriteReq MSHR misses (Count)
system.cpu24.dcache.WriteReq.mshrMissLatency::cpu24.data  22212058482                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu24.dcache.WriteReq.mshrMissLatency::total  22212058482                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu24.dcache.WriteReq.mshrMissRate::cpu24.data     0.118766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu24.dcache.WriteReq.mshrMissRate::total     0.118766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu24.dcache.WriteReq.avgMshrMissLatency::cpu24.data 299087.852880                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu24.dcache.WriteReq.avgMshrMissLatency::total 299087.852880                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu24.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.dcache.tags.tagsInUse        1010.187484                       # Average ticks per tags in use ((Tick/Count))
system.cpu24.dcache.tags.totalRefs            2178053                       # Total number of references to valid blocks. (Count)
system.cpu24.dcache.tags.sampledRefs           172254                       # Sample count of references to valid blocks. (Count)
system.cpu24.dcache.tags.avgRefs            12.644426                       # Average number of references to valid blocks. ((Count/Count))
system.cpu24.dcache.tags.warmupTick         368277000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu24.dcache.tags.occupancies::cpu24.data  1010.187484                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu24.dcache.tags.avgOccs::cpu24.data     0.986511                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu24.dcache.tags.avgOccs::total      0.986511                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu24.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu24.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu24.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu24.dcache.tags.tagAccesses          5417562                       # Number of tag accesses (Count)
system.cpu24.dcache.tags.dataAccesses         5417562                       # Number of data accesses (Count)
system.cpu24.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.decode.idleCycles                 778389                       # Number of cycles decode is idle (Cycle)
system.cpu24.decode.blockedCycles            95990887                       # Number of cycles decode is blocked (Cycle)
system.cpu24.decode.runCycles                 2948065                       # Number of cycles decode is running (Cycle)
system.cpu24.decode.unblockCycles              392186                       # Number of cycles decode is unblocking (Cycle)
system.cpu24.decode.squashCycles                  163                       # Number of cycles decode is squashing (Cycle)
system.cpu24.decode.branchResolved            1477856                       # Number of times decode resolved a branch (Count)
system.cpu24.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu24.decode.decodedInsts             19414646                       # Number of instructions handled by decode (Count)
system.cpu24.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu24.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu24.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu24.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu24.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu24.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu24.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu24.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu24.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu24.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu24.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu24.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu24.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu24.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.fetch.icacheStallCycles           942993                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu24.fetch.insts                     11236014                       # Number of instructions fetch has processed (Count)
system.cpu24.fetch.branches                   2694134                       # Number of branches that fetch encountered (Count)
system.cpu24.fetch.predictedBranches          1478311                       # Number of branches that fetch has predicted taken (Count)
system.cpu24.fetch.cycles                    99166416                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu24.fetch.squashCycles                   400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu24.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu24.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu24.fetch.cacheLines                  938194                       # Number of cache lines fetched (Count)
system.cpu24.fetch.icacheSquashes                  55                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu24.fetch.nisnDist::samples        100109690                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::mean            0.193971                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::stdev           1.116985                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::0               96465684     96.36%     96.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::1                 486400      0.49%     96.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::2                  73062      0.07%     96.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::3                 353673      0.35%     97.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::4                 954728      0.95%     98.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::5                  35386      0.04%     98.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::6                  47332      0.05%     98.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::7                 102409      0.10%     98.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::8                1591016      1.59%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.nisnDist::total          100109690                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu24.fetch.branchRate                0.026906                       # Number of branch fetches per cycle (Ratio)
system.cpu24.fetch.rate                      0.112214                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu24.icache.demandHits::cpu24.inst       938118                       # number of demand (read+write) hits (Count)
system.cpu24.icache.demandHits::total          938118                       # number of demand (read+write) hits (Count)
system.cpu24.icache.overallHits::cpu24.inst       938118                       # number of overall hits (Count)
system.cpu24.icache.overallHits::total         938118                       # number of overall hits (Count)
system.cpu24.icache.demandMisses::cpu24.inst           76                       # number of demand (read+write) misses (Count)
system.cpu24.icache.demandMisses::total            76                       # number of demand (read+write) misses (Count)
system.cpu24.icache.overallMisses::cpu24.inst           76                       # number of overall misses (Count)
system.cpu24.icache.overallMisses::total           76                       # number of overall misses (Count)
system.cpu24.icache.demandMissLatency::cpu24.inst      9348500                       # number of demand (read+write) miss ticks (Tick)
system.cpu24.icache.demandMissLatency::total      9348500                       # number of demand (read+write) miss ticks (Tick)
system.cpu24.icache.overallMissLatency::cpu24.inst      9348500                       # number of overall miss ticks (Tick)
system.cpu24.icache.overallMissLatency::total      9348500                       # number of overall miss ticks (Tick)
system.cpu24.icache.demandAccesses::cpu24.inst       938194                       # number of demand (read+write) accesses (Count)
system.cpu24.icache.demandAccesses::total       938194                       # number of demand (read+write) accesses (Count)
system.cpu24.icache.overallAccesses::cpu24.inst       938194                       # number of overall (read+write) accesses (Count)
system.cpu24.icache.overallAccesses::total       938194                       # number of overall (read+write) accesses (Count)
system.cpu24.icache.demandMissRate::cpu24.inst     0.000081                       # miss rate for demand accesses (Ratio)
system.cpu24.icache.demandMissRate::total     0.000081                       # miss rate for demand accesses (Ratio)
system.cpu24.icache.overallMissRate::cpu24.inst     0.000081                       # miss rate for overall accesses (Ratio)
system.cpu24.icache.overallMissRate::total     0.000081                       # miss rate for overall accesses (Ratio)
system.cpu24.icache.demandAvgMissLatency::cpu24.inst 123006.578947                       # average overall miss latency in ticks ((Tick/Count))
system.cpu24.icache.demandAvgMissLatency::total 123006.578947                       # average overall miss latency in ticks ((Tick/Count))
system.cpu24.icache.overallAvgMissLatency::cpu24.inst 123006.578947                       # average overall miss latency ((Tick/Count))
system.cpu24.icache.overallAvgMissLatency::total 123006.578947                       # average overall miss latency ((Tick/Count))
system.cpu24.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu24.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu24.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu24.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu24.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.icache.demandMshrHits::cpu24.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu24.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu24.icache.overallMshrHits::cpu24.inst           16                       # number of overall MSHR hits (Count)
system.cpu24.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu24.icache.demandMshrMisses::cpu24.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu24.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu24.icache.overallMshrMisses::cpu24.inst           60                       # number of overall MSHR misses (Count)
system.cpu24.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu24.icache.demandMshrMissLatency::cpu24.inst      8110500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu24.icache.demandMshrMissLatency::total      8110500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu24.icache.overallMshrMissLatency::cpu24.inst      8110500                       # number of overall MSHR miss ticks (Tick)
system.cpu24.icache.overallMshrMissLatency::total      8110500                       # number of overall MSHR miss ticks (Tick)
system.cpu24.icache.demandMshrMissRate::cpu24.inst     0.000064                       # mshr miss ratio for demand accesses (Ratio)
system.cpu24.icache.demandMshrMissRate::total     0.000064                       # mshr miss ratio for demand accesses (Ratio)
system.cpu24.icache.overallMshrMissRate::cpu24.inst     0.000064                       # mshr miss ratio for overall accesses (Ratio)
system.cpu24.icache.overallMshrMissRate::total     0.000064                       # mshr miss ratio for overall accesses (Ratio)
system.cpu24.icache.demandAvgMshrMissLatency::cpu24.inst       135175                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.icache.demandAvgMshrMissLatency::total       135175                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.icache.overallAvgMshrMissLatency::cpu24.inst       135175                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.icache.overallAvgMshrMissLatency::total       135175                       # average overall mshr miss latency ((Tick/Count))
system.cpu24.icache.replacements                    0                       # number of replacements (Count)
system.cpu24.icache.ReadReq.hits::cpu24.inst       938118                       # number of ReadReq hits (Count)
system.cpu24.icache.ReadReq.hits::total        938118                       # number of ReadReq hits (Count)
system.cpu24.icache.ReadReq.misses::cpu24.inst           76                       # number of ReadReq misses (Count)
system.cpu24.icache.ReadReq.misses::total           76                       # number of ReadReq misses (Count)
system.cpu24.icache.ReadReq.missLatency::cpu24.inst      9348500                       # number of ReadReq miss ticks (Tick)
system.cpu24.icache.ReadReq.missLatency::total      9348500                       # number of ReadReq miss ticks (Tick)
system.cpu24.icache.ReadReq.accesses::cpu24.inst       938194                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu24.icache.ReadReq.accesses::total       938194                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu24.icache.ReadReq.missRate::cpu24.inst     0.000081                       # miss rate for ReadReq accesses (Ratio)
system.cpu24.icache.ReadReq.missRate::total     0.000081                       # miss rate for ReadReq accesses (Ratio)
system.cpu24.icache.ReadReq.avgMissLatency::cpu24.inst 123006.578947                       # average ReadReq miss latency ((Tick/Count))
system.cpu24.icache.ReadReq.avgMissLatency::total 123006.578947                       # average ReadReq miss latency ((Tick/Count))
system.cpu24.icache.ReadReq.mshrHits::cpu24.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu24.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu24.icache.ReadReq.mshrMisses::cpu24.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu24.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu24.icache.ReadReq.mshrMissLatency::cpu24.inst      8110500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu24.icache.ReadReq.mshrMissLatency::total      8110500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu24.icache.ReadReq.mshrMissRate::cpu24.inst     0.000064                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu24.icache.ReadReq.mshrMissRate::total     0.000064                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu24.icache.ReadReq.avgMshrMissLatency::cpu24.inst       135175                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu24.icache.ReadReq.avgMshrMissLatency::total       135175                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu24.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.icache.tags.tagsInUse          55.648490                       # Average ticks per tags in use ((Tick/Count))
system.cpu24.icache.tags.totalRefs             938178                       # Total number of references to valid blocks. (Count)
system.cpu24.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu24.icache.tags.avgRefs         15636.300000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu24.icache.tags.warmupTick         368258000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu24.icache.tags.occupancies::cpu24.inst    55.648490                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu24.icache.tags.avgOccs::cpu24.inst     0.108688                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu24.icache.tags.avgOccs::total      0.108688                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu24.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu24.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu24.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu24.icache.tags.tagAccesses          1876448                       # Number of tag accesses (Count)
system.cpu24.icache.tags.dataAccesses         1876448                       # Number of data accesses (Count)
system.cpu24.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu24.iew.squashCycles                     163                       # Number of cycles IEW is squashing (Cycle)
system.cpu24.iew.blockCycles                  1795966                       # Number of cycles IEW is blocking (Cycle)
system.cpu24.iew.unblockCycles               12580212                       # Number of cycles IEW is unblocking (Cycle)
system.cpu24.iew.dispatchedInsts             19413317                       # Number of instructions dispatched to IQ (Count)
system.cpu24.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu24.iew.dispLoadInsts                1997538                       # Number of dispatched load instructions (Count)
system.cpu24.iew.dispStoreInsts                625749                       # Number of dispatched store instructions (Count)
system.cpu24.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu24.iew.iqFullEvents                    5036                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu24.iew.lsqFullEvents               12563287                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu24.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu24.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu24.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu24.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu24.iew.instsToCommit               19410142                       # Cumulative count of insts sent to commit (Count)
system.cpu24.iew.writebackCount              19410051                       # Cumulative count of insts written-back (Count)
system.cpu24.iew.producerInst                14235021                       # Number of instructions producing a value (Count)
system.cpu24.iew.consumerInst                19326783                       # Number of instructions consuming a value (Count)
system.cpu24.iew.wbRate                      0.193849                       # Insts written-back per cycle ((Count/Cycle))
system.cpu24.iew.wbFanout                    0.736544                       # Average fanout of values written-back ((Count/Count))
system.cpu24.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu24.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu24.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu24.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu24.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu24.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu24.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu24.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu24.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu24.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu24.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu24.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu24.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu24.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu24.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu24.lsq0.squashedLoads                  1514                       # Number of loads squashed (Count)
system.cpu24.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu24.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu24.lsq0.squashedStores                  391                       # Number of stores squashed (Count)
system.cpu24.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu24.lsq0.blockedByCache                33775                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu24.lsq0.loadToUse::samples          1996016                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::mean          222.546312                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::stdev         531.832969                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::0-9              1439842     72.14%     72.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::10-19               4658      0.23%     72.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::20-29              14360      0.72%     73.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::30-39              18498      0.93%     74.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::40-49              11586      0.58%     74.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::50-59               7168      0.36%     74.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::60-69               8841      0.44%     75.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::70-79               8466      0.42%     75.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::80-89               5986      0.30%     76.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::90-99               6245      0.31%     76.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::100-109             6695      0.34%     76.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::110-119             5363      0.27%     77.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::120-129             5179      0.26%     77.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::130-139             6096      0.31%     77.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::140-149             5511      0.28%     77.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::150-159             4341      0.22%     78.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::160-169             3926      0.20%     78.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::170-179             3863      0.19%     78.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::180-189             3465      0.17%     78.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::190-199             3835      0.19%     78.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::200-209             4195      0.21%     79.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::210-219             3575      0.18%     79.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::220-229             3319      0.17%     79.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::230-239             3493      0.17%     79.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::240-249             3112      0.16%     79.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::250-259             2842      0.14%     79.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::260-269             2911      0.15%     80.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::270-279             3281      0.16%     80.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::280-289             3403      0.17%     80.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::290-299             3579      0.18%     80.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::overflows         388382     19.46%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::max_value           7760                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.lsq0.loadToUse::total            1996016                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu24.mmu.dtb.rdAccesses               1997352                       # TLB accesses on read requests (Count)
system.cpu24.mmu.dtb.wrAccesses                625494                       # TLB accesses on write requests (Count)
system.cpu24.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu24.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu24.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu24.mmu.itb.wrAccesses                938206                       # TLB accesses on write requests (Count)
system.cpu24.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu24.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu24.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu24.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu24.power_state.ticksClkGated::mean  10918665250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu24.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu24.power_state.ticksClkGated::min_value  10918665250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu24.power_state.ticksClkGated::max_value  10918665250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu24.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu24.power_state.pwrStateResidencyTicks::ON  25400640250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.power_state.pwrStateResidencyTicks::CLK_GATED  10918665250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.rename.squashCycles                  163                       # Number of cycles rename is squashing (Cycle)
system.cpu24.rename.idleCycles                 908439                       # Number of cycles rename is idle (Cycle)
system.cpu24.rename.blockCycles              18596186                       # Number of cycles rename is blocking (Cycle)
system.cpu24.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu24.rename.runCycles                 3188635                       # Number of cycles rename is running (Cycle)
system.cpu24.rename.unblockCycles            77415988                       # Number of cycles rename is unblocking (Cycle)
system.cpu24.rename.renamedInsts             19413972                       # Number of instructions processed by rename (Count)
system.cpu24.rename.ROBFullEvents               69284                       # Number of times rename has blocked due to ROB full (Count)
system.cpu24.rename.IQFullEvents              3968835                       # Number of times rename has blocked due to IQ full (Count)
system.cpu24.rename.LQFullEvents               138995                       # Number of times rename has blocked due to LQ full (Count)
system.cpu24.rename.SQFullEvents             77028449                       # Number of times rename has blocked due to SQ full (Count)
system.cpu24.rename.renamedOperands          35732868                       # Number of destination operands rename has renamed (Count)
system.cpu24.rename.lookups                  65529003                       # Number of register rename lookups that rename has made (Count)
system.cpu24.rename.intLookups               18232777                       # Number of integer rename lookups (Count)
system.cpu24.rename.fpLookups                 3187840                       # Number of floating rename lookups (Count)
system.cpu24.rename.committedMaps            35705962                       # Number of HB maps that are committed (Count)
system.cpu24.rename.undoneMaps                  26777                       # Number of HB maps that are undone due to squashing (Count)
system.cpu24.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu24.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu24.rename.skidInsts                 2116791                       # count of insts added to the skid buffer (Count)
system.cpu24.rob.reads                      119262162                       # The number of ROB reads (Count)
system.cpu24.rob.writes                      38825081                       # The number of ROB writes (Count)
system.cpu24.thread_0.numInsts               11225403                       # Number of Instructions committed (Count)
system.cpu24.thread_0.numOps                 19398497                       # Number of Ops committed (Count)
system.cpu24.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu25.numCycles                      100122450                       # Number of cpu cycles simulated (Cycle)
system.cpu25.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu25.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu25.instsAdded                      18127618                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu25.nonSpecInstsAdded                    184                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu25.instsIssued                     18201103                       # Number of instructions issued (Count)
system.cpu25.squashedInstsIssued                   80                       # Number of squashed instructions issued (Count)
system.cpu25.squashedInstsExamined              15108                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu25.squashedOperandsExamined           15411                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu25.squashedNonSpecRemoved                55                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu25.numIssuedDist::samples         100100956                       # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::mean             0.181827                       # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::stdev            0.950030                       # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::0                95453480     95.36%     95.36% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::1                  925556      0.92%     96.28% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::2                  760524      0.76%     97.04% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::3                  484333      0.48%     97.53% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::4                  230182      0.23%     97.76% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::5                 1028777      1.03%     98.78% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::6                  293915      0.29%     99.08% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::7                  920115      0.92%    100.00% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::8                    4074      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu25.numIssuedDist::total           100100956                       # Number of insts issued each cycle (Count)
system.cpu25.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::IntAlu                  2158      6.42%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::IntMult                    0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::IntDiv                     0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatAdd                   0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatCmp                   0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatCvt                   0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatMult                  0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatMultAcc               0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatDiv                   0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatMisc                  0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatSqrt                  0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdAdd                    0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdAddAcc                 0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdAlu                    0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdCmp                    0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdCvt                    0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdMisc                   0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdMult                   0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdMultAcc                0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdShift                  0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdShiftAcc               0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdDiv                    0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdSqrt                   0      0.00%      6.42% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatAdd           14223     42.29%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatAlu               0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatCmp               0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatCvt               0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatDiv               0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatMisc              0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatMult              0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatMultAcc            0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatSqrt              0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdReduceAdd              0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdReduceAlu              0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdReduceCmp              0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdAes                    0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdAesMix                 0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdSha1Hash               0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdSha1Hash2              0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdSha256Hash             0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdSha256Hash2            0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdShaSigma2              0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdShaSigma3              0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::SimdPredAlu                0      0.00%     48.71% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::MemRead                  160      0.48%     49.18% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::MemWrite                  33      0.10%     49.28% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatMemRead           10240     30.45%     79.73% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::FloatMemWrite           6818     20.27%    100.00% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu25.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu25.statIssuedInstType_0::No_OpClass          151      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::IntAlu     14796667     81.30%     81.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::IntMult           18      0.00%     81.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::IntDiv          204      0.00%     81.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatAdd       281287      1.55%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatCmp            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatCvt            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatMult            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatDiv            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatMisc            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatSqrt            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdAdd            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdAlu            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdCmp            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdCvt            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdMisc            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdMult            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdShift            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdDiv            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdSqrt            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatAdd       281250      1.55%     84.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatMult       250000      1.37%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdAes            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdAesMix            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::MemRead      1109187      6.09%     91.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::MemWrite        31776      0.17%     92.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatMemRead       856799      4.71%     96.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::FloatMemWrite       593764      3.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu25.statIssuedInstType_0::total     18201103                       # Number of instructions issued per FU type, per thread (Count)
system.cpu25.issueRate                       0.181788                       # Inst issue rate ((Count/Cycle))
system.cpu25.fuBusy                             33632                       # FU busy when requested (Count)
system.cpu25.fuBusyRate                      0.001848                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu25.intInstQueueReads              130979365                       # Number of integer instruction queue reads (Count)
system.cpu25.intInstQueueWrites              15455091                       # Number of integer instruction queue writes (Count)
system.cpu25.intInstQueueWakeupAccesses      15436781                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu25.fpInstQueueReads                 5557509                       # Number of floating instruction queue reads (Count)
system.cpu25.fpInstQueueWrites                2687822                       # Number of floating instruction queue writes (Count)
system.cpu25.fpInstQueueWakeupAccesses        2687584                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu25.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu25.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu25.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu25.intAluAccesses                  15440191                       # Number of integer alu accesses (Count)
system.cpu25.fpAluAccesses                    2794393                       # Number of floating point alu accesses (Count)
system.cpu25.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu25.numInsts                        18200844                       # Number of executed instructions (Count)
system.cpu25.numLoadInsts                     1965951                       # Number of load instructions executed (Count)
system.cpu25.numSquashedInsts                     259                       # Number of squashed instructions skipped in execute (Count)
system.cpu25.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu25.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu25.numRefs                          2591468                       # Number of memory reference insts executed (Count)
system.cpu25.numBranches                      2478272                       # Number of branches executed (Count)
system.cpu25.numStoreInsts                     625517                       # Number of stores executed (Count)
system.cpu25.numRate                         0.181786                       # Inst execution rate ((Count/Cycle))
system.cpu25.timesIdled                            87                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu25.idleCycles                         21494                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu25.quiesceCycles                    1480255                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu25.committedInsts                  10475316                       # Number of Instructions Simulated (Count)
system.cpu25.committedOps                    18112627                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu25.cpi                             9.557941                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu25.totalCpi                        9.557941                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu25.ipc                             0.104625                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu25.totalIpc                        0.104625                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu25.intRegfileReads                 17200210                       # Number of integer regfile reads (Count)
system.cpu25.intRegfileWrites                 9341536                       # Number of integer regfile writes (Count)
system.cpu25.fpRegfileReads                   3187538                       # Number of floating regfile reads (Count)
system.cpu25.fpRegfileWrites                  2093820                       # Number of floating regfile writes (Count)
system.cpu25.ccRegfileReads                  12390172                       # number of cc regfile reads (Count)
system.cpu25.ccRegfileWrites                  7696457                       # number of cc regfile writes (Count)
system.cpu25.miscRegfileReads                 7798996                       # number of misc regfile reads (Count)
system.cpu25.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu25.MemDepUnit__0.insertedLoads      1890437                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__0.insertedStores       625770                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__0.conflictingLoads        31841                       # Number of conflicting loads. (Count)
system.cpu25.MemDepUnit__0.conflictingStores        31503                       # Number of conflicting stores. (Count)
system.cpu25.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu25.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu25.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu25.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu25.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu25.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu25.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu25.branchPred.lookups               2479914                       # Number of BP lookups (Count)
system.cpu25.branchPred.condPredicted         2478935                       # Number of conditional branches predicted (Count)
system.cpu25.branchPred.condIncorrect             188                       # Number of conditional branches incorrect (Count)
system.cpu25.branchPred.BTBLookups            1371025                       # Number of BTB lookups (Count)
system.cpu25.branchPred.BTBHits               1370956                       # Number of BTB hits (Count)
system.cpu25.branchPred.BTBHitRatio          0.999950                       # BTB Hit Ratio (Ratio)
system.cpu25.branchPred.RASUsed                   203                       # Number of times the RAS was used to get a target. (Count)
system.cpu25.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu25.branchPred.indirectLookups           322                       # Number of indirect predictor lookups. (Count)
system.cpu25.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu25.branchPred.indirectMisses            286                       # Number of indirect misses. (Count)
system.cpu25.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu25.commit.commitSquashedInsts         13434                       # The number of squashed insts skipped by commit (Count)
system.cpu25.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu25.commit.branchMispredicts             147                       # The number of times a branch was mispredicted (Count)
system.cpu25.commit.numCommittedDist::samples    100099154                       # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::mean     0.180947                       # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::stdev     0.983701                       # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::0      95821645     95.73%     95.73% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::1        981197      0.98%     96.71% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::2        167709      0.17%     96.87% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::3        569549      0.57%     97.44% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::4        390991      0.39%     97.83% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::5        920671      0.92%     98.75% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::6         71368      0.07%     98.83% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::7        916354      0.92%     99.74% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::8        259670      0.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu25.commit.numCommittedDist::total    100099154                       # Number of insts commited each cycle (Count)
system.cpu25.commit.instsCommitted           10475316                       # Number of instructions committed (Count)
system.cpu25.commit.opsCommitted             18112627                       # Number of ops (including micro ops) committed (Count)
system.cpu25.commit.memRefs                   2514224                       # Number of memory references committed (Count)
system.cpu25.commit.loads                     1888862                       # Number of loads committed (Count)
system.cpu25.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu25.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu25.commit.branches                  2476776                       # Number of branches committed (Count)
system.cpu25.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu25.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu25.commit.integer                  15693166                       # Number of committed integer instructions. (Count)
system.cpu25.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu25.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::IntAlu     14785637     81.63%     81.63% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::IntMult           18      0.00%     81.63% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::IntDiv          198      0.00%     81.63% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatAdd       281260      1.55%     83.19% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatCmp            0      0.00%     83.19% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatCvt            0      0.00%     83.19% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatMult            0      0.00%     83.19% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.19% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatDiv            0      0.00%     83.19% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatMisc            0      0.00%     83.19% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatSqrt            0      0.00%     83.19% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdAdd            0      0.00%     83.19% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.19% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdAlu            0      0.00%     83.19% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdCmp            0      0.00%     83.19% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdCvt            0      0.00%     83.19% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdMisc            0      0.00%     83.19% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdMult            0      0.00%     83.19% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.19% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdShift            0      0.00%     83.19% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.19% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdDiv            0      0.00%     83.19% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdSqrt            0      0.00%     83.19% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatAdd       281250      1.55%     84.74% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.74% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.74% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.74% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.74% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.74% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatMult       250000      1.38%     86.12% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdAes            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdAesMix            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.12% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::MemRead      1107594      6.12%     92.23% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::MemWrite        31604      0.17%     92.41% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatMemRead       781268      4.31%     96.72% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::FloatMemWrite       593758      3.28%    100.00% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu25.commit.committedInstType_0::total     18112627                       # Class of committed instruction (Count)
system.cpu25.commit.commitEligibleSamples       259670                       # number cycles where commit BW limit reached (Cycle)
system.cpu25.dcache.demandHits::cpu25.data      1914011                       # number of demand (read+write) hits (Count)
system.cpu25.dcache.demandHits::total         1914011                       # number of demand (read+write) hits (Count)
system.cpu25.dcache.overallHits::cpu25.data      1914011                       # number of overall hits (Count)
system.cpu25.dcache.overallHits::total        1914011                       # number of overall hits (Count)
system.cpu25.dcache.demandMisses::cpu25.data       601403                       # number of demand (read+write) misses (Count)
system.cpu25.dcache.demandMisses::total        601403                       # number of demand (read+write) misses (Count)
system.cpu25.dcache.overallMisses::cpu25.data       601403                       # number of overall misses (Count)
system.cpu25.dcache.overallMisses::total       601403                       # number of overall misses (Count)
system.cpu25.dcache.demandMissLatency::cpu25.data 133278810715                       # number of demand (read+write) miss ticks (Tick)
system.cpu25.dcache.demandMissLatency::total 133278810715                       # number of demand (read+write) miss ticks (Tick)
system.cpu25.dcache.overallMissLatency::cpu25.data 133278810715                       # number of overall miss ticks (Tick)
system.cpu25.dcache.overallMissLatency::total 133278810715                       # number of overall miss ticks (Tick)
system.cpu25.dcache.demandAccesses::cpu25.data      2515414                       # number of demand (read+write) accesses (Count)
system.cpu25.dcache.demandAccesses::total      2515414                       # number of demand (read+write) accesses (Count)
system.cpu25.dcache.overallAccesses::cpu25.data      2515414                       # number of overall (read+write) accesses (Count)
system.cpu25.dcache.overallAccesses::total      2515414                       # number of overall (read+write) accesses (Count)
system.cpu25.dcache.demandMissRate::cpu25.data     0.239087                       # miss rate for demand accesses (Ratio)
system.cpu25.dcache.demandMissRate::total     0.239087                       # miss rate for demand accesses (Ratio)
system.cpu25.dcache.overallMissRate::cpu25.data     0.239087                       # miss rate for overall accesses (Ratio)
system.cpu25.dcache.overallMissRate::total     0.239087                       # miss rate for overall accesses (Ratio)
system.cpu25.dcache.demandAvgMissLatency::cpu25.data 221613.145786                       # average overall miss latency in ticks ((Tick/Count))
system.cpu25.dcache.demandAvgMissLatency::total 221613.145786                       # average overall miss latency in ticks ((Tick/Count))
system.cpu25.dcache.overallAvgMissLatency::cpu25.data 221613.145786                       # average overall miss latency ((Tick/Count))
system.cpu25.dcache.overallAvgMissLatency::total 221613.145786                       # average overall miss latency ((Tick/Count))
system.cpu25.dcache.blockedCycles::no_mshrs     20107156                       # number of cycles access was blocked (Cycle)
system.cpu25.dcache.blockedCycles::no_targets         4774                       # number of cycles access was blocked (Cycle)
system.cpu25.dcache.blockedCauses::no_mshrs        52110                       # number of times access was blocked (Count)
system.cpu25.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu25.dcache.avgBlocked::no_mshrs   385.859835                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.dcache.avgBlocked::no_targets   183.615385                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.dcache.writebacks::writebacks        78045                       # number of writebacks (Count)
system.cpu25.dcache.writebacks::total           78045                       # number of writebacks (Count)
system.cpu25.dcache.demandMshrHits::cpu25.data       429155                       # number of demand (read+write) MSHR hits (Count)
system.cpu25.dcache.demandMshrHits::total       429155                       # number of demand (read+write) MSHR hits (Count)
system.cpu25.dcache.overallMshrHits::cpu25.data       429155                       # number of overall MSHR hits (Count)
system.cpu25.dcache.overallMshrHits::total       429155                       # number of overall MSHR hits (Count)
system.cpu25.dcache.demandMshrMisses::cpu25.data       172248                       # number of demand (read+write) MSHR misses (Count)
system.cpu25.dcache.demandMshrMisses::total       172248                       # number of demand (read+write) MSHR misses (Count)
system.cpu25.dcache.overallMshrMisses::cpu25.data       172248                       # number of overall MSHR misses (Count)
system.cpu25.dcache.overallMshrMisses::total       172248                       # number of overall MSHR misses (Count)
system.cpu25.dcache.demandMshrMissLatency::cpu25.data  58335824965                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu25.dcache.demandMshrMissLatency::total  58335824965                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu25.dcache.overallMshrMissLatency::cpu25.data  58335824965                       # number of overall MSHR miss ticks (Tick)
system.cpu25.dcache.overallMshrMissLatency::total  58335824965                       # number of overall MSHR miss ticks (Tick)
system.cpu25.dcache.demandMshrMissRate::cpu25.data     0.068477                       # mshr miss ratio for demand accesses (Ratio)
system.cpu25.dcache.demandMshrMissRate::total     0.068477                       # mshr miss ratio for demand accesses (Ratio)
system.cpu25.dcache.overallMshrMissRate::cpu25.data     0.068477                       # mshr miss ratio for overall accesses (Ratio)
system.cpu25.dcache.overallMshrMissRate::total     0.068477                       # mshr miss ratio for overall accesses (Ratio)
system.cpu25.dcache.demandAvgMshrMissLatency::cpu25.data 338673.453190                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.dcache.demandAvgMshrMissLatency::total 338673.453190                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.dcache.overallAvgMshrMissLatency::cpu25.data 338673.453190                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.dcache.overallAvgMshrMissLatency::total 338673.453190                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.dcache.replacements               171104                       # number of replacements (Count)
system.cpu25.dcache.LockedRMWReadReq.hits::cpu25.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu25.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu25.dcache.LockedRMWReadReq.misses::cpu25.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu25.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu25.dcache.LockedRMWReadReq.missLatency::cpu25.data      2134750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu25.dcache.LockedRMWReadReq.missLatency::total      2134750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu25.dcache.LockedRMWReadReq.accesses::cpu25.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu25.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu25.dcache.LockedRMWReadReq.missRate::cpu25.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu25.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu25.dcache.LockedRMWReadReq.avgMissLatency::cpu25.data 50827.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu25.dcache.LockedRMWReadReq.avgMissLatency::total 50827.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu25.dcache.LockedRMWReadReq.mshrMisses::cpu25.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu25.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu25.dcache.LockedRMWReadReq.mshrMissLatency::cpu25.data      4322750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu25.dcache.LockedRMWReadReq.mshrMissLatency::total      4322750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu25.dcache.LockedRMWReadReq.mshrMissRate::cpu25.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu25.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu25.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu25.data 102922.619048                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu25.dcache.LockedRMWReadReq.avgMshrMissLatency::total 102922.619048                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu25.dcache.LockedRMWWriteReq.hits::cpu25.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu25.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu25.dcache.LockedRMWWriteReq.accesses::cpu25.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu25.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu25.dcache.ReadReq.hits::cpu25.data      1362960                       # number of ReadReq hits (Count)
system.cpu25.dcache.ReadReq.hits::total       1362960                       # number of ReadReq hits (Count)
system.cpu25.dcache.ReadReq.misses::cpu25.data       527135                       # number of ReadReq misses (Count)
system.cpu25.dcache.ReadReq.misses::total       527135                       # number of ReadReq misses (Count)
system.cpu25.dcache.ReadReq.missLatency::cpu25.data 110855265750                       # number of ReadReq miss ticks (Tick)
system.cpu25.dcache.ReadReq.missLatency::total 110855265750                       # number of ReadReq miss ticks (Tick)
system.cpu25.dcache.ReadReq.accesses::cpu25.data      1890095                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu25.dcache.ReadReq.accesses::total      1890095                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu25.dcache.ReadReq.missRate::cpu25.data     0.278893                       # miss rate for ReadReq accesses (Ratio)
system.cpu25.dcache.ReadReq.missRate::total     0.278893                       # miss rate for ReadReq accesses (Ratio)
system.cpu25.dcache.ReadReq.avgMissLatency::cpu25.data 210297.676591                       # average ReadReq miss latency ((Tick/Count))
system.cpu25.dcache.ReadReq.avgMissLatency::total 210297.676591                       # average ReadReq miss latency ((Tick/Count))
system.cpu25.dcache.ReadReq.mshrHits::cpu25.data       429155                       # number of ReadReq MSHR hits (Count)
system.cpu25.dcache.ReadReq.mshrHits::total       429155                       # number of ReadReq MSHR hits (Count)
system.cpu25.dcache.ReadReq.mshrMisses::cpu25.data        97980                       # number of ReadReq MSHR misses (Count)
system.cpu25.dcache.ReadReq.mshrMisses::total        97980                       # number of ReadReq MSHR misses (Count)
system.cpu25.dcache.ReadReq.mshrMissLatency::cpu25.data  35949414000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu25.dcache.ReadReq.mshrMissLatency::total  35949414000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu25.dcache.ReadReq.mshrMissRate::cpu25.data     0.051839                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu25.dcache.ReadReq.mshrMissRate::total     0.051839                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu25.dcache.ReadReq.avgMshrMissLatency::cpu25.data 366905.633803                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu25.dcache.ReadReq.avgMshrMissLatency::total 366905.633803                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu25.dcache.WriteReq.hits::cpu25.data       551051                       # number of WriteReq hits (Count)
system.cpu25.dcache.WriteReq.hits::total       551051                       # number of WriteReq hits (Count)
system.cpu25.dcache.WriteReq.misses::cpu25.data        74268                       # number of WriteReq misses (Count)
system.cpu25.dcache.WriteReq.misses::total        74268                       # number of WriteReq misses (Count)
system.cpu25.dcache.WriteReq.missLatency::cpu25.data  22423544965                       # number of WriteReq miss ticks (Tick)
system.cpu25.dcache.WriteReq.missLatency::total  22423544965                       # number of WriteReq miss ticks (Tick)
system.cpu25.dcache.WriteReq.accesses::cpu25.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu25.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu25.dcache.WriteReq.missRate::cpu25.data     0.118768                       # miss rate for WriteReq accesses (Ratio)
system.cpu25.dcache.WriteReq.missRate::total     0.118768                       # miss rate for WriteReq accesses (Ratio)
system.cpu25.dcache.WriteReq.avgMissLatency::cpu25.data 301927.411065                       # average WriteReq miss latency ((Tick/Count))
system.cpu25.dcache.WriteReq.avgMissLatency::total 301927.411065                       # average WriteReq miss latency ((Tick/Count))
system.cpu25.dcache.WriteReq.mshrMisses::cpu25.data        74268                       # number of WriteReq MSHR misses (Count)
system.cpu25.dcache.WriteReq.mshrMisses::total        74268                       # number of WriteReq MSHR misses (Count)
system.cpu25.dcache.WriteReq.mshrMissLatency::cpu25.data  22386410965                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu25.dcache.WriteReq.mshrMissLatency::total  22386410965                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu25.dcache.WriteReq.mshrMissRate::cpu25.data     0.118768                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu25.dcache.WriteReq.mshrMissRate::total     0.118768                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu25.dcache.WriteReq.avgMshrMissLatency::cpu25.data 301427.411065                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu25.dcache.WriteReq.avgMshrMissLatency::total 301427.411065                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu25.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.dcache.tags.tagsInUse        1010.096866                       # Average ticks per tags in use ((Tick/Count))
system.cpu25.dcache.tags.totalRefs            2086354                       # Total number of references to valid blocks. (Count)
system.cpu25.dcache.tags.sampledRefs           172267                       # Sample count of references to valid blocks. (Count)
system.cpu25.dcache.tags.avgRefs            12.111165                       # Average number of references to valid blocks. ((Count/Count))
system.cpu25.dcache.tags.warmupTick         370150000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu25.dcache.tags.occupancies::cpu25.data  1010.096866                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu25.dcache.tags.avgOccs::cpu25.data     0.986423                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu25.dcache.tags.avgOccs::total      0.986423                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu25.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu25.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu25.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu25.dcache.tags.tagAccesses          5203267                       # Number of tag accesses (Count)
system.cpu25.dcache.tags.dataAccesses         5203267                       # Number of data accesses (Count)
system.cpu25.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.decode.idleCycles                 568279                       # Number of cycles decode is idle (Cycle)
system.cpu25.decode.blockedCycles            96510383                       # Number of cycles decode is blocked (Cycle)
system.cpu25.decode.runCycles                 2631990                       # Number of cycles decode is running (Cycle)
system.cpu25.decode.unblockCycles              390132                       # Number of cycles decode is unblocking (Cycle)
system.cpu25.decode.squashCycles                  172                       # Number of cycles decode is squashing (Cycle)
system.cpu25.decode.branchResolved            1370718                       # Number of times decode resolved a branch (Count)
system.cpu25.decode.branchMispred                  42                       # Number of times decode detected a branch misprediction (Count)
system.cpu25.decode.decodedInsts             18129187                       # Number of instructions handled by decode (Count)
system.cpu25.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu25.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu25.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu25.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu25.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu25.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu25.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu25.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu25.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu25.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu25.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu25.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu25.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu25.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.fetch.icacheStallCycles           734672                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu25.fetch.insts                     10486241                       # Number of instructions fetch has processed (Count)
system.cpu25.fetch.branches                   2479914                       # Number of branches that fetch encountered (Count)
system.cpu25.fetch.predictedBranches          1371195                       # Number of branches that fetch has predicted taken (Count)
system.cpu25.fetch.cycles                    99365990                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu25.fetch.squashCycles                   426                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu25.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu25.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu25.fetch.cacheLines                  729809                       # Number of cache lines fetched (Count)
system.cpu25.fetch.icacheSquashes                  58                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu25.fetch.nisnDist::samples        100100956                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::mean            0.181149                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::stdev           1.083309                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::0               96775155     96.68%     96.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::1                 384015      0.38%     97.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::2                  72784      0.07%     97.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::3                 249342      0.25%     97.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::4                 950874      0.95%     98.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::5                  33086      0.03%     98.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::6                  49050      0.05%     98.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::7                 100844      0.10%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::8                1485806      1.48%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.nisnDist::total          100100956                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu25.fetch.branchRate                0.024769                       # Number of branch fetches per cycle (Ratio)
system.cpu25.fetch.rate                      0.104734                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu25.icache.demandHits::cpu25.inst       729726                       # number of demand (read+write) hits (Count)
system.cpu25.icache.demandHits::total          729726                       # number of demand (read+write) hits (Count)
system.cpu25.icache.overallHits::cpu25.inst       729726                       # number of overall hits (Count)
system.cpu25.icache.overallHits::total         729726                       # number of overall hits (Count)
system.cpu25.icache.demandMisses::cpu25.inst           83                       # number of demand (read+write) misses (Count)
system.cpu25.icache.demandMisses::total            83                       # number of demand (read+write) misses (Count)
system.cpu25.icache.overallMisses::cpu25.inst           83                       # number of overall misses (Count)
system.cpu25.icache.overallMisses::total           83                       # number of overall misses (Count)
system.cpu25.icache.demandMissLatency::cpu25.inst      9669250                       # number of demand (read+write) miss ticks (Tick)
system.cpu25.icache.demandMissLatency::total      9669250                       # number of demand (read+write) miss ticks (Tick)
system.cpu25.icache.overallMissLatency::cpu25.inst      9669250                       # number of overall miss ticks (Tick)
system.cpu25.icache.overallMissLatency::total      9669250                       # number of overall miss ticks (Tick)
system.cpu25.icache.demandAccesses::cpu25.inst       729809                       # number of demand (read+write) accesses (Count)
system.cpu25.icache.demandAccesses::total       729809                       # number of demand (read+write) accesses (Count)
system.cpu25.icache.overallAccesses::cpu25.inst       729809                       # number of overall (read+write) accesses (Count)
system.cpu25.icache.overallAccesses::total       729809                       # number of overall (read+write) accesses (Count)
system.cpu25.icache.demandMissRate::cpu25.inst     0.000114                       # miss rate for demand accesses (Ratio)
system.cpu25.icache.demandMissRate::total     0.000114                       # miss rate for demand accesses (Ratio)
system.cpu25.icache.overallMissRate::cpu25.inst     0.000114                       # miss rate for overall accesses (Ratio)
system.cpu25.icache.overallMissRate::total     0.000114                       # miss rate for overall accesses (Ratio)
system.cpu25.icache.demandAvgMissLatency::cpu25.inst 116496.987952                       # average overall miss latency in ticks ((Tick/Count))
system.cpu25.icache.demandAvgMissLatency::total 116496.987952                       # average overall miss latency in ticks ((Tick/Count))
system.cpu25.icache.overallAvgMissLatency::cpu25.inst 116496.987952                       # average overall miss latency ((Tick/Count))
system.cpu25.icache.overallAvgMissLatency::total 116496.987952                       # average overall miss latency ((Tick/Count))
system.cpu25.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu25.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu25.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu25.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu25.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.icache.demandMshrHits::cpu25.inst           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu25.icache.demandMshrHits::total           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu25.icache.overallMshrHits::cpu25.inst           17                       # number of overall MSHR hits (Count)
system.cpu25.icache.overallMshrHits::total           17                       # number of overall MSHR hits (Count)
system.cpu25.icache.demandMshrMisses::cpu25.inst           66                       # number of demand (read+write) MSHR misses (Count)
system.cpu25.icache.demandMshrMisses::total           66                       # number of demand (read+write) MSHR misses (Count)
system.cpu25.icache.overallMshrMisses::cpu25.inst           66                       # number of overall MSHR misses (Count)
system.cpu25.icache.overallMshrMisses::total           66                       # number of overall MSHR misses (Count)
system.cpu25.icache.demandMshrMissLatency::cpu25.inst      8106250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu25.icache.demandMshrMissLatency::total      8106250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu25.icache.overallMshrMissLatency::cpu25.inst      8106250                       # number of overall MSHR miss ticks (Tick)
system.cpu25.icache.overallMshrMissLatency::total      8106250                       # number of overall MSHR miss ticks (Tick)
system.cpu25.icache.demandMshrMissRate::cpu25.inst     0.000090                       # mshr miss ratio for demand accesses (Ratio)
system.cpu25.icache.demandMshrMissRate::total     0.000090                       # mshr miss ratio for demand accesses (Ratio)
system.cpu25.icache.overallMshrMissRate::cpu25.inst     0.000090                       # mshr miss ratio for overall accesses (Ratio)
system.cpu25.icache.overallMshrMissRate::total     0.000090                       # mshr miss ratio for overall accesses (Ratio)
system.cpu25.icache.demandAvgMshrMissLatency::cpu25.inst 122821.969697                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.icache.demandAvgMshrMissLatency::total 122821.969697                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.icache.overallAvgMshrMissLatency::cpu25.inst 122821.969697                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.icache.overallAvgMshrMissLatency::total 122821.969697                       # average overall mshr miss latency ((Tick/Count))
system.cpu25.icache.replacements                    0                       # number of replacements (Count)
system.cpu25.icache.ReadReq.hits::cpu25.inst       729726                       # number of ReadReq hits (Count)
system.cpu25.icache.ReadReq.hits::total        729726                       # number of ReadReq hits (Count)
system.cpu25.icache.ReadReq.misses::cpu25.inst           83                       # number of ReadReq misses (Count)
system.cpu25.icache.ReadReq.misses::total           83                       # number of ReadReq misses (Count)
system.cpu25.icache.ReadReq.missLatency::cpu25.inst      9669250                       # number of ReadReq miss ticks (Tick)
system.cpu25.icache.ReadReq.missLatency::total      9669250                       # number of ReadReq miss ticks (Tick)
system.cpu25.icache.ReadReq.accesses::cpu25.inst       729809                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu25.icache.ReadReq.accesses::total       729809                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu25.icache.ReadReq.missRate::cpu25.inst     0.000114                       # miss rate for ReadReq accesses (Ratio)
system.cpu25.icache.ReadReq.missRate::total     0.000114                       # miss rate for ReadReq accesses (Ratio)
system.cpu25.icache.ReadReq.avgMissLatency::cpu25.inst 116496.987952                       # average ReadReq miss latency ((Tick/Count))
system.cpu25.icache.ReadReq.avgMissLatency::total 116496.987952                       # average ReadReq miss latency ((Tick/Count))
system.cpu25.icache.ReadReq.mshrHits::cpu25.inst           17                       # number of ReadReq MSHR hits (Count)
system.cpu25.icache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu25.icache.ReadReq.mshrMisses::cpu25.inst           66                       # number of ReadReq MSHR misses (Count)
system.cpu25.icache.ReadReq.mshrMisses::total           66                       # number of ReadReq MSHR misses (Count)
system.cpu25.icache.ReadReq.mshrMissLatency::cpu25.inst      8106250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu25.icache.ReadReq.mshrMissLatency::total      8106250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu25.icache.ReadReq.mshrMissRate::cpu25.inst     0.000090                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu25.icache.ReadReq.mshrMissRate::total     0.000090                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu25.icache.ReadReq.avgMshrMissLatency::cpu25.inst 122821.969697                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu25.icache.ReadReq.avgMshrMissLatency::total 122821.969697                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu25.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.icache.tags.tagsInUse          59.281684                       # Average ticks per tags in use ((Tick/Count))
system.cpu25.icache.tags.totalRefs             729792                       # Total number of references to valid blocks. (Count)
system.cpu25.icache.tags.sampledRefs               66                       # Sample count of references to valid blocks. (Count)
system.cpu25.icache.tags.avgRefs         11057.454545                       # Average number of references to valid blocks. ((Count/Count))
system.cpu25.icache.tags.warmupTick         370131000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu25.icache.tags.occupancies::cpu25.inst    59.281684                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu25.icache.tags.avgOccs::cpu25.inst     0.115785                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu25.icache.tags.avgOccs::total      0.115785                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu25.icache.tags.occupanciesTaskId::1024           66                       # Occupied blocks per task id (Count)
system.cpu25.icache.tags.ageTaskId_1024::4           66                       # Occupied blocks per task id, per block age (Count)
system.cpu25.icache.tags.ratioOccsTaskId::1024     0.128906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu25.icache.tags.tagAccesses          1459684                       # Number of tag accesses (Count)
system.cpu25.icache.tags.dataAccesses         1459684                       # Number of data accesses (Count)
system.cpu25.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu25.iew.squashCycles                     172                       # Number of cycles IEW is squashing (Cycle)
system.cpu25.iew.blockCycles                  2258505                       # Number of cycles IEW is blocking (Cycle)
system.cpu25.iew.unblockCycles               11995705                       # Number of cycles IEW is unblocking (Cycle)
system.cpu25.iew.dispatchedInsts             18127802                       # Number of instructions dispatched to IQ (Count)
system.cpu25.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu25.iew.dispLoadInsts                1890437                       # Number of dispatched load instructions (Count)
system.cpu25.iew.dispStoreInsts                625770                       # Number of dispatched store instructions (Count)
system.cpu25.iew.dispNonSpecInsts                  62                       # Number of dispatched non-speculative instructions (Count)
system.cpu25.iew.iqFullEvents                    5081                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu25.iew.lsqFullEvents               11979646                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu25.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu25.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu25.iew.predictedNotTakenIncorrect          125                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu25.iew.branchMispredicts                267                       # Number of branch mispredicts detected at execute (Count)
system.cpu25.iew.instsToCommit               18124459                       # Cumulative count of insts sent to commit (Count)
system.cpu25.iew.writebackCount              18124365                       # Cumulative count of insts written-back (Count)
system.cpu25.iew.producerInst                13277770                       # Number of instructions producing a value (Count)
system.cpu25.iew.consumerInst                18151858                       # Number of instructions consuming a value (Count)
system.cpu25.iew.wbRate                      0.181022                       # Insts written-back per cycle ((Count/Cycle))
system.cpu25.iew.wbFanout                    0.731483                       # Average fanout of values written-back ((Count/Count))
system.cpu25.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu25.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu25.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu25.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu25.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu25.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu25.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu25.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu25.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu25.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu25.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu25.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu25.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu25.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu25.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu25.lsq0.squashedLoads                  1567                       # Number of loads squashed (Count)
system.cpu25.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu25.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu25.lsq0.squashedStores                  408                       # Number of stores squashed (Count)
system.cpu25.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu25.lsq0.blockedByCache                30458                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu25.lsq0.loadToUse::samples          1888862                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::mean          254.187276                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::stdev         617.443545                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::0-9              1345285     71.22%     71.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::10-19               4733      0.25%     71.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::20-29              14502      0.77%     72.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::30-39              18809      1.00%     73.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::40-49              11393      0.60%     73.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::50-59               6931      0.37%     74.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::60-69               8347      0.44%     74.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::70-79               8078      0.43%     75.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::80-89               5879      0.31%     75.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::90-99               6234      0.33%     75.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::100-109             6426      0.34%     76.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::110-119             5177      0.27%     76.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::120-129             5138      0.27%     76.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::130-139             5597      0.30%     76.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::140-149             5078      0.27%     77.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::150-159             4096      0.22%     77.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::160-169             3918      0.21%     77.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::170-179             3473      0.18%     77.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::180-189             2870      0.15%     77.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::190-199             3360      0.18%     78.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::200-209             3914      0.21%     78.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::210-219             3332      0.18%     78.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::220-229             3062      0.16%     78.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::230-239             3238      0.17%     78.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::240-249             3026      0.16%     78.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::250-259             2525      0.13%     79.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::260-269             2612      0.14%     79.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::270-279             2891      0.15%     79.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::280-289             3149      0.17%     79.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::290-299             3274      0.17%     79.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::overflows         382515     20.25%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::max_value           7812                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.lsq0.loadToUse::total            1888862                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu25.mmu.dtb.rdAccesses               1890198                       # TLB accesses on read requests (Count)
system.cpu25.mmu.dtb.wrAccesses                625517                       # TLB accesses on write requests (Count)
system.cpu25.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu25.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu25.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu25.mmu.itb.wrAccesses                729821                       # TLB accesses on write requests (Count)
system.cpu25.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu25.mmu.itb.wrMisses                      25                       # TLB misses on write requests (Count)
system.cpu25.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu25.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu25.power_state.ticksClkGated::mean  10918629250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu25.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu25.power_state.ticksClkGated::min_value  10918629250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu25.power_state.ticksClkGated::max_value  10918629250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu25.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu25.power_state.pwrStateResidencyTicks::ON  25400676250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.power_state.pwrStateResidencyTicks::CLK_GATED  10918629250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.rename.squashCycles                  172                       # Number of cycles rename is squashing (Cycle)
system.cpu25.rename.idleCycles                 699529                       # Number of cycles rename is idle (Cycle)
system.cpu25.rename.blockCycles              20189322                       # Number of cycles rename is blocking (Cycle)
system.cpu25.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu25.rename.runCycles                 2867560                       # Number of cycles rename is running (Cycle)
system.cpu25.rename.unblockCycles            76344094                       # Number of cycles rename is unblocking (Cycle)
system.cpu25.rename.renamedInsts             18128490                       # Number of instructions processed by rename (Count)
system.cpu25.rename.ROBFullEvents               71839                       # Number of times rename has blocked due to ROB full (Count)
system.cpu25.rename.IQFullEvents              4127452                       # Number of times rename has blocked due to IQ full (Count)
system.cpu25.rename.LQFullEvents              1872858                       # Number of times rename has blocked due to LQ full (Count)
system.cpu25.rename.SQFullEvents             74208176                       # Number of times rename has blocked due to SQ full (Count)
system.cpu25.rename.renamedOperands          33161452                       # Number of destination operands rename has renamed (Count)
system.cpu25.rename.lookups                  61029179                       # Number of register rename lookups that rename has made (Count)
system.cpu25.rename.intLookups               17054514                       # Number of integer rename lookups (Count)
system.cpu25.rename.fpLookups                 3187657                       # Number of floating rename lookups (Count)
system.cpu25.rename.committedMaps            33134213                       # Number of HB maps that are committed (Count)
system.cpu25.rename.undoneMaps                  27110                       # Number of HB maps that are undone due to squashing (Count)
system.cpu25.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu25.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu25.rename.skidInsts                 2113193                       # count of insts added to the skid buffer (Count)
system.cpu25.rob.reads                      117965259                       # The number of ROB reads (Count)
system.cpu25.rob.writes                      36254112                       # The number of ROB writes (Count)
system.cpu25.thread_0.numInsts               10475316                       # Number of Instructions committed (Count)
system.cpu25.thread_0.numOps                 18112627                       # Number of Ops committed (Count)
system.cpu25.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu26.numCycles                      100114646                       # Number of cpu cycles simulated (Cycle)
system.cpu26.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu26.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu26.instsAdded                      19302739                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu26.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu26.instsIssued                     19380053                       # Number of instructions issued (Count)
system.cpu26.squashedInstsIssued                   92                       # Number of squashed instructions issued (Count)
system.cpu26.squashedInstsExamined              14942                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu26.squashedOperandsExamined           14793                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu26.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu26.numIssuedDist::samples         100091039                       # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::mean             0.193624                       # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::stdev            0.972557                       # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::0                95027384     94.94%     94.94% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::1                 1053628      1.05%     95.99% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::2                  852695      0.85%     96.85% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::3                  590347      0.59%     97.44% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::4                  225231      0.23%     97.66% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::5                 1025863      1.02%     98.69% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::6                  395496      0.40%     99.08% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::7                  916381      0.92%    100.00% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::8                    4014      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu26.numIssuedDist::total           100091039                       # Number of insts issued each cycle (Count)
system.cpu26.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::IntAlu                  2174      6.41%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::IntMult                    0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::IntDiv                     0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatAdd                   0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatCmp                   0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatCvt                   0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatMult                  0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatMultAcc               0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatDiv                   0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatMisc                  0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatSqrt                  0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdAdd                    0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdAddAcc                 0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdAlu                    0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdCmp                    0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdCvt                    0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdMisc                   0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdMult                   0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdMultAcc                0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdShift                  0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdShiftAcc               0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdDiv                    0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdSqrt                   0      0.00%      6.41% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatAdd           14200     41.85%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatAlu               0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatCmp               0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatCvt               0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatDiv               0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatMisc              0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatMult              0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatMultAcc            0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatSqrt              0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdReduceAdd              0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdReduceAlu              0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdReduceCmp              0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdAes                    0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdAesMix                 0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdSha1Hash               0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdSha1Hash2              0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdSha256Hash             0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdSha256Hash2            0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdShaSigma2              0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdShaSigma3              0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::SimdPredAlu                0      0.00%     48.26% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::MemRead                  169      0.50%     48.75% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::MemWrite                  34      0.10%     48.85% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatMemRead            9804     28.89%     77.75% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::FloatMemWrite           7551     22.25%    100.00% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu26.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu26.statIssuedInstType_0::No_OpClass          149      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::IntAlu     15873939     81.91%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::IntMult           18      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::IntDiv          204      0.00%     81.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatAdd       281300      1.45%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatCmp            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatCvt            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatMult            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatDiv            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatMisc            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatSqrt            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdAdd            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdAlu            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdCmp            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdCvt            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdMisc            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdMult            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdShift            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdDiv            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdSqrt            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatAdd       281251      1.45%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatMult       250004      1.29%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdAes            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdAesMix            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::MemRead      1207104      6.23%     92.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::MemWrite        31760      0.16%     92.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatMemRead       860557      4.44%     96.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::FloatMemWrite       593767      3.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu26.statIssuedInstType_0::total     19380053                       # Number of instructions issued per FU type, per thread (Count)
system.cpu26.issueRate                       0.193579                       # Inst issue rate ((Count/Cycle))
system.cpu26.fuBusy                             33932                       # FU busy when requested (Count)
system.cpu26.fuBusyRate                      0.001751                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu26.intInstQueueReads              133319791                       # Number of integer instruction queue reads (Count)
system.cpu26.intInstQueueWrites              16629758                       # Number of integer instruction queue writes (Count)
system.cpu26.intInstQueueWakeupAccesses      16611954                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu26.fpInstQueueReads                 5565378                       # Number of floating instruction queue reads (Count)
system.cpu26.fpInstQueueWrites                2688102                       # Number of floating instruction queue writes (Count)
system.cpu26.fpInstQueueWakeupAccesses        2687621                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu26.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu26.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu26.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu26.intAluAccesses                  16615373                       # Number of integer alu accesses (Count)
system.cpu26.fpAluAccesses                    2798463                       # Number of floating point alu accesses (Count)
system.cpu26.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu26.numInsts                        19379783                       # Number of executed instructions (Count)
system.cpu26.numLoadInsts                     2067627                       # Number of load instructions executed (Count)
system.cpu26.numSquashedInsts                     270                       # Number of squashed instructions skipped in execute (Count)
system.cpu26.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu26.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu26.numRefs                          2693129                       # Number of memory reference insts executed (Count)
system.cpu26.numBranches                      2674156                       # Number of branches executed (Count)
system.cpu26.numStoreInsts                     625502                       # Number of stores executed (Count)
system.cpu26.numRate                         0.193576                       # Inst execution rate ((Count/Cycle))
system.cpu26.timesIdled                            80                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu26.idleCycles                         23607                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu26.quiesceCycles                    1487563                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu26.committedInsts                  11160891                       # Number of Instructions Simulated (Count)
system.cpu26.committedOps                    19287905                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu26.cpi                             8.970130                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu26.totalCpi                        8.970130                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu26.ipc                             0.111481                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu26.totalIpc                        0.111481                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu26.intRegfileReads                 18285016                       # Number of integer regfile reads (Count)
system.cpu26.intRegfileWrites                10026992                       # Number of integer regfile writes (Count)
system.cpu26.fpRegfileReads                   3187583                       # Number of floating regfile reads (Count)
system.cpu26.fpRegfileWrites                  2093862                       # Number of floating regfile writes (Count)
system.cpu26.ccRegfileReads                  13369703                       # number of cc regfile reads (Count)
system.cpu26.ccRegfileWrites                  8284189                       # number of cc regfile writes (Count)
system.cpu26.miscRegfileReads                 8292386                       # number of misc regfile reads (Count)
system.cpu26.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu26.MemDepUnit__0.insertedLoads      1988346                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__0.insertedStores       625768                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__0.conflictingLoads        31831                       # Number of conflicting loads. (Count)
system.cpu26.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu26.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu26.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu26.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu26.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu26.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu26.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu26.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu26.branchPred.lookups               2675739                       # Number of BP lookups (Count)
system.cpu26.branchPred.condPredicted         2674796                       # Number of conditional branches predicted (Count)
system.cpu26.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu26.branchPred.BTBLookups            1468942                       # Number of BTB lookups (Count)
system.cpu26.branchPred.BTBHits               1468876                       # Number of BTB hits (Count)
system.cpu26.branchPred.BTBHitRatio          0.999955                       # BTB Hit Ratio (Ratio)
system.cpu26.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu26.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu26.branchPred.indirectLookups           314                       # Number of indirect predictor lookups. (Count)
system.cpu26.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu26.branchPred.indirectMisses            278                       # Number of indirect misses. (Count)
system.cpu26.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu26.commit.commitSquashedInsts         13268                       # The number of squashed insts skipped by commit (Count)
system.cpu26.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu26.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu26.commit.numCommittedDist::samples    100089270                       # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::mean     0.192707                       # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::stdev     0.998251                       # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::0      95309646     95.22%     95.22% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::1       1179288      1.18%     96.40% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::2        172960      0.17%     96.58% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::3        776894      0.78%     97.35% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::4        491148      0.49%     97.84% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::5        916591      0.92%     98.76% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::6         73331      0.07%     98.83% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::7        910814      0.91%     99.74% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::8        258598      0.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu26.commit.numCommittedDist::total    100089270                       # Number of insts commited each cycle (Count)
system.cpu26.commit.instsCommitted           11160891                       # Number of instructions committed (Count)
system.cpu26.commit.opsCommitted             19287905                       # Number of ops (including micro ops) committed (Count)
system.cpu26.commit.memRefs                   2612158                       # Number of memory references committed (Count)
system.cpu26.commit.loads                     1986800                       # Number of loads committed (Count)
system.cpu26.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu26.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu26.commit.branches                  2672658                       # Number of branches committed (Count)
system.cpu26.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu26.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu26.commit.integer                  16770504                       # Number of committed integer instructions. (Count)
system.cpu26.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu26.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::IntAlu     15862980     82.24%     82.24% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::IntMult           18      0.00%     82.24% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::IntDiv          198      0.00%     82.24% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatAdd       281260      1.46%     83.70% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatCmp            0      0.00%     83.70% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatCvt            0      0.00%     83.70% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatMult            0      0.00%     83.70% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.70% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatDiv            0      0.00%     83.70% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatMisc            0      0.00%     83.70% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatSqrt            0      0.00%     83.70% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdAdd            0      0.00%     83.70% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.70% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdAlu            0      0.00%     83.70% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdCmp            0      0.00%     83.70% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdCvt            0      0.00%     83.70% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdMisc            0      0.00%     83.70% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdMult            0      0.00%     83.70% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.70% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdShift            0      0.00%     83.70% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.70% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdDiv            0      0.00%     83.70% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdSqrt            0      0.00%     83.70% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatAdd       281250      1.46%     85.16% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.16% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.16% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.16% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.16% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.16% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatMult       250000      1.30%     86.46% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.46% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.46% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.46% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.46% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.46% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.46% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.46% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdAes            0      0.00%     86.46% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdAesMix            0      0.00%     86.46% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.46% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.46% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.46% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.46% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.46% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.46% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.46% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::MemRead      1205532      6.25%     92.71% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::MemWrite        31600      0.16%     92.87% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatMemRead       781268      4.05%     96.92% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::FloatMemWrite       593758      3.08%    100.00% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu26.commit.committedInstType_0::total     19287905                       # Class of committed instruction (Count)
system.cpu26.commit.commitEligibleSamples       258598                       # number cycles where commit BW limit reached (Cycle)
system.cpu26.dcache.demandHits::cpu26.data      1999698                       # number of demand (read+write) hits (Count)
system.cpu26.dcache.demandHits::total         1999698                       # number of demand (read+write) hits (Count)
system.cpu26.dcache.overallHits::cpu26.data      1999698                       # number of overall hits (Count)
system.cpu26.dcache.overallHits::total        1999698                       # number of overall hits (Count)
system.cpu26.dcache.demandMisses::cpu26.data       613670                       # number of demand (read+write) misses (Count)
system.cpu26.dcache.demandMisses::total        613670                       # number of demand (read+write) misses (Count)
system.cpu26.dcache.overallMisses::cpu26.data       613670                       # number of overall misses (Count)
system.cpu26.dcache.overallMisses::total       613670                       # number of overall misses (Count)
system.cpu26.dcache.demandMissLatency::cpu26.data 130989925216                       # number of demand (read+write) miss ticks (Tick)
system.cpu26.dcache.demandMissLatency::total 130989925216                       # number of demand (read+write) miss ticks (Tick)
system.cpu26.dcache.overallMissLatency::cpu26.data 130989925216                       # number of overall miss ticks (Tick)
system.cpu26.dcache.overallMissLatency::total 130989925216                       # number of overall miss ticks (Tick)
system.cpu26.dcache.demandAccesses::cpu26.data      2613368                       # number of demand (read+write) accesses (Count)
system.cpu26.dcache.demandAccesses::total      2613368                       # number of demand (read+write) accesses (Count)
system.cpu26.dcache.overallAccesses::cpu26.data      2613368                       # number of overall (read+write) accesses (Count)
system.cpu26.dcache.overallAccesses::total      2613368                       # number of overall (read+write) accesses (Count)
system.cpu26.dcache.demandMissRate::cpu26.data     0.234820                       # miss rate for demand accesses (Ratio)
system.cpu26.dcache.demandMissRate::total     0.234820                       # miss rate for demand accesses (Ratio)
system.cpu26.dcache.overallMissRate::cpu26.data     0.234820                       # miss rate for overall accesses (Ratio)
system.cpu26.dcache.overallMissRate::total     0.234820                       # miss rate for overall accesses (Ratio)
system.cpu26.dcache.demandAvgMissLatency::cpu26.data 213453.362908                       # average overall miss latency in ticks ((Tick/Count))
system.cpu26.dcache.demandAvgMissLatency::total 213453.362908                       # average overall miss latency in ticks ((Tick/Count))
system.cpu26.dcache.overallAvgMissLatency::cpu26.data 213453.362908                       # average overall miss latency ((Tick/Count))
system.cpu26.dcache.overallAvgMissLatency::total 213453.362908                       # average overall miss latency ((Tick/Count))
system.cpu26.dcache.blockedCycles::no_mshrs     19393817                       # number of cycles access was blocked (Cycle)
system.cpu26.dcache.blockedCycles::no_targets         6857                       # number of cycles access was blocked (Cycle)
system.cpu26.dcache.blockedCauses::no_mshrs        51782                       # number of times access was blocked (Count)
system.cpu26.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu26.dcache.avgBlocked::no_mshrs   374.528157                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.dcache.avgBlocked::no_targets   253.962963                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.dcache.writebacks::writebacks        78039                       # number of writebacks (Count)
system.cpu26.dcache.writebacks::total           78039                       # number of writebacks (Count)
system.cpu26.dcache.demandMshrHits::cpu26.data       441448                       # number of demand (read+write) MSHR hits (Count)
system.cpu26.dcache.demandMshrHits::total       441448                       # number of demand (read+write) MSHR hits (Count)
system.cpu26.dcache.overallMshrHits::cpu26.data       441448                       # number of overall MSHR hits (Count)
system.cpu26.dcache.overallMshrHits::total       441448                       # number of overall MSHR hits (Count)
system.cpu26.dcache.demandMshrMisses::cpu26.data       172222                       # number of demand (read+write) MSHR misses (Count)
system.cpu26.dcache.demandMshrMisses::total       172222                       # number of demand (read+write) MSHR misses (Count)
system.cpu26.dcache.overallMshrMisses::cpu26.data       172222                       # number of overall MSHR misses (Count)
system.cpu26.dcache.overallMshrMisses::total       172222                       # number of overall MSHR misses (Count)
system.cpu26.dcache.demandMshrMissLatency::cpu26.data  57988480466                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu26.dcache.demandMshrMissLatency::total  57988480466                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu26.dcache.overallMshrMissLatency::cpu26.data  57988480466                       # number of overall MSHR miss ticks (Tick)
system.cpu26.dcache.overallMshrMissLatency::total  57988480466                       # number of overall MSHR miss ticks (Tick)
system.cpu26.dcache.demandMshrMissRate::cpu26.data     0.065900                       # mshr miss ratio for demand accesses (Ratio)
system.cpu26.dcache.demandMshrMissRate::total     0.065900                       # mshr miss ratio for demand accesses (Ratio)
system.cpu26.dcache.overallMshrMissRate::cpu26.data     0.065900                       # mshr miss ratio for overall accesses (Ratio)
system.cpu26.dcache.overallMshrMissRate::total     0.065900                       # mshr miss ratio for overall accesses (Ratio)
system.cpu26.dcache.demandAvgMshrMissLatency::cpu26.data 336707.740393                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.dcache.demandAvgMshrMissLatency::total 336707.740393                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.dcache.overallAvgMshrMissLatency::cpu26.data 336707.740393                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.dcache.overallAvgMshrMissLatency::total 336707.740393                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.dcache.replacements               171081                       # number of replacements (Count)
system.cpu26.dcache.LockedRMWReadReq.hits::cpu26.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu26.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu26.dcache.LockedRMWReadReq.misses::cpu26.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu26.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu26.dcache.LockedRMWReadReq.missLatency::cpu26.data      2412750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu26.dcache.LockedRMWReadReq.missLatency::total      2412750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu26.dcache.LockedRMWReadReq.accesses::cpu26.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu26.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu26.dcache.LockedRMWReadReq.missRate::cpu26.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu26.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu26.dcache.LockedRMWReadReq.avgMissLatency::cpu26.data 57446.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu26.dcache.LockedRMWReadReq.avgMissLatency::total 57446.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu26.dcache.LockedRMWReadReq.mshrMisses::cpu26.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu26.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu26.dcache.LockedRMWReadReq.mshrMissLatency::cpu26.data      4869000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu26.dcache.LockedRMWReadReq.mshrMissLatency::total      4869000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu26.dcache.LockedRMWReadReq.mshrMissRate::cpu26.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu26.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu26.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu26.data 115928.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu26.dcache.LockedRMWReadReq.avgMshrMissLatency::total 115928.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu26.dcache.LockedRMWWriteReq.hits::cpu26.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu26.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu26.dcache.LockedRMWWriteReq.accesses::cpu26.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu26.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu26.dcache.ReadReq.hits::cpu26.data      1448648                       # number of ReadReq hits (Count)
system.cpu26.dcache.ReadReq.hits::total       1448648                       # number of ReadReq hits (Count)
system.cpu26.dcache.ReadReq.misses::cpu26.data       539405                       # number of ReadReq misses (Count)
system.cpu26.dcache.ReadReq.misses::total       539405                       # number of ReadReq misses (Count)
system.cpu26.dcache.ReadReq.missLatency::cpu26.data 108792463500                       # number of ReadReq miss ticks (Tick)
system.cpu26.dcache.ReadReq.missLatency::total 108792463500                       # number of ReadReq miss ticks (Tick)
system.cpu26.dcache.ReadReq.accesses::cpu26.data      1988053                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu26.dcache.ReadReq.accesses::total      1988053                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu26.dcache.ReadReq.missRate::cpu26.data     0.271323                       # miss rate for ReadReq accesses (Ratio)
system.cpu26.dcache.ReadReq.missRate::total     0.271323                       # miss rate for ReadReq accesses (Ratio)
system.cpu26.dcache.ReadReq.avgMissLatency::cpu26.data 201689.757233                       # average ReadReq miss latency ((Tick/Count))
system.cpu26.dcache.ReadReq.avgMissLatency::total 201689.757233                       # average ReadReq miss latency ((Tick/Count))
system.cpu26.dcache.ReadReq.mshrHits::cpu26.data       441447                       # number of ReadReq MSHR hits (Count)
system.cpu26.dcache.ReadReq.mshrHits::total       441447                       # number of ReadReq MSHR hits (Count)
system.cpu26.dcache.ReadReq.mshrMisses::cpu26.data        97958                       # number of ReadReq MSHR misses (Count)
system.cpu26.dcache.ReadReq.mshrMisses::total        97958                       # number of ReadReq MSHR misses (Count)
system.cpu26.dcache.ReadReq.mshrMissLatency::cpu26.data  35828151250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu26.dcache.ReadReq.mshrMissLatency::total  35828151250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu26.dcache.ReadReq.mshrMissRate::cpu26.data     0.049273                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu26.dcache.ReadReq.mshrMissRate::total     0.049273                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu26.dcache.ReadReq.avgMshrMissLatency::cpu26.data 365750.130158                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu26.dcache.ReadReq.avgMshrMissLatency::total 365750.130158                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu26.dcache.WriteReq.hits::cpu26.data       551050                       # number of WriteReq hits (Count)
system.cpu26.dcache.WriteReq.hits::total       551050                       # number of WriteReq hits (Count)
system.cpu26.dcache.WriteReq.misses::cpu26.data        74265                       # number of WriteReq misses (Count)
system.cpu26.dcache.WriteReq.misses::total        74265                       # number of WriteReq misses (Count)
system.cpu26.dcache.WriteReq.missLatency::cpu26.data  22197461716                       # number of WriteReq miss ticks (Tick)
system.cpu26.dcache.WriteReq.missLatency::total  22197461716                       # number of WriteReq miss ticks (Tick)
system.cpu26.dcache.WriteReq.accesses::cpu26.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu26.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu26.dcache.WriteReq.missRate::cpu26.data     0.118764                       # miss rate for WriteReq accesses (Ratio)
system.cpu26.dcache.WriteReq.missRate::total     0.118764                       # miss rate for WriteReq accesses (Ratio)
system.cpu26.dcache.WriteReq.avgMissLatency::cpu26.data 298895.330452                       # average WriteReq miss latency ((Tick/Count))
system.cpu26.dcache.WriteReq.avgMissLatency::total 298895.330452                       # average WriteReq miss latency ((Tick/Count))
system.cpu26.dcache.WriteReq.mshrHits::cpu26.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu26.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu26.dcache.WriteReq.mshrMisses::cpu26.data        74264                       # number of WriteReq MSHR misses (Count)
system.cpu26.dcache.WriteReq.mshrMisses::total        74264                       # number of WriteReq MSHR misses (Count)
system.cpu26.dcache.WriteReq.mshrMissLatency::cpu26.data  22160329216                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu26.dcache.WriteReq.mshrMissLatency::total  22160329216                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu26.dcache.WriteReq.mshrMissRate::cpu26.data     0.118763                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu26.dcache.WriteReq.mshrMissRate::total     0.118763                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu26.dcache.WriteReq.avgMshrMissLatency::cpu26.data 298399.348486                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu26.dcache.WriteReq.avgMshrMissLatency::total 298399.348486                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu26.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.dcache.tags.tagsInUse        1009.980120                       # Average ticks per tags in use ((Tick/Count))
system.cpu26.dcache.tags.totalRefs            2172006                       # Total number of references to valid blocks. (Count)
system.cpu26.dcache.tags.sampledRefs           172244                       # Sample count of references to valid blocks. (Count)
system.cpu26.dcache.tags.avgRefs            12.610053                       # Average number of references to valid blocks. ((Count/Count))
system.cpu26.dcache.tags.warmupTick         371977000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu26.dcache.tags.occupancies::cpu26.data  1009.980120                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu26.dcache.tags.avgOccs::cpu26.data     0.986309                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu26.dcache.tags.avgOccs::total      0.986309                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu26.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu26.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu26.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu26.dcache.tags.tagAccesses          5399152                       # Number of tag accesses (Count)
system.cpu26.dcache.tags.dataAccesses         5399152                       # Number of data accesses (Count)
system.cpu26.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.decode.idleCycles                 773208                       # Number of cycles decode is idle (Cycle)
system.cpu26.decode.blockedCycles            95997617                       # Number of cycles decode is blocked (Cycle)
system.cpu26.decode.runCycles                 2929241                       # Number of cycles decode is running (Cycle)
system.cpu26.decode.unblockCycles              390809                       # Number of cycles decode is unblocking (Cycle)
system.cpu26.decode.squashCycles                  164                       # Number of cycles decode is squashing (Cycle)
system.cpu26.decode.branchResolved            1468647                       # Number of times decode resolved a branch (Count)
system.cpu26.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu26.decode.decodedInsts             19304253                       # Number of instructions handled by decode (Count)
system.cpu26.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu26.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu26.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu26.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu26.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu26.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu26.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu26.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu26.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu26.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu26.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu26.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu26.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu26.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.fetch.icacheStallCycles           938632                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu26.fetch.insts                     11171642                       # Number of instructions fetch has processed (Count)
system.cpu26.fetch.branches                   2675739                       # Number of branches that fetch encountered (Count)
system.cpu26.fetch.predictedBranches          1469110                       # Number of branches that fetch has predicted taken (Count)
system.cpu26.fetch.cycles                    99152125                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu26.fetch.squashCycles                   402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu26.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu26.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu26.fetch.cacheLines                  934182                       # Number of cache lines fetched (Count)
system.cpu26.fetch.icacheSquashes                  51                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu26.fetch.nisnDist::samples        100091039                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::mean            0.192905                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::stdev           1.113952                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::0               96464895     96.38%     96.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::1                 484966      0.48%     96.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::2                  75450      0.08%     96.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::3                 353316      0.35%     97.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::4                 947821      0.95%     98.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::5                  33712      0.03%     98.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::6                  47407      0.05%     98.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::7                  99790      0.10%     98.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::8                1583682      1.58%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.nisnDist::total          100091039                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu26.fetch.branchRate                0.026727                       # Number of branch fetches per cycle (Ratio)
system.cpu26.fetch.rate                      0.111588                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu26.icache.demandHits::cpu26.inst       934108                       # number of demand (read+write) hits (Count)
system.cpu26.icache.demandHits::total          934108                       # number of demand (read+write) hits (Count)
system.cpu26.icache.overallHits::cpu26.inst       934108                       # number of overall hits (Count)
system.cpu26.icache.overallHits::total         934108                       # number of overall hits (Count)
system.cpu26.icache.demandMisses::cpu26.inst           74                       # number of demand (read+write) misses (Count)
system.cpu26.icache.demandMisses::total            74                       # number of demand (read+write) misses (Count)
system.cpu26.icache.overallMisses::cpu26.inst           74                       # number of overall misses (Count)
system.cpu26.icache.overallMisses::total           74                       # number of overall misses (Count)
system.cpu26.icache.demandMissLatency::cpu26.inst     10616250                       # number of demand (read+write) miss ticks (Tick)
system.cpu26.icache.demandMissLatency::total     10616250                       # number of demand (read+write) miss ticks (Tick)
system.cpu26.icache.overallMissLatency::cpu26.inst     10616250                       # number of overall miss ticks (Tick)
system.cpu26.icache.overallMissLatency::total     10616250                       # number of overall miss ticks (Tick)
system.cpu26.icache.demandAccesses::cpu26.inst       934182                       # number of demand (read+write) accesses (Count)
system.cpu26.icache.demandAccesses::total       934182                       # number of demand (read+write) accesses (Count)
system.cpu26.icache.overallAccesses::cpu26.inst       934182                       # number of overall (read+write) accesses (Count)
system.cpu26.icache.overallAccesses::total       934182                       # number of overall (read+write) accesses (Count)
system.cpu26.icache.demandMissRate::cpu26.inst     0.000079                       # miss rate for demand accesses (Ratio)
system.cpu26.icache.demandMissRate::total     0.000079                       # miss rate for demand accesses (Ratio)
system.cpu26.icache.overallMissRate::cpu26.inst     0.000079                       # miss rate for overall accesses (Ratio)
system.cpu26.icache.overallMissRate::total     0.000079                       # miss rate for overall accesses (Ratio)
system.cpu26.icache.demandAvgMissLatency::cpu26.inst 143462.837838                       # average overall miss latency in ticks ((Tick/Count))
system.cpu26.icache.demandAvgMissLatency::total 143462.837838                       # average overall miss latency in ticks ((Tick/Count))
system.cpu26.icache.overallAvgMissLatency::cpu26.inst 143462.837838                       # average overall miss latency ((Tick/Count))
system.cpu26.icache.overallAvgMissLatency::total 143462.837838                       # average overall miss latency ((Tick/Count))
system.cpu26.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu26.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu26.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu26.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu26.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.icache.demandMshrHits::cpu26.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu26.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu26.icache.overallMshrHits::cpu26.inst           14                       # number of overall MSHR hits (Count)
system.cpu26.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu26.icache.demandMshrMisses::cpu26.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu26.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu26.icache.overallMshrMisses::cpu26.inst           60                       # number of overall MSHR misses (Count)
system.cpu26.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu26.icache.demandMshrMissLatency::cpu26.inst      8727500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu26.icache.demandMshrMissLatency::total      8727500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu26.icache.overallMshrMissLatency::cpu26.inst      8727500                       # number of overall MSHR miss ticks (Tick)
system.cpu26.icache.overallMshrMissLatency::total      8727500                       # number of overall MSHR miss ticks (Tick)
system.cpu26.icache.demandMshrMissRate::cpu26.inst     0.000064                       # mshr miss ratio for demand accesses (Ratio)
system.cpu26.icache.demandMshrMissRate::total     0.000064                       # mshr miss ratio for demand accesses (Ratio)
system.cpu26.icache.overallMshrMissRate::cpu26.inst     0.000064                       # mshr miss ratio for overall accesses (Ratio)
system.cpu26.icache.overallMshrMissRate::total     0.000064                       # mshr miss ratio for overall accesses (Ratio)
system.cpu26.icache.demandAvgMshrMissLatency::cpu26.inst 145458.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.icache.demandAvgMshrMissLatency::total 145458.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.icache.overallAvgMshrMissLatency::cpu26.inst 145458.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.icache.overallAvgMshrMissLatency::total 145458.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu26.icache.replacements                    0                       # number of replacements (Count)
system.cpu26.icache.ReadReq.hits::cpu26.inst       934108                       # number of ReadReq hits (Count)
system.cpu26.icache.ReadReq.hits::total        934108                       # number of ReadReq hits (Count)
system.cpu26.icache.ReadReq.misses::cpu26.inst           74                       # number of ReadReq misses (Count)
system.cpu26.icache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu26.icache.ReadReq.missLatency::cpu26.inst     10616250                       # number of ReadReq miss ticks (Tick)
system.cpu26.icache.ReadReq.missLatency::total     10616250                       # number of ReadReq miss ticks (Tick)
system.cpu26.icache.ReadReq.accesses::cpu26.inst       934182                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu26.icache.ReadReq.accesses::total       934182                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu26.icache.ReadReq.missRate::cpu26.inst     0.000079                       # miss rate for ReadReq accesses (Ratio)
system.cpu26.icache.ReadReq.missRate::total     0.000079                       # miss rate for ReadReq accesses (Ratio)
system.cpu26.icache.ReadReq.avgMissLatency::cpu26.inst 143462.837838                       # average ReadReq miss latency ((Tick/Count))
system.cpu26.icache.ReadReq.avgMissLatency::total 143462.837838                       # average ReadReq miss latency ((Tick/Count))
system.cpu26.icache.ReadReq.mshrHits::cpu26.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu26.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu26.icache.ReadReq.mshrMisses::cpu26.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu26.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu26.icache.ReadReq.mshrMissLatency::cpu26.inst      8727500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu26.icache.ReadReq.mshrMissLatency::total      8727500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu26.icache.ReadReq.mshrMissRate::cpu26.inst     0.000064                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu26.icache.ReadReq.mshrMissRate::total     0.000064                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu26.icache.ReadReq.avgMshrMissLatency::cpu26.inst 145458.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu26.icache.ReadReq.avgMshrMissLatency::total 145458.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu26.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.icache.tags.tagsInUse          55.645715                       # Average ticks per tags in use ((Tick/Count))
system.cpu26.icache.tags.totalRefs             934168                       # Total number of references to valid blocks. (Count)
system.cpu26.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu26.icache.tags.avgRefs         15569.466667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu26.icache.tags.warmupTick         371958000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu26.icache.tags.occupancies::cpu26.inst    55.645715                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu26.icache.tags.avgOccs::cpu26.inst     0.108683                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu26.icache.tags.avgOccs::total      0.108683                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu26.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu26.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu26.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu26.icache.tags.tagAccesses          1868424                       # Number of tag accesses (Count)
system.cpu26.icache.tags.dataAccesses         1868424                       # Number of data accesses (Count)
system.cpu26.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu26.iew.squashCycles                     164                       # Number of cycles IEW is squashing (Cycle)
system.cpu26.iew.blockCycles                  2433220                       # Number of cycles IEW is blocking (Cycle)
system.cpu26.iew.unblockCycles               10786258                       # Number of cycles IEW is unblocking (Cycle)
system.cpu26.iew.dispatchedInsts             19302914                       # Number of instructions dispatched to IQ (Count)
system.cpu26.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu26.iew.dispLoadInsts                1988346                       # Number of dispatched load instructions (Count)
system.cpu26.iew.dispStoreInsts                625768                       # Number of dispatched store instructions (Count)
system.cpu26.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu26.iew.iqFullEvents                    4939                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu26.iew.lsqFullEvents               10769548                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu26.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu26.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu26.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu26.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu26.iew.instsToCommit               19299668                       # Cumulative count of insts sent to commit (Count)
system.cpu26.iew.writebackCount              19299575                       # Cumulative count of insts written-back (Count)
system.cpu26.iew.producerInst                14151312                       # Number of instructions producing a value (Count)
system.cpu26.iew.consumerInst                19211660                       # Number of instructions consuming a value (Count)
system.cpu26.iew.wbRate                      0.192775                       # Insts written-back per cycle ((Count/Cycle))
system.cpu26.iew.wbFanout                    0.736600                       # Average fanout of values written-back ((Count/Count))
system.cpu26.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu26.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu26.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu26.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu26.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu26.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu26.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu26.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu26.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu26.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu26.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu26.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu26.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu26.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu26.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu26.lsq0.squashedLoads                  1538                       # Number of loads squashed (Count)
system.cpu26.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu26.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu26.lsq0.squashedStores                  410                       # Number of stores squashed (Count)
system.cpu26.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu26.lsq0.blockedByCache                33148                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu26.lsq0.loadToUse::samples          1986800                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::mean          238.575189                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::stdev         587.910292                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::0-9              1432899     72.12%     72.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::10-19               4765      0.24%     72.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::20-29              14503      0.73%     73.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::30-39              18747      0.94%     74.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::40-49              11728      0.59%     74.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::50-59               7072      0.36%     74.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::60-69               8361      0.42%     75.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::70-79               8055      0.41%     75.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::80-89               5842      0.29%     76.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::90-99               6266      0.32%     76.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::100-109             6763      0.34%     76.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::110-119             5381      0.27%     77.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::120-129             5306      0.27%     77.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::130-139             5863      0.30%     77.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::140-149             5151      0.26%     77.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::150-159             4159      0.21%     78.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::160-169             4145      0.21%     78.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::170-179             3871      0.19%     78.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::180-189             3116      0.16%     78.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::190-199             3575      0.18%     78.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::200-209             4035      0.20%     79.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::210-219             3517      0.18%     79.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::220-229             3014      0.15%     79.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::230-239             3390      0.17%     79.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::240-249             3220      0.16%     79.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::250-259             2725      0.14%     79.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::260-269             3047      0.15%     79.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::270-279             3276      0.16%     80.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::280-289             3219      0.16%     80.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::290-299             3447      0.17%     80.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::overflows         388342     19.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::max_value           7655                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.lsq0.loadToUse::total            1986800                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu26.mmu.dtb.rdAccesses               1988159                       # TLB accesses on read requests (Count)
system.cpu26.mmu.dtb.wrAccesses                625502                       # TLB accesses on write requests (Count)
system.cpu26.mmu.dtb.rdMisses                    1694                       # TLB misses on read requests (Count)
system.cpu26.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu26.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu26.mmu.itb.wrAccesses                934194                       # TLB accesses on write requests (Count)
system.cpu26.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu26.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu26.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu26.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu26.power_state.ticksClkGated::mean  10918753250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu26.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu26.power_state.ticksClkGated::min_value  10918753250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu26.power_state.ticksClkGated::max_value  10918753250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu26.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu26.power_state.pwrStateResidencyTicks::ON  25400552250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.power_state.pwrStateResidencyTicks::CLK_GATED  10918753250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.rename.squashCycles                  164                       # Number of cycles rename is squashing (Cycle)
system.cpu26.rename.idleCycles                 903666                       # Number of cycles rename is idle (Cycle)
system.cpu26.rename.blockCycles              18294719                       # Number of cycles rename is blocking (Cycle)
system.cpu26.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu26.rename.runCycles                 3167824                       # Number of cycles rename is running (Cycle)
system.cpu26.rename.unblockCycles            77724387                       # Number of cycles rename is unblocking (Cycle)
system.cpu26.rename.renamedInsts             19303643                       # Number of instructions processed by rename (Count)
system.cpu26.rename.ROBFullEvents               67840                       # Number of times rename has blocked due to ROB full (Count)
system.cpu26.rename.IQFullEvents              3920257                       # Number of times rename has blocked due to IQ full (Count)
system.cpu26.rename.LQFullEvents              1108272                       # Number of times rename has blocked due to LQ full (Count)
system.cpu26.rename.SQFullEvents             76355125                       # Number of times rename has blocked due to SQ full (Count)
system.cpu26.rename.renamedOperands          35511911                       # Number of destination operands rename has renamed (Count)
system.cpu26.rename.lookups                  65142507                       # Number of register rename lookups that rename has made (Count)
system.cpu26.rename.intLookups               18131647                       # Number of integer rename lookups (Count)
system.cpu26.rename.fpLookups                 3187895                       # Number of floating rename lookups (Count)
system.cpu26.rename.committedMaps            35484778                       # Number of HB maps that are committed (Count)
system.cpu26.rename.undoneMaps                  27004                       # Number of HB maps that are undone due to squashing (Count)
system.cpu26.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu26.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu26.rename.skidInsts                 2103490                       # count of insts added to the skid buffer (Count)
system.cpu26.rob.reads                      119131572                       # The number of ROB reads (Count)
system.cpu26.rob.writes                      38604303                       # The number of ROB writes (Count)
system.cpu26.thread_0.numInsts               11160891                       # Number of Instructions committed (Count)
system.cpu26.thread_0.numOps                 19287905                       # Number of Ops committed (Count)
system.cpu26.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu27.numCycles                      100108278                       # Number of cpu cycles simulated (Cycle)
system.cpu27.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu27.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu27.instsAdded                      17322021                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu27.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu27.instsIssued                     17383307                       # Number of instructions issued (Count)
system.cpu27.squashedInstsIssued                   81                       # Number of squashed instructions issued (Count)
system.cpu27.squashedInstsExamined              14896                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu27.squashedOperandsExamined           14692                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu27.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu27.numIssuedDist::samples         100085934                       # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::mean             0.173684                       # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::stdev            0.931879                       # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::0                95669153     95.59%     95.59% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::1                  901824      0.90%     96.49% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::2                  692399      0.69%     97.18% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::3                  428895      0.43%     97.61% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::4                  226237      0.23%     97.83% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::5                 1020372      1.02%     98.85% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::6                  230124      0.23%     99.08% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::7                  912992      0.91%    100.00% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::8                    3938      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu27.numIssuedDist::total           100085934                       # Number of insts issued each cycle (Count)
system.cpu27.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::IntAlu                  2176      7.29%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::IntMult                    0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::IntDiv                     0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatAdd                   0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatCmp                   0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatCvt                   0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatMult                  0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatMultAcc               0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatDiv                   0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatMisc                  0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatSqrt                  0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdAdd                    0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdAddAcc                 0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdAlu                    0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdCmp                    0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdCvt                    0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdMisc                   0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdMult                   0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdMultAcc                0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdShift                  0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdShiftAcc               0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdDiv                    0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdSqrt                   0      0.00%      7.29% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatAdd           13473     45.14%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatAlu               0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatCmp               0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatCvt               0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatDiv               0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatMisc              0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatMult              0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatMultAcc            0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatSqrt              0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdReduceAdd              0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdReduceAlu              0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdReduceCmp              0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdAes                    0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdAesMix                 0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdSha1Hash               0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdSha1Hash2              0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdSha256Hash             0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdSha256Hash2            0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdShaSigma2              0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdShaSigma3              0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::SimdPredAlu                0      0.00%     52.43% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::MemRead                  166      0.56%     52.98% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::MemWrite                  34      0.11%     53.10% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatMemRead            7667     25.69%     78.78% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::FloatMemWrite           6334     21.22%    100.00% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu27.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu27.statIssuedInstType_0::No_OpClass          148      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::IntAlu     14058310     80.87%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::IntMult           18      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::IntDiv          204      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatAdd       281300      1.62%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatCmp            0      0.00%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatCvt            0      0.00%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatMult            0      0.00%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatDiv            0      0.00%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatMisc            0      0.00%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatSqrt            0      0.00%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdAdd            0      0.00%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdAlu            0      0.00%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdCmp            0      0.00%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdCvt            0      0.00%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdMisc            0      0.00%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdMult            0      0.00%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdShift            0      0.00%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdDiv            0      0.00%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdSqrt            0      0.00%     82.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatAdd       281250      1.62%     84.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatMult       250004      1.44%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdAes            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdAesMix            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::MemRead      1042012      5.99%     91.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::MemWrite        31759      0.18%     91.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatMemRead       844538      4.86%     96.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::FloatMemWrite       593764      3.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu27.statIssuedInstType_0::total     17383307                       # Number of instructions issued per FU type, per thread (Count)
system.cpu27.issueRate                       0.173645                       # Inst issue rate ((Count/Cycle))
system.cpu27.fuBusy                             29850                       # FU busy when requested (Count)
system.cpu27.fuBusyRate                      0.001717                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu27.intInstQueueReads              129353236                       # Number of integer instruction queue reads (Count)
system.cpu27.intInstQueueWrites              14649019                       # Number of integer instruction queue writes (Count)
system.cpu27.intInstQueueWakeupAccesses      14631276                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu27.fpInstQueueReads                 5529243                       # Number of floating instruction queue reads (Count)
system.cpu27.fpInstQueueWrites                2688076                       # Number of floating instruction queue writes (Count)
system.cpu27.fpInstQueueWakeupAccesses        2687608                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu27.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu27.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu27.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu27.intAluAccesses                  14634650                       # Number of integer alu accesses (Count)
system.cpu27.fpAluAccesses                    2778359                       # Number of floating point alu accesses (Count)
system.cpu27.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu27.numInsts                        17383031                       # Number of executed instructions (Count)
system.cpu27.numLoadInsts                     1886506                       # Number of load instructions executed (Count)
system.cpu27.numSquashedInsts                     276                       # Number of squashed instructions skipped in execute (Count)
system.cpu27.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu27.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu27.numRefs                          2512007                       # Number of memory reference insts executed (Count)
system.cpu27.numBranches                      2344045                       # Number of branches executed (Count)
system.cpu27.numStoreInsts                     625501                       # Number of stores executed (Count)
system.cpu27.numRate                         0.173642                       # Inst execution rate ((Count/Cycle))
system.cpu27.timesIdled                            78                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu27.idleCycles                         22344                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu27.quiesceCycles                    1495063                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu27.committedInsts                  10005499                       # Number of Instructions Simulated (Count)
system.cpu27.committedOps                    17307233                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu27.cpi                            10.005326                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu27.totalCpi                       10.005326                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu27.ipc                             0.099947                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu27.totalIpc                        0.099947                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu27.intRegfileReads                 16437312                       # Number of integer regfile reads (Count)
system.cpu27.intRegfileWrites                 8871593                       # Number of integer regfile writes (Count)
system.cpu27.fpRegfileReads                   3187566                       # Number of floating regfile reads (Count)
system.cpu27.fpRegfileWrites                  2093844                       # Number of floating regfile writes (Count)
system.cpu27.ccRegfileReads                  11719153                       # number of cc regfile reads (Count)
system.cpu27.ccRegfileWrites                  7293855                       # number of cc regfile writes (Count)
system.cpu27.miscRegfileReads                 7451037                       # number of misc regfile reads (Count)
system.cpu27.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu27.MemDepUnit__0.insertedLoads      1823284                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__0.insertedStores       625762                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__0.conflictingLoads        31830                       # Number of conflicting loads. (Count)
system.cpu27.MemDepUnit__0.conflictingStores        31490                       # Number of conflicting stores. (Count)
system.cpu27.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu27.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu27.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu27.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu27.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu27.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu27.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu27.branchPred.lookups               2345618                       # Number of BP lookups (Count)
system.cpu27.branchPred.condPredicted         2344677                       # Number of conditional branches predicted (Count)
system.cpu27.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu27.branchPred.BTBLookups            1303879                       # Number of BTB lookups (Count)
system.cpu27.branchPred.BTBHits               1303813                       # Number of BTB hits (Count)
system.cpu27.branchPred.BTBHitRatio          0.999949                       # BTB Hit Ratio (Ratio)
system.cpu27.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu27.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu27.branchPred.indirectLookups           313                       # Number of indirect predictor lookups. (Count)
system.cpu27.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu27.branchPred.indirectMisses            277                       # Number of indirect misses. (Count)
system.cpu27.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu27.commit.commitSquashedInsts         13222                       # The number of squashed insts skipped by commit (Count)
system.cpu27.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu27.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu27.commit.numCommittedDist::samples    100084176                       # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::mean     0.172927                       # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::stdev     0.969094                       # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::0      96094320     96.01%     96.01% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::1        872981      0.87%     96.89% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::2        173470      0.17%     97.06% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::3        463483      0.46%     97.52% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::4        337410      0.34%     97.86% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::5        911976      0.91%     98.77% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::6         74963      0.07%     98.85% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::7        907019      0.91%     99.75% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::8        248554      0.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu27.commit.numCommittedDist::total    100084176                       # Number of insts commited each cycle (Count)
system.cpu27.commit.instsCommitted           10005499                       # Number of instructions committed (Count)
system.cpu27.commit.opsCommitted             17307233                       # Number of ops (including micro ops) committed (Count)
system.cpu27.commit.memRefs                   2447102                       # Number of memory references committed (Count)
system.cpu27.commit.loads                     1821744                       # Number of loads committed (Count)
system.cpu27.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu27.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu27.commit.branches                  2342546                       # Number of branches committed (Count)
system.cpu27.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu27.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu27.commit.integer                  14954888                       # Number of committed integer instructions. (Count)
system.cpu27.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu27.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::IntAlu     14047364     81.16%     81.16% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::IntMult           18      0.00%     81.17% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::IntDiv          198      0.00%     81.17% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatAdd       281260      1.63%     82.79% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdAdd            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdAlu            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdCmp            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdCvt            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdMisc            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdMult            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdShift            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdDiv            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdSqrt            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatAdd       281250      1.63%     84.42% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.42% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.42% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.42% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.42% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.42% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatMult       250000      1.44%     85.86% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdAes            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdAesMix            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.86% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::MemRead      1040476      6.01%     91.87% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::MemWrite        31600      0.18%     92.06% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatMemRead       781268      4.51%     96.57% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::FloatMemWrite       593758      3.43%    100.00% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu27.commit.committedInstType_0::total     17307233                       # Class of committed instruction (Count)
system.cpu27.commit.commitEligibleSamples       248554                       # number cycles where commit BW limit reached (Cycle)
system.cpu27.dcache.demandHits::cpu27.data      1855636                       # number of demand (read+write) hits (Count)
system.cpu27.dcache.demandHits::total         1855636                       # number of demand (read+write) hits (Count)
system.cpu27.dcache.overallHits::cpu27.data      1855636                       # number of overall hits (Count)
system.cpu27.dcache.overallHits::total        1855636                       # number of overall hits (Count)
system.cpu27.dcache.demandMisses::cpu27.data       592673                       # number of demand (read+write) misses (Count)
system.cpu27.dcache.demandMisses::total        592673                       # number of demand (read+write) misses (Count)
system.cpu27.dcache.overallMisses::cpu27.data       592673                       # number of overall misses (Count)
system.cpu27.dcache.overallMisses::total       592673                       # number of overall misses (Count)
system.cpu27.dcache.demandMissLatency::cpu27.data 123987168474                       # number of demand (read+write) miss ticks (Tick)
system.cpu27.dcache.demandMissLatency::total 123987168474                       # number of demand (read+write) miss ticks (Tick)
system.cpu27.dcache.overallMissLatency::cpu27.data 123987168474                       # number of overall miss ticks (Tick)
system.cpu27.dcache.overallMissLatency::total 123987168474                       # number of overall miss ticks (Tick)
system.cpu27.dcache.demandAccesses::cpu27.data      2448309                       # number of demand (read+write) accesses (Count)
system.cpu27.dcache.demandAccesses::total      2448309                       # number of demand (read+write) accesses (Count)
system.cpu27.dcache.overallAccesses::cpu27.data      2448309                       # number of overall (read+write) accesses (Count)
system.cpu27.dcache.overallAccesses::total      2448309                       # number of overall (read+write) accesses (Count)
system.cpu27.dcache.demandMissRate::cpu27.data     0.242074                       # miss rate for demand accesses (Ratio)
system.cpu27.dcache.demandMissRate::total     0.242074                       # miss rate for demand accesses (Ratio)
system.cpu27.dcache.overallMissRate::cpu27.data     0.242074                       # miss rate for overall accesses (Ratio)
system.cpu27.dcache.overallMissRate::total     0.242074                       # miss rate for overall accesses (Ratio)
system.cpu27.dcache.demandAvgMissLatency::cpu27.data 209199.960980                       # average overall miss latency in ticks ((Tick/Count))
system.cpu27.dcache.demandAvgMissLatency::total 209199.960980                       # average overall miss latency in ticks ((Tick/Count))
system.cpu27.dcache.overallAvgMissLatency::cpu27.data 209199.960980                       # average overall miss latency ((Tick/Count))
system.cpu27.dcache.overallAvgMissLatency::total 209199.960980                       # average overall miss latency ((Tick/Count))
system.cpu27.dcache.blockedCycles::no_mshrs     18365681                       # number of cycles access was blocked (Cycle)
system.cpu27.dcache.blockedCycles::no_targets         5993                       # number of cycles access was blocked (Cycle)
system.cpu27.dcache.blockedCauses::no_mshrs        49411                       # number of times access was blocked (Count)
system.cpu27.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu27.dcache.avgBlocked::no_mshrs   371.692154                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.dcache.avgBlocked::no_targets   230.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.dcache.writebacks::writebacks        78043                       # number of writebacks (Count)
system.cpu27.dcache.writebacks::total           78043                       # number of writebacks (Count)
system.cpu27.dcache.demandMshrHits::cpu27.data       420449                       # number of demand (read+write) MSHR hits (Count)
system.cpu27.dcache.demandMshrHits::total       420449                       # number of demand (read+write) MSHR hits (Count)
system.cpu27.dcache.overallMshrHits::cpu27.data       420449                       # number of overall MSHR hits (Count)
system.cpu27.dcache.overallMshrHits::total       420449                       # number of overall MSHR hits (Count)
system.cpu27.dcache.demandMshrMisses::cpu27.data       172224                       # number of demand (read+write) MSHR misses (Count)
system.cpu27.dcache.demandMshrMisses::total       172224                       # number of demand (read+write) MSHR misses (Count)
system.cpu27.dcache.overallMshrMisses::cpu27.data       172224                       # number of overall MSHR misses (Count)
system.cpu27.dcache.overallMshrMisses::total       172224                       # number of overall MSHR misses (Count)
system.cpu27.dcache.demandMshrMissLatency::cpu27.data  57722929724                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu27.dcache.demandMshrMissLatency::total  57722929724                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu27.dcache.overallMshrMissLatency::cpu27.data  57722929724                       # number of overall MSHR miss ticks (Tick)
system.cpu27.dcache.overallMshrMissLatency::total  57722929724                       # number of overall MSHR miss ticks (Tick)
system.cpu27.dcache.demandMshrMissRate::cpu27.data     0.070344                       # mshr miss ratio for demand accesses (Ratio)
system.cpu27.dcache.demandMshrMissRate::total     0.070344                       # mshr miss ratio for demand accesses (Ratio)
system.cpu27.dcache.overallMshrMissRate::cpu27.data     0.070344                       # mshr miss ratio for overall accesses (Ratio)
system.cpu27.dcache.overallMshrMissRate::total     0.070344                       # mshr miss ratio for overall accesses (Ratio)
system.cpu27.dcache.demandAvgMshrMissLatency::cpu27.data 335161.938661                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.dcache.demandAvgMshrMissLatency::total 335161.938661                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.dcache.overallAvgMshrMissLatency::cpu27.data 335161.938661                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.dcache.overallAvgMshrMissLatency::total 335161.938661                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.dcache.replacements               171082                       # number of replacements (Count)
system.cpu27.dcache.LockedRMWReadReq.hits::cpu27.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu27.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu27.dcache.LockedRMWReadReq.misses::cpu27.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu27.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu27.dcache.LockedRMWReadReq.missLatency::cpu27.data      2374750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu27.dcache.LockedRMWReadReq.missLatency::total      2374750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu27.dcache.LockedRMWReadReq.accesses::cpu27.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu27.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu27.dcache.LockedRMWReadReq.missRate::cpu27.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu27.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu27.dcache.LockedRMWReadReq.avgMissLatency::cpu27.data 56541.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu27.dcache.LockedRMWReadReq.avgMissLatency::total 56541.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu27.dcache.LockedRMWReadReq.mshrMisses::cpu27.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu27.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu27.dcache.LockedRMWReadReq.mshrMissLatency::cpu27.data      4793000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu27.dcache.LockedRMWReadReq.mshrMissLatency::total      4793000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu27.dcache.LockedRMWReadReq.mshrMissRate::cpu27.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu27.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu27.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu27.data 114119.047619                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu27.dcache.LockedRMWReadReq.avgMshrMissLatency::total 114119.047619                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu27.dcache.LockedRMWWriteReq.hits::cpu27.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu27.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu27.dcache.LockedRMWWriteReq.accesses::cpu27.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu27.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu27.dcache.ReadReq.hits::cpu27.data      1304587                       # number of ReadReq hits (Count)
system.cpu27.dcache.ReadReq.hits::total       1304587                       # number of ReadReq hits (Count)
system.cpu27.dcache.ReadReq.misses::cpu27.data       518407                       # number of ReadReq misses (Count)
system.cpu27.dcache.ReadReq.misses::total       518407                       # number of ReadReq misses (Count)
system.cpu27.dcache.ReadReq.missLatency::cpu27.data 101390602500                       # number of ReadReq miss ticks (Tick)
system.cpu27.dcache.ReadReq.missLatency::total 101390602500                       # number of ReadReq miss ticks (Tick)
system.cpu27.dcache.ReadReq.accesses::cpu27.data      1822994                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu27.dcache.ReadReq.accesses::total      1822994                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu27.dcache.ReadReq.missRate::cpu27.data     0.284371                       # miss rate for ReadReq accesses (Ratio)
system.cpu27.dcache.ReadReq.missRate::total     0.284371                       # miss rate for ReadReq accesses (Ratio)
system.cpu27.dcache.ReadReq.avgMissLatency::cpu27.data 195581.083010                       # average ReadReq miss latency ((Tick/Count))
system.cpu27.dcache.ReadReq.avgMissLatency::total 195581.083010                       # average ReadReq miss latency ((Tick/Count))
system.cpu27.dcache.ReadReq.mshrHits::cpu27.data       420449                       # number of ReadReq MSHR hits (Count)
system.cpu27.dcache.ReadReq.mshrHits::total       420449                       # number of ReadReq MSHR hits (Count)
system.cpu27.dcache.ReadReq.mshrMisses::cpu27.data        97958                       # number of ReadReq MSHR misses (Count)
system.cpu27.dcache.ReadReq.mshrMisses::total        97958                       # number of ReadReq MSHR misses (Count)
system.cpu27.dcache.ReadReq.mshrMissLatency::cpu27.data  35163496750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu27.dcache.ReadReq.mshrMissLatency::total  35163496750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu27.dcache.ReadReq.mshrMissRate::cpu27.data     0.053735                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu27.dcache.ReadReq.mshrMissRate::total     0.053735                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu27.dcache.ReadReq.avgMshrMissLatency::cpu27.data 358965.033484                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu27.dcache.ReadReq.avgMshrMissLatency::total 358965.033484                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu27.dcache.WriteReq.hits::cpu27.data       551049                       # number of WriteReq hits (Count)
system.cpu27.dcache.WriteReq.hits::total       551049                       # number of WriteReq hits (Count)
system.cpu27.dcache.WriteReq.misses::cpu27.data        74266                       # number of WriteReq misses (Count)
system.cpu27.dcache.WriteReq.misses::total        74266                       # number of WriteReq misses (Count)
system.cpu27.dcache.WriteReq.missLatency::cpu27.data  22596565974                       # number of WriteReq miss ticks (Tick)
system.cpu27.dcache.WriteReq.missLatency::total  22596565974                       # number of WriteReq miss ticks (Tick)
system.cpu27.dcache.WriteReq.accesses::cpu27.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu27.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu27.dcache.WriteReq.missRate::cpu27.data     0.118766                       # miss rate for WriteReq accesses (Ratio)
system.cpu27.dcache.WriteReq.missRate::total     0.118766                       # miss rate for WriteReq accesses (Ratio)
system.cpu27.dcache.WriteReq.avgMissLatency::cpu27.data 304265.289284                       # average WriteReq miss latency ((Tick/Count))
system.cpu27.dcache.WriteReq.avgMissLatency::total 304265.289284                       # average WriteReq miss latency ((Tick/Count))
system.cpu27.dcache.WriteReq.mshrMisses::cpu27.data        74266                       # number of WriteReq MSHR misses (Count)
system.cpu27.dcache.WriteReq.mshrMisses::total        74266                       # number of WriteReq MSHR misses (Count)
system.cpu27.dcache.WriteReq.mshrMissLatency::cpu27.data  22559432974                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu27.dcache.WriteReq.mshrMissLatency::total  22559432974                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu27.dcache.WriteReq.mshrMissRate::cpu27.data     0.118766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu27.dcache.WriteReq.mshrMissRate::total     0.118766                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu27.dcache.WriteReq.avgMshrMissLatency::cpu27.data 303765.289284                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu27.dcache.WriteReq.avgMshrMissLatency::total 303765.289284                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu27.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.dcache.tags.tagsInUse        1010.191291                       # Average ticks per tags in use ((Tick/Count))
system.cpu27.dcache.tags.totalRefs            2027947                       # Total number of references to valid blocks. (Count)
system.cpu27.dcache.tags.sampledRefs           172244                       # Sample count of references to valid blocks. (Count)
system.cpu27.dcache.tags.avgRefs            11.773687                       # Average number of references to valid blocks. ((Count/Count))
system.cpu27.dcache.tags.warmupTick         373852000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu27.dcache.tags.occupancies::cpu27.data  1010.191291                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu27.dcache.tags.avgOccs::cpu27.data     0.986515                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu27.dcache.tags.avgOccs::total      0.986515                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu27.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu27.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu27.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu27.dcache.tags.tagAccesses          5069034                       # Number of tag accesses (Count)
system.cpu27.dcache.tags.dataAccesses         5069034                       # Number of data accesses (Count)
system.cpu27.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.decode.idleCycles                 455407                       # Number of cycles decode is idle (Cycle)
system.cpu27.decode.blockedCycles            96800980                       # Number of cycles decode is blocked (Cycle)
system.cpu27.decode.runCycles                 2442356                       # Number of cycles decode is running (Cycle)
system.cpu27.decode.unblockCycles              387028                       # Number of cycles decode is unblocking (Cycle)
system.cpu27.decode.squashCycles                  163                       # Number of cycles decode is squashing (Cycle)
system.cpu27.decode.branchResolved            1303591                       # Number of times decode resolved a branch (Count)
system.cpu27.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu27.decode.decodedInsts             17323534                       # Number of instructions handled by decode (Count)
system.cpu27.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu27.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu27.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu27.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu27.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu27.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu27.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu27.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu27.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu27.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu27.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu27.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu27.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu27.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.fetch.icacheStallCycles           618164                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu27.fetch.insts                     10016174                       # Number of instructions fetch has processed (Count)
system.cpu27.fetch.branches                   2345618                       # Number of branches that fetch encountered (Count)
system.cpu27.fetch.predictedBranches          1304047                       # Number of branches that fetch has predicted taken (Count)
system.cpu27.fetch.cycles                    99467489                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu27.fetch.squashCycles                   400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu27.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu27.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu27.fetch.cacheLines                  613550                       # Number of cache lines fetched (Count)
system.cpu27.fetch.icacheSquashes                  52                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu27.fetch.nisnDist::samples        100085934                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::mean            0.173124                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::stdev           1.060955                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::0               96954006     96.87%     96.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::1                 321313      0.32%     97.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::2                  71716      0.07%     97.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::3                 192954      0.19%     97.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::4                 943319      0.94%     98.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::5                  35562      0.04%     98.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::6                  49632      0.05%     98.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::7                 104682      0.10%     98.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::8                1412750      1.41%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.nisnDist::total          100085934                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu27.fetch.branchRate                0.023431                       # Number of branch fetches per cycle (Ratio)
system.cpu27.fetch.rate                      0.100053                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu27.icache.demandHits::cpu27.inst       613474                       # number of demand (read+write) hits (Count)
system.cpu27.icache.demandHits::total          613474                       # number of demand (read+write) hits (Count)
system.cpu27.icache.overallHits::cpu27.inst       613474                       # number of overall hits (Count)
system.cpu27.icache.overallHits::total         613474                       # number of overall hits (Count)
system.cpu27.icache.demandMisses::cpu27.inst           76                       # number of demand (read+write) misses (Count)
system.cpu27.icache.demandMisses::total            76                       # number of demand (read+write) misses (Count)
system.cpu27.icache.overallMisses::cpu27.inst           76                       # number of overall misses (Count)
system.cpu27.icache.overallMisses::total           76                       # number of overall misses (Count)
system.cpu27.icache.demandMissLatency::cpu27.inst      9885250                       # number of demand (read+write) miss ticks (Tick)
system.cpu27.icache.demandMissLatency::total      9885250                       # number of demand (read+write) miss ticks (Tick)
system.cpu27.icache.overallMissLatency::cpu27.inst      9885250                       # number of overall miss ticks (Tick)
system.cpu27.icache.overallMissLatency::total      9885250                       # number of overall miss ticks (Tick)
system.cpu27.icache.demandAccesses::cpu27.inst       613550                       # number of demand (read+write) accesses (Count)
system.cpu27.icache.demandAccesses::total       613550                       # number of demand (read+write) accesses (Count)
system.cpu27.icache.overallAccesses::cpu27.inst       613550                       # number of overall (read+write) accesses (Count)
system.cpu27.icache.overallAccesses::total       613550                       # number of overall (read+write) accesses (Count)
system.cpu27.icache.demandMissRate::cpu27.inst     0.000124                       # miss rate for demand accesses (Ratio)
system.cpu27.icache.demandMissRate::total     0.000124                       # miss rate for demand accesses (Ratio)
system.cpu27.icache.overallMissRate::cpu27.inst     0.000124                       # miss rate for overall accesses (Ratio)
system.cpu27.icache.overallMissRate::total     0.000124                       # miss rate for overall accesses (Ratio)
system.cpu27.icache.demandAvgMissLatency::cpu27.inst 130069.078947                       # average overall miss latency in ticks ((Tick/Count))
system.cpu27.icache.demandAvgMissLatency::total 130069.078947                       # average overall miss latency in ticks ((Tick/Count))
system.cpu27.icache.overallAvgMissLatency::cpu27.inst 130069.078947                       # average overall miss latency ((Tick/Count))
system.cpu27.icache.overallAvgMissLatency::total 130069.078947                       # average overall miss latency ((Tick/Count))
system.cpu27.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu27.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu27.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu27.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu27.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.icache.demandMshrHits::cpu27.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu27.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu27.icache.overallMshrHits::cpu27.inst           16                       # number of overall MSHR hits (Count)
system.cpu27.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu27.icache.demandMshrMisses::cpu27.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu27.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu27.icache.overallMshrMisses::cpu27.inst           60                       # number of overall MSHR misses (Count)
system.cpu27.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu27.icache.demandMshrMissLatency::cpu27.inst      8321500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu27.icache.demandMshrMissLatency::total      8321500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu27.icache.overallMshrMissLatency::cpu27.inst      8321500                       # number of overall MSHR miss ticks (Tick)
system.cpu27.icache.overallMshrMissLatency::total      8321500                       # number of overall MSHR miss ticks (Tick)
system.cpu27.icache.demandMshrMissRate::cpu27.inst     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu27.icache.demandMshrMissRate::total     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu27.icache.overallMshrMissRate::cpu27.inst     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu27.icache.overallMshrMissRate::total     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu27.icache.demandAvgMshrMissLatency::cpu27.inst 138691.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.icache.demandAvgMshrMissLatency::total 138691.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.icache.overallAvgMshrMissLatency::cpu27.inst 138691.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.icache.overallAvgMshrMissLatency::total 138691.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu27.icache.replacements                    0                       # number of replacements (Count)
system.cpu27.icache.ReadReq.hits::cpu27.inst       613474                       # number of ReadReq hits (Count)
system.cpu27.icache.ReadReq.hits::total        613474                       # number of ReadReq hits (Count)
system.cpu27.icache.ReadReq.misses::cpu27.inst           76                       # number of ReadReq misses (Count)
system.cpu27.icache.ReadReq.misses::total           76                       # number of ReadReq misses (Count)
system.cpu27.icache.ReadReq.missLatency::cpu27.inst      9885250                       # number of ReadReq miss ticks (Tick)
system.cpu27.icache.ReadReq.missLatency::total      9885250                       # number of ReadReq miss ticks (Tick)
system.cpu27.icache.ReadReq.accesses::cpu27.inst       613550                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu27.icache.ReadReq.accesses::total       613550                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu27.icache.ReadReq.missRate::cpu27.inst     0.000124                       # miss rate for ReadReq accesses (Ratio)
system.cpu27.icache.ReadReq.missRate::total     0.000124                       # miss rate for ReadReq accesses (Ratio)
system.cpu27.icache.ReadReq.avgMissLatency::cpu27.inst 130069.078947                       # average ReadReq miss latency ((Tick/Count))
system.cpu27.icache.ReadReq.avgMissLatency::total 130069.078947                       # average ReadReq miss latency ((Tick/Count))
system.cpu27.icache.ReadReq.mshrHits::cpu27.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu27.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu27.icache.ReadReq.mshrMisses::cpu27.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu27.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu27.icache.ReadReq.mshrMissLatency::cpu27.inst      8321500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu27.icache.ReadReq.mshrMissLatency::total      8321500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu27.icache.ReadReq.mshrMissRate::cpu27.inst     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu27.icache.ReadReq.mshrMissRate::total     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu27.icache.ReadReq.avgMshrMissLatency::cpu27.inst 138691.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu27.icache.ReadReq.avgMshrMissLatency::total 138691.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu27.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.icache.tags.tagsInUse          55.644314                       # Average ticks per tags in use ((Tick/Count))
system.cpu27.icache.tags.totalRefs             613534                       # Total number of references to valid blocks. (Count)
system.cpu27.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu27.icache.tags.avgRefs         10225.566667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu27.icache.tags.warmupTick         373833000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu27.icache.tags.occupancies::cpu27.inst    55.644314                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu27.icache.tags.avgOccs::cpu27.inst     0.108680                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu27.icache.tags.avgOccs::total      0.108680                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu27.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu27.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu27.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu27.icache.tags.tagAccesses          1227160                       # Number of tag accesses (Count)
system.cpu27.icache.tags.dataAccesses         1227160                       # Number of data accesses (Count)
system.cpu27.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu27.iew.squashCycles                     163                       # Number of cycles IEW is squashing (Cycle)
system.cpu27.iew.blockCycles                  2329129                       # Number of cycles IEW is blocking (Cycle)
system.cpu27.iew.unblockCycles               11122405                       # Number of cycles IEW is unblocking (Cycle)
system.cpu27.iew.dispatchedInsts             17322196                       # Number of instructions dispatched to IQ (Count)
system.cpu27.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu27.iew.dispLoadInsts                1823284                       # Number of dispatched load instructions (Count)
system.cpu27.iew.dispStoreInsts                625762                       # Number of dispatched store instructions (Count)
system.cpu27.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu27.iew.iqFullEvents                    5055                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu27.iew.lsqFullEvents               11107178                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu27.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu27.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu27.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu27.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu27.iew.instsToCommit               17318972                       # Cumulative count of insts sent to commit (Count)
system.cpu27.iew.writebackCount              17318884                       # Cumulative count of insts written-back (Count)
system.cpu27.iew.producerInst                12670190                       # Number of instructions producing a value (Count)
system.cpu27.iew.consumerInst                17404704                       # Number of instructions consuming a value (Count)
system.cpu27.iew.wbRate                      0.173002                       # Insts written-back per cycle ((Count/Cycle))
system.cpu27.iew.wbFanout                    0.727975                       # Average fanout of values written-back ((Count/Count))
system.cpu27.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu27.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu27.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu27.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu27.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu27.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu27.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu27.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu27.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu27.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu27.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu27.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu27.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu27.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu27.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu27.lsq0.squashedLoads                  1532                       # Number of loads squashed (Count)
system.cpu27.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu27.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu27.lsq0.squashedStores                  404                       # Number of stores squashed (Count)
system.cpu27.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu27.lsq0.blockedByCache                28658                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu27.lsq0.loadToUse::samples          1821744                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::mean          238.468591                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::stdev         572.748743                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::0-9              1290091     70.82%     70.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::10-19               4568      0.25%     71.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::20-29              15000      0.82%     71.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::30-39              19262      1.06%     72.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::40-49              11940      0.66%     73.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::50-59               7400      0.41%     74.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::60-69               8690      0.48%     74.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::70-79               8520      0.47%     74.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::80-89               5989      0.33%     75.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::90-99               6443      0.35%     75.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::100-109             6741      0.37%     76.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::110-119             5704      0.31%     76.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::120-129             5407      0.30%     76.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::130-139             5865      0.32%     76.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::140-149             5518      0.30%     77.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::150-159             4252      0.23%     77.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::160-169             3887      0.21%     77.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::170-179             3438      0.19%     77.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::180-189             3127      0.17%     78.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::190-199             3587      0.20%     78.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::200-209             3910      0.21%     78.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::210-219             3480      0.19%     78.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::220-229             3139      0.17%     78.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::230-239             3304      0.18%     79.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::240-249             2900      0.16%     79.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::250-259             2740      0.15%     79.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::260-269             2842      0.16%     79.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::270-279             2988      0.16%     79.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::280-289             3259      0.18%     79.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::290-299             3550      0.19%     80.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::overflows         364203     19.99%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::max_value           7364                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.lsq0.loadToUse::total            1821744                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu27.mmu.dtb.rdAccesses               1823092                       # TLB accesses on read requests (Count)
system.cpu27.mmu.dtb.wrAccesses                625501                       # TLB accesses on write requests (Count)
system.cpu27.mmu.dtb.rdMisses                    1701                       # TLB misses on read requests (Count)
system.cpu27.mmu.dtb.wrMisses                    1188                       # TLB misses on write requests (Count)
system.cpu27.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu27.mmu.itb.wrAccesses                613562                       # TLB accesses on write requests (Count)
system.cpu27.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu27.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu27.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu27.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu27.power_state.ticksClkGated::mean  10918470250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu27.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu27.power_state.ticksClkGated::min_value  10918470250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu27.power_state.ticksClkGated::max_value  10918470250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu27.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu27.power_state.pwrStateResidencyTicks::ON  25400835250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.power_state.pwrStateResidencyTicks::CLK_GATED  10918470250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu27.rename.squashCycles                  163                       # Number of cycles rename is squashing (Cycle)
system.cpu27.rename.idleCycles                 589281                       # Number of cycles rename is idle (Cycle)
system.cpu27.rename.blockCycles              18513048                       # Number of cycles rename is blocking (Cycle)
system.cpu27.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu27.rename.runCycles                 2682139                       # Number of cycles rename is running (Cycle)
system.cpu27.rename.unblockCycles            78301024                       # Number of cycles rename is unblocking (Cycle)
system.cpu27.rename.renamedInsts             17322927                       # Number of instructions processed by rename (Count)
system.cpu27.rename.ROBFullEvents               79106                       # Number of times rename has blocked due to ROB full (Count)
system.cpu27.rename.IQFullEvents              3531177                       # Number of times rename has blocked due to IQ full (Count)
system.cpu27.rename.LQFullEvents               532939                       # Number of times rename has blocked due to LQ full (Count)
system.cpu27.rename.SQFullEvents             77514701                       # Number of times rename has blocked due to SQ full (Count)
system.cpu27.rename.renamedOperands          31550506                       # Number of destination operands rename has renamed (Count)
system.cpu27.rename.lookups                  58210024                       # Number of register rename lookups that rename has made (Count)
system.cpu27.rename.intLookups               16315990                       # Number of integer rename lookups (Count)
system.cpu27.rename.fpLookups                 3187868                       # Number of floating rename lookups (Count)
system.cpu27.rename.committedMaps            31523434                       # Number of HB maps that are committed (Count)
system.cpu27.rename.undoneMaps                  26943                       # Number of HB maps that are undone due to squashing (Count)
system.cpu27.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu27.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu27.rename.skidInsts                 2091379                       # count of insts added to the skid buffer (Count)
system.cpu27.rob.reads                      117155804                       # The number of ROB reads (Count)
system.cpu27.rob.writes                      34642856                       # The number of ROB writes (Count)
system.cpu27.thread_0.numInsts               10005499                       # Number of Instructions committed (Count)
system.cpu27.thread_0.numOps                 17307233                       # Number of Ops committed (Count)
system.cpu27.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu28.numCycles                      100099383                       # Number of cpu cycles simulated (Cycle)
system.cpu28.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu28.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu28.instsAdded                      17536527                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu28.nonSpecInstsAdded                    178                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu28.instsIssued                     17613568                       # Number of instructions issued (Count)
system.cpu28.squashedInstsIssued                  102                       # Number of squashed instructions issued (Count)
system.cpu28.squashedInstsExamined              15108                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu28.squashedOperandsExamined           15225                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu28.squashedNonSpecRemoved                49                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu28.numIssuedDist::samples         100075368                       # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::mean             0.176003                       # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::stdev            0.935998                       # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::0                95588014     95.52%     95.52% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::1                  893110      0.89%     96.41% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::2                  734117      0.73%     97.14% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::3                  440716      0.44%     97.58% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::4                  245588      0.25%     97.83% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::5                 1010814      1.01%     98.84% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::6                  251603      0.25%     99.09% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::7                  907212      0.91%    100.00% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::8                    4194      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu28.numIssuedDist::total           100075368                       # Number of insts issued each cycle (Count)
system.cpu28.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::IntAlu                  2149      6.39%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::IntMult                    0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::IntDiv                     0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatAdd                   0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatCmp                   0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatCvt                   0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatMult                  0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatMultAcc               0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatDiv                   0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatMisc                  0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatSqrt                  0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdAdd                    0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdAddAcc                 0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdAlu                    0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdCmp                    0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdCvt                    0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdMisc                   0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdMult                   0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdMultAcc                0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdShift                  0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdShiftAcc               0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdDiv                    0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdSqrt                   0      0.00%      6.39% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatAdd           14511     43.12%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatAlu               0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatCmp               0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatCvt               0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatDiv               0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatMisc              0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatMult              0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatMultAcc            0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatSqrt              0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdReduceAdd              0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdReduceAlu              0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdReduceCmp              0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdAes                    0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdAesMix                 0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdSha1Hash               0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdSha1Hash2              0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdSha256Hash             0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdSha256Hash2            0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdShaSigma2              0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdShaSigma3              0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::SimdPredAlu                0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::MemRead                  183      0.54%     50.05% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::MemWrite                  36      0.11%     50.15% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatMemRead           10687     31.75%     81.91% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::FloatMemWrite           6089     18.09%    100.00% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu28.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu28.statIssuedInstType_0::No_OpClass          154      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::IntAlu     14254796     80.93%     80.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::IntMult           18      0.00%     80.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::IntDiv          204      0.00%     80.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatAdd       281299      1.60%     82.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatCmp            0      0.00%     82.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatCvt            0      0.00%     82.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatMult            0      0.00%     82.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatDiv            0      0.00%     82.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatMisc            0      0.00%     82.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatSqrt            0      0.00%     82.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdAdd            0      0.00%     82.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdAlu            0      0.00%     82.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdCmp            0      0.00%     82.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdCvt            0      0.00%     82.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdMisc            0      0.00%     82.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdMult            0      0.00%     82.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdShift            0      0.00%     82.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdDiv            0      0.00%     82.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdSqrt            0      0.00%     82.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatAdd       281250      1.60%     84.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatMult       250003      1.42%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdAes            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdAesMix            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::MemRead      1059978      6.02%     91.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::MemWrite        31785      0.18%     91.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatMemRead       860315      4.88%     96.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::FloatMemWrite       593766      3.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu28.statIssuedInstType_0::total     17613568                       # Number of instructions issued per FU type, per thread (Count)
system.cpu28.issueRate                       0.175961                       # Inst issue rate ((Count/Cycle))
system.cpu28.fuBusy                             33655                       # FU busy when requested (Count)
system.cpu28.fuBusyRate                      0.001911                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu28.intInstQueueReads              129771629                       # Number of integer instruction queue reads (Count)
system.cpu28.intInstQueueWrites              14863698                       # Number of integer instruction queue writes (Count)
system.cpu28.intInstQueueWakeupAccesses      14845653                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu28.fpInstQueueReads                 5564632                       # Number of floating instruction queue reads (Count)
system.cpu28.fpInstQueueWrites                2688118                       # Number of floating instruction queue writes (Count)
system.cpu28.fpInstQueueWakeupAccesses        2687618                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu28.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu28.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu28.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu28.intAluAccesses                  14849118                       # Number of integer alu accesses (Count)
system.cpu28.fpAluAccesses                    2797951                       # Number of floating point alu accesses (Count)
system.cpu28.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu28.numInsts                        17613301                       # Number of executed instructions (Count)
system.cpu28.numLoadInsts                     1920249                       # Number of load instructions executed (Count)
system.cpu28.numSquashedInsts                     267                       # Number of squashed instructions skipped in execute (Count)
system.cpu28.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu28.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu28.numRefs                          2545774                       # Number of memory reference insts executed (Count)
system.cpu28.numBranches                      2379754                       # Number of branches executed (Count)
system.cpu28.numStoreInsts                     625525                       # Number of stores executed (Count)
system.cpu28.numRate                         0.175958                       # Inst execution rate ((Count/Cycle))
system.cpu28.timesIdled                            88                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu28.idleCycles                         24015                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu28.quiesceCycles                    1502311                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu28.committedInsts                  10130545                       # Number of Instructions Simulated (Count)
system.cpu28.committedOps                    17521591                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu28.cpi                             9.880947                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu28.totalCpi                        9.880947                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu28.ipc                             0.101205                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu28.totalIpc                        0.101205                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu28.intRegfileReads                 16665463                       # Number of integer regfile reads (Count)
system.cpu28.intRegfileWrites                 8996686                       # Number of integer regfile writes (Count)
system.cpu28.fpRegfileReads                   3187577                       # Number of floating regfile reads (Count)
system.cpu28.fpRegfileWrites                  2093854                       # Number of floating regfile writes (Count)
system.cpu28.ccRegfileReads                  11897588                       # number of cc regfile reads (Count)
system.cpu28.ccRegfileWrites                  7400923                       # number of cc regfile writes (Count)
system.cpu28.miscRegfileReads                 7556252                       # number of misc regfile reads (Count)
system.cpu28.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu28.MemDepUnit__0.insertedLoads      1841182                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__0.insertedStores       625808                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__0.conflictingLoads        31828                       # Number of conflicting loads. (Count)
system.cpu28.MemDepUnit__0.conflictingStores        31493                       # Number of conflicting stores. (Count)
system.cpu28.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu28.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu28.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu28.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu28.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu28.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu28.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu28.branchPred.lookups               2381366                       # Number of BP lookups (Count)
system.cpu28.branchPred.condPredicted         2380371                       # Number of conditional branches predicted (Count)
system.cpu28.branchPred.condIncorrect             185                       # Number of conditional branches incorrect (Count)
system.cpu28.branchPred.BTBLookups            1321741                       # Number of BTB lookups (Count)
system.cpu28.branchPred.BTBHits               1321669                       # Number of BTB hits (Count)
system.cpu28.branchPred.BTBHitRatio          0.999946                       # BTB Hit Ratio (Ratio)
system.cpu28.branchPred.RASUsed                   201                       # Number of times the RAS was used to get a target. (Count)
system.cpu28.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu28.branchPred.indirectLookups           340                       # Number of indirect predictor lookups. (Count)
system.cpu28.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu28.branchPred.indirectMisses            304                       # Number of indirect misses. (Count)
system.cpu28.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu28.commit.commitSquashedInsts         13534                       # The number of squashed insts skipped by commit (Count)
system.cpu28.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu28.commit.branchMispredicts             143                       # The number of times a branch was mispredicted (Count)
system.cpu28.commit.numCommittedDist::samples    100073560                       # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::mean     0.175087                       # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::stdev     0.971720                       # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::0      95984617     95.91%     95.91% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::1        910829      0.91%     96.82% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::2        185406      0.19%     97.01% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::3        503769      0.50%     97.51% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::4        352561      0.35%     97.87% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::5        908213      0.91%     98.77% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::6         72913      0.07%     98.85% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::7        902160      0.90%     99.75% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::8        253092      0.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu28.commit.numCommittedDist::total    100073560                       # Number of insts commited each cycle (Count)
system.cpu28.commit.instsCommitted           10130545                       # Number of instructions committed (Count)
system.cpu28.commit.opsCommitted             17521591                       # Number of ops (including micro ops) committed (Count)
system.cpu28.commit.memRefs                   2464971                       # Number of memory references committed (Count)
system.cpu28.commit.loads                     1839609                       # Number of loads committed (Count)
system.cpu28.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu28.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu28.commit.branches                  2378270                       # Number of branches committed (Count)
system.cpu28.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu28.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu28.commit.integer                  15151383                       # Number of committed integer instructions. (Count)
system.cpu28.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu28.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::IntAlu     14243854     81.29%     81.29% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::IntMult           18      0.00%     81.29% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::IntDiv          198      0.00%     81.29% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatAdd       281260      1.61%     82.90% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatCmp            0      0.00%     82.90% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatCvt            0      0.00%     82.90% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatMult            0      0.00%     82.90% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.90% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatDiv            0      0.00%     82.90% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatMisc            0      0.00%     82.90% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatSqrt            0      0.00%     82.90% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdAdd            0      0.00%     82.90% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.90% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdAlu            0      0.00%     82.90% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdCmp            0      0.00%     82.90% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdCvt            0      0.00%     82.90% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdMisc            0      0.00%     82.90% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdMult            0      0.00%     82.90% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.90% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdShift            0      0.00%     82.90% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.90% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdDiv            0      0.00%     82.90% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdSqrt            0      0.00%     82.90% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatAdd       281250      1.61%     84.50% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.50% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.50% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.50% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.50% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.50% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatMult       250000      1.43%     85.93% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.93% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.93% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.93% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.93% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.93% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.93% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.93% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdAes            0      0.00%     85.93% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdAesMix            0      0.00%     85.93% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.93% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.93% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.93% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.93% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.93% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.93% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.93% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::MemRead      1058341      6.04%     91.97% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::MemWrite        31604      0.18%     92.15% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatMemRead       781268      4.46%     96.61% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::FloatMemWrite       593758      3.39%    100.00% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu28.commit.committedInstType_0::total     17521591                       # Class of committed instruction (Count)
system.cpu28.commit.commitEligibleSamples       253092                       # number cycles where commit BW limit reached (Cycle)
system.cpu28.dcache.demandHits::cpu28.data      1865038                       # number of demand (read+write) hits (Count)
system.cpu28.dcache.demandHits::total         1865038                       # number of demand (read+write) hits (Count)
system.cpu28.dcache.overallHits::cpu28.data      1865038                       # number of overall hits (Count)
system.cpu28.dcache.overallHits::total        1865038                       # number of overall hits (Count)
system.cpu28.dcache.demandMisses::cpu28.data       601135                       # number of demand (read+write) misses (Count)
system.cpu28.dcache.demandMisses::total        601135                       # number of demand (read+write) misses (Count)
system.cpu28.dcache.overallMisses::cpu28.data       601135                       # number of overall misses (Count)
system.cpu28.dcache.overallMisses::total       601135                       # number of overall misses (Count)
system.cpu28.dcache.demandMissLatency::cpu28.data 133179858467                       # number of demand (read+write) miss ticks (Tick)
system.cpu28.dcache.demandMissLatency::total 133179858467                       # number of demand (read+write) miss ticks (Tick)
system.cpu28.dcache.overallMissLatency::cpu28.data 133179858467                       # number of overall miss ticks (Tick)
system.cpu28.dcache.overallMissLatency::total 133179858467                       # number of overall miss ticks (Tick)
system.cpu28.dcache.demandAccesses::cpu28.data      2466173                       # number of demand (read+write) accesses (Count)
system.cpu28.dcache.demandAccesses::total      2466173                       # number of demand (read+write) accesses (Count)
system.cpu28.dcache.overallAccesses::cpu28.data      2466173                       # number of overall (read+write) accesses (Count)
system.cpu28.dcache.overallAccesses::total      2466173                       # number of overall (read+write) accesses (Count)
system.cpu28.dcache.demandMissRate::cpu28.data     0.243752                       # miss rate for demand accesses (Ratio)
system.cpu28.dcache.demandMissRate::total     0.243752                       # miss rate for demand accesses (Ratio)
system.cpu28.dcache.overallMissRate::cpu28.data     0.243752                       # miss rate for overall accesses (Ratio)
system.cpu28.dcache.overallMissRate::total     0.243752                       # miss rate for overall accesses (Ratio)
system.cpu28.dcache.demandAvgMissLatency::cpu28.data 221547.337066                       # average overall miss latency in ticks ((Tick/Count))
system.cpu28.dcache.demandAvgMissLatency::total 221547.337066                       # average overall miss latency in ticks ((Tick/Count))
system.cpu28.dcache.overallAvgMissLatency::cpu28.data 221547.337066                       # average overall miss latency ((Tick/Count))
system.cpu28.dcache.overallAvgMissLatency::total 221547.337066                       # average overall miss latency ((Tick/Count))
system.cpu28.dcache.blockedCycles::no_mshrs     20582201                       # number of cycles access was blocked (Cycle)
system.cpu28.dcache.blockedCycles::no_targets         6477                       # number of cycles access was blocked (Cycle)
system.cpu28.dcache.blockedCauses::no_mshrs        52787                       # number of times access was blocked (Count)
system.cpu28.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu28.dcache.avgBlocked::no_mshrs   389.910414                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.dcache.avgBlocked::no_targets   249.115385                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.dcache.writebacks::writebacks        78047                       # number of writebacks (Count)
system.cpu28.dcache.writebacks::total           78047                       # number of writebacks (Count)
system.cpu28.dcache.demandMshrHits::cpu28.data       428896                       # number of demand (read+write) MSHR hits (Count)
system.cpu28.dcache.demandMshrHits::total       428896                       # number of demand (read+write) MSHR hits (Count)
system.cpu28.dcache.overallMshrHits::cpu28.data       428896                       # number of overall MSHR hits (Count)
system.cpu28.dcache.overallMshrHits::total       428896                       # number of overall MSHR hits (Count)
system.cpu28.dcache.demandMshrMisses::cpu28.data       172239                       # number of demand (read+write) MSHR misses (Count)
system.cpu28.dcache.demandMshrMisses::total       172239                       # number of demand (read+write) MSHR misses (Count)
system.cpu28.dcache.overallMshrMisses::cpu28.data       172239                       # number of overall MSHR misses (Count)
system.cpu28.dcache.overallMshrMisses::total       172239                       # number of overall MSHR misses (Count)
system.cpu28.dcache.demandMshrMissLatency::cpu28.data  58410608467                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu28.dcache.demandMshrMissLatency::total  58410608467                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu28.dcache.overallMshrMissLatency::cpu28.data  58410608467                       # number of overall MSHR miss ticks (Tick)
system.cpu28.dcache.overallMshrMissLatency::total  58410608467                       # number of overall MSHR miss ticks (Tick)
system.cpu28.dcache.demandMshrMissRate::cpu28.data     0.069841                       # mshr miss ratio for demand accesses (Ratio)
system.cpu28.dcache.demandMshrMissRate::total     0.069841                       # mshr miss ratio for demand accesses (Ratio)
system.cpu28.dcache.overallMshrMissRate::cpu28.data     0.069841                       # mshr miss ratio for overall accesses (Ratio)
system.cpu28.dcache.overallMshrMissRate::total     0.069841                       # mshr miss ratio for overall accesses (Ratio)
system.cpu28.dcache.demandAvgMshrMissLatency::cpu28.data 339125.334373                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.dcache.demandAvgMshrMissLatency::total 339125.334373                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.dcache.overallAvgMshrMissLatency::cpu28.data 339125.334373                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.dcache.overallAvgMshrMissLatency::total 339125.334373                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.dcache.replacements               171090                       # number of replacements (Count)
system.cpu28.dcache.LockedRMWReadReq.hits::cpu28.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu28.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu28.dcache.LockedRMWReadReq.misses::cpu28.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu28.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu28.dcache.LockedRMWReadReq.missLatency::cpu28.data      2627500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu28.dcache.LockedRMWReadReq.missLatency::total      2627500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu28.dcache.LockedRMWReadReq.accesses::cpu28.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu28.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu28.dcache.LockedRMWReadReq.missRate::cpu28.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu28.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu28.dcache.LockedRMWReadReq.avgMissLatency::cpu28.data 62559.523810                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu28.dcache.LockedRMWReadReq.avgMissLatency::total 62559.523810                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu28.dcache.LockedRMWReadReq.mshrMisses::cpu28.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu28.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu28.dcache.LockedRMWReadReq.mshrMissLatency::cpu28.data      5302250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu28.dcache.LockedRMWReadReq.mshrMissLatency::total      5302250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu28.dcache.LockedRMWReadReq.mshrMissRate::cpu28.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu28.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu28.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu28.data 126244.047619                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu28.dcache.LockedRMWReadReq.avgMshrMissLatency::total 126244.047619                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu28.dcache.LockedRMWWriteReq.hits::cpu28.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu28.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu28.dcache.LockedRMWWriteReq.accesses::cpu28.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu28.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu28.dcache.ReadReq.hits::cpu28.data      1313987                       # number of ReadReq hits (Count)
system.cpu28.dcache.ReadReq.hits::total       1313987                       # number of ReadReq hits (Count)
system.cpu28.dcache.ReadReq.misses::cpu28.data       526867                       # number of ReadReq misses (Count)
system.cpu28.dcache.ReadReq.misses::total       526867                       # number of ReadReq misses (Count)
system.cpu28.dcache.ReadReq.missLatency::cpu28.data 110705263750                       # number of ReadReq miss ticks (Tick)
system.cpu28.dcache.ReadReq.missLatency::total 110705263750                       # number of ReadReq miss ticks (Tick)
system.cpu28.dcache.ReadReq.accesses::cpu28.data      1840854                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu28.dcache.ReadReq.accesses::total      1840854                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu28.dcache.ReadReq.missRate::cpu28.data     0.286208                       # miss rate for ReadReq accesses (Ratio)
system.cpu28.dcache.ReadReq.missRate::total     0.286208                       # miss rate for ReadReq accesses (Ratio)
system.cpu28.dcache.ReadReq.avgMissLatency::cpu28.data 210119.942509                       # average ReadReq miss latency ((Tick/Count))
system.cpu28.dcache.ReadReq.avgMissLatency::total 210119.942509                       # average ReadReq miss latency ((Tick/Count))
system.cpu28.dcache.ReadReq.mshrHits::cpu28.data       428896                       # number of ReadReq MSHR hits (Count)
system.cpu28.dcache.ReadReq.mshrHits::total       428896                       # number of ReadReq MSHR hits (Count)
system.cpu28.dcache.ReadReq.mshrMisses::cpu28.data        97971                       # number of ReadReq MSHR misses (Count)
system.cpu28.dcache.ReadReq.mshrMisses::total        97971                       # number of ReadReq MSHR misses (Count)
system.cpu28.dcache.ReadReq.mshrMissLatency::cpu28.data  35973147750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu28.dcache.ReadReq.mshrMissLatency::total  35973147750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu28.dcache.ReadReq.mshrMissRate::cpu28.data     0.053220                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu28.dcache.ReadReq.mshrMissRate::total     0.053220                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu28.dcache.ReadReq.avgMshrMissLatency::cpu28.data 367181.592002                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu28.dcache.ReadReq.avgMshrMissLatency::total 367181.592002                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu28.dcache.WriteReq.hits::cpu28.data       551051                       # number of WriteReq hits (Count)
system.cpu28.dcache.WriteReq.hits::total       551051                       # number of WriteReq hits (Count)
system.cpu28.dcache.WriteReq.misses::cpu28.data        74268                       # number of WriteReq misses (Count)
system.cpu28.dcache.WriteReq.misses::total        74268                       # number of WriteReq misses (Count)
system.cpu28.dcache.WriteReq.missLatency::cpu28.data  22474594717                       # number of WriteReq miss ticks (Tick)
system.cpu28.dcache.WriteReq.missLatency::total  22474594717                       # number of WriteReq miss ticks (Tick)
system.cpu28.dcache.WriteReq.accesses::cpu28.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu28.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu28.dcache.WriteReq.missRate::cpu28.data     0.118768                       # miss rate for WriteReq accesses (Ratio)
system.cpu28.dcache.WriteReq.missRate::total     0.118768                       # miss rate for WriteReq accesses (Ratio)
system.cpu28.dcache.WriteReq.avgMissLatency::cpu28.data 302614.783177                       # average WriteReq miss latency ((Tick/Count))
system.cpu28.dcache.WriteReq.avgMissLatency::total 302614.783177                       # average WriteReq miss latency ((Tick/Count))
system.cpu28.dcache.WriteReq.mshrMisses::cpu28.data        74268                       # number of WriteReq MSHR misses (Count)
system.cpu28.dcache.WriteReq.mshrMisses::total        74268                       # number of WriteReq MSHR misses (Count)
system.cpu28.dcache.WriteReq.mshrMissLatency::cpu28.data  22437460717                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu28.dcache.WriteReq.mshrMissLatency::total  22437460717                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu28.dcache.WriteReq.mshrMissRate::cpu28.data     0.118768                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu28.dcache.WriteReq.mshrMissRate::total     0.118768                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu28.dcache.WriteReq.avgMshrMissLatency::cpu28.data 302114.783177                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu28.dcache.WriteReq.avgMshrMissLatency::total 302114.783177                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu28.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.dcache.tags.tagsInUse        1010.335877                       # Average ticks per tags in use ((Tick/Count))
system.cpu28.dcache.tags.totalRefs            2037364                       # Total number of references to valid blocks. (Count)
system.cpu28.dcache.tags.sampledRefs           172258                       # Sample count of references to valid blocks. (Count)
system.cpu28.dcache.tags.avgRefs            11.827398                       # Average number of references to valid blocks. ((Count/Count))
system.cpu28.dcache.tags.warmupTick         375664000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu28.dcache.tags.occupancies::cpu28.data  1010.335877                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu28.dcache.tags.avgOccs::cpu28.data     0.986656                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu28.dcache.tags.avgOccs::total      0.986656                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu28.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu28.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu28.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu28.dcache.tags.tagAccesses          5104776                       # Number of tag accesses (Count)
system.cpu28.dcache.tags.dataAccesses         5104776                       # Number of data accesses (Count)
system.cpu28.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.decode.idleCycles                 502235                       # Number of cycles decode is idle (Cycle)
system.cpu28.decode.blockedCycles            96685566                       # Number of cycles decode is blocked (Cycle)
system.cpu28.decode.runCycles                 2485002                       # Number of cycles decode is running (Cycle)
system.cpu28.decode.unblockCycles              402397                       # Number of cycles decode is unblocking (Cycle)
system.cpu28.decode.squashCycles                  168                       # Number of cycles decode is squashing (Cycle)
system.cpu28.decode.branchResolved            1321450                       # Number of times decode resolved a branch (Count)
system.cpu28.decode.branchMispred                  43                       # Number of times decode detected a branch misprediction (Count)
system.cpu28.decode.decodedInsts             17538076                       # Number of instructions handled by decode (Count)
system.cpu28.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu28.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu28.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu28.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu28.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu28.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu28.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu28.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu28.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu28.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu28.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu28.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu28.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu28.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.fetch.icacheStallCycles           662207                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu28.fetch.insts                     10141282                       # Number of instructions fetch has processed (Count)
system.cpu28.fetch.branches                   2381366                       # Number of branches that fetch encountered (Count)
system.cpu28.fetch.predictedBranches          1321906                       # Number of branches that fetch has predicted taken (Count)
system.cpu28.fetch.cycles                    99412870                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu28.fetch.squashCycles                   420                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu28.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu28.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu28.fetch.cacheLines                  657421                       # Number of cache lines fetched (Count)
system.cpu28.fetch.icacheSquashes                  63                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu28.fetch.nisnDist::samples        100075368                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::mean            0.175286                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::stdev           1.066782                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::0               96884600     96.81%     96.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::1                 344550      0.34%     97.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::2                  72331      0.07%     97.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::3                 215250      0.22%     97.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::4                 938002      0.94%     98.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::5                  35920      0.04%     98.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::6                  50333      0.05%     98.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::7                 101769      0.10%     98.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::8                1432613      1.43%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.nisnDist::total          100075368                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu28.fetch.branchRate                0.023790                       # Number of branch fetches per cycle (Ratio)
system.cpu28.fetch.rate                      0.101312                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu28.icache.demandHits::cpu28.inst       657338                       # number of demand (read+write) hits (Count)
system.cpu28.icache.demandHits::total          657338                       # number of demand (read+write) hits (Count)
system.cpu28.icache.overallHits::cpu28.inst       657338                       # number of overall hits (Count)
system.cpu28.icache.overallHits::total         657338                       # number of overall hits (Count)
system.cpu28.icache.demandMisses::cpu28.inst           83                       # number of demand (read+write) misses (Count)
system.cpu28.icache.demandMisses::total            83                       # number of demand (read+write) misses (Count)
system.cpu28.icache.overallMisses::cpu28.inst           83                       # number of overall misses (Count)
system.cpu28.icache.overallMisses::total           83                       # number of overall misses (Count)
system.cpu28.icache.demandMissLatency::cpu28.inst     10239500                       # number of demand (read+write) miss ticks (Tick)
system.cpu28.icache.demandMissLatency::total     10239500                       # number of demand (read+write) miss ticks (Tick)
system.cpu28.icache.overallMissLatency::cpu28.inst     10239500                       # number of overall miss ticks (Tick)
system.cpu28.icache.overallMissLatency::total     10239500                       # number of overall miss ticks (Tick)
system.cpu28.icache.demandAccesses::cpu28.inst       657421                       # number of demand (read+write) accesses (Count)
system.cpu28.icache.demandAccesses::total       657421                       # number of demand (read+write) accesses (Count)
system.cpu28.icache.overallAccesses::cpu28.inst       657421                       # number of overall (read+write) accesses (Count)
system.cpu28.icache.overallAccesses::total       657421                       # number of overall (read+write) accesses (Count)
system.cpu28.icache.demandMissRate::cpu28.inst     0.000126                       # miss rate for demand accesses (Ratio)
system.cpu28.icache.demandMissRate::total     0.000126                       # miss rate for demand accesses (Ratio)
system.cpu28.icache.overallMissRate::cpu28.inst     0.000126                       # miss rate for overall accesses (Ratio)
system.cpu28.icache.overallMissRate::total     0.000126                       # miss rate for overall accesses (Ratio)
system.cpu28.icache.demandAvgMissLatency::cpu28.inst 123367.469880                       # average overall miss latency in ticks ((Tick/Count))
system.cpu28.icache.demandAvgMissLatency::total 123367.469880                       # average overall miss latency in ticks ((Tick/Count))
system.cpu28.icache.overallAvgMissLatency::cpu28.inst 123367.469880                       # average overall miss latency ((Tick/Count))
system.cpu28.icache.overallAvgMissLatency::total 123367.469880                       # average overall miss latency ((Tick/Count))
system.cpu28.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu28.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu28.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu28.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu28.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.icache.demandMshrHits::cpu28.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu28.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu28.icache.overallMshrHits::cpu28.inst           16                       # number of overall MSHR hits (Count)
system.cpu28.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu28.icache.demandMshrMisses::cpu28.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu28.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu28.icache.overallMshrMisses::cpu28.inst           67                       # number of overall MSHR misses (Count)
system.cpu28.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu28.icache.demandMshrMissLatency::cpu28.inst      8703500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu28.icache.demandMshrMissLatency::total      8703500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu28.icache.overallMshrMissLatency::cpu28.inst      8703500                       # number of overall MSHR miss ticks (Tick)
system.cpu28.icache.overallMshrMissLatency::total      8703500                       # number of overall MSHR miss ticks (Tick)
system.cpu28.icache.demandMshrMissRate::cpu28.inst     0.000102                       # mshr miss ratio for demand accesses (Ratio)
system.cpu28.icache.demandMshrMissRate::total     0.000102                       # mshr miss ratio for demand accesses (Ratio)
system.cpu28.icache.overallMshrMissRate::cpu28.inst     0.000102                       # mshr miss ratio for overall accesses (Ratio)
system.cpu28.icache.overallMshrMissRate::total     0.000102                       # mshr miss ratio for overall accesses (Ratio)
system.cpu28.icache.demandAvgMshrMissLatency::cpu28.inst 129902.985075                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.icache.demandAvgMshrMissLatency::total 129902.985075                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.icache.overallAvgMshrMissLatency::cpu28.inst 129902.985075                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.icache.overallAvgMshrMissLatency::total 129902.985075                       # average overall mshr miss latency ((Tick/Count))
system.cpu28.icache.replacements                    0                       # number of replacements (Count)
system.cpu28.icache.ReadReq.hits::cpu28.inst       657338                       # number of ReadReq hits (Count)
system.cpu28.icache.ReadReq.hits::total        657338                       # number of ReadReq hits (Count)
system.cpu28.icache.ReadReq.misses::cpu28.inst           83                       # number of ReadReq misses (Count)
system.cpu28.icache.ReadReq.misses::total           83                       # number of ReadReq misses (Count)
system.cpu28.icache.ReadReq.missLatency::cpu28.inst     10239500                       # number of ReadReq miss ticks (Tick)
system.cpu28.icache.ReadReq.missLatency::total     10239500                       # number of ReadReq miss ticks (Tick)
system.cpu28.icache.ReadReq.accesses::cpu28.inst       657421                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu28.icache.ReadReq.accesses::total       657421                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu28.icache.ReadReq.missRate::cpu28.inst     0.000126                       # miss rate for ReadReq accesses (Ratio)
system.cpu28.icache.ReadReq.missRate::total     0.000126                       # miss rate for ReadReq accesses (Ratio)
system.cpu28.icache.ReadReq.avgMissLatency::cpu28.inst 123367.469880                       # average ReadReq miss latency ((Tick/Count))
system.cpu28.icache.ReadReq.avgMissLatency::total 123367.469880                       # average ReadReq miss latency ((Tick/Count))
system.cpu28.icache.ReadReq.mshrHits::cpu28.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu28.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu28.icache.ReadReq.mshrMisses::cpu28.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu28.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu28.icache.ReadReq.mshrMissLatency::cpu28.inst      8703500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu28.icache.ReadReq.mshrMissLatency::total      8703500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu28.icache.ReadReq.mshrMissRate::cpu28.inst     0.000102                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu28.icache.ReadReq.mshrMissRate::total     0.000102                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu28.icache.ReadReq.avgMshrMissLatency::cpu28.inst 129902.985075                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu28.icache.ReadReq.avgMshrMissLatency::total 129902.985075                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu28.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.icache.tags.tagsInUse          57.776439                       # Average ticks per tags in use ((Tick/Count))
system.cpu28.icache.tags.totalRefs             657405                       # Total number of references to valid blocks. (Count)
system.cpu28.icache.tags.sampledRefs               67                       # Sample count of references to valid blocks. (Count)
system.cpu28.icache.tags.avgRefs          9812.014925                       # Average number of references to valid blocks. ((Count/Count))
system.cpu28.icache.tags.warmupTick         375645000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu28.icache.tags.occupancies::cpu28.inst    57.776439                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu28.icache.tags.avgOccs::cpu28.inst     0.112845                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu28.icache.tags.avgOccs::total      0.112845                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu28.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu28.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu28.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu28.icache.tags.tagAccesses          1314909                       # Number of tag accesses (Count)
system.cpu28.icache.tags.dataAccesses         1314909                       # Number of data accesses (Count)
system.cpu28.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu28.iew.squashCycles                     168                       # Number of cycles IEW is squashing (Cycle)
system.cpu28.iew.blockCycles                  2666327                       # Number of cycles IEW is blocking (Cycle)
system.cpu28.iew.unblockCycles               11618263                       # Number of cycles IEW is unblocking (Cycle)
system.cpu28.iew.dispatchedInsts             17536705                       # Number of instructions dispatched to IQ (Count)
system.cpu28.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu28.iew.dispLoadInsts                1841182                       # Number of dispatched load instructions (Count)
system.cpu28.iew.dispStoreInsts                625808                       # Number of dispatched store instructions (Count)
system.cpu28.iew.dispNonSpecInsts                  60                       # Number of dispatched non-speculative instructions (Count)
system.cpu28.iew.iqFullEvents                    5185                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu28.iew.lsqFullEvents               11602092                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu28.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu28.iew.predictedTakenIncorrect          138                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu28.iew.predictedNotTakenIncorrect          122                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu28.iew.branchMispredicts                260                       # Number of branch mispredicts detected at execute (Count)
system.cpu28.iew.instsToCommit               17533360                       # Cumulative count of insts sent to commit (Count)
system.cpu28.iew.writebackCount              17533271                       # Cumulative count of insts written-back (Count)
system.cpu28.iew.producerInst                12816056                       # Number of instructions producing a value (Count)
system.cpu28.iew.consumerInst                17564786                       # Number of instructions consuming a value (Count)
system.cpu28.iew.wbRate                      0.175159                       # Insts written-back per cycle ((Count/Cycle))
system.cpu28.iew.wbFanout                    0.729645                       # Average fanout of values written-back ((Count/Count))
system.cpu28.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu28.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu28.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu28.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu28.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu28.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu28.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu28.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu28.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu28.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu28.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu28.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu28.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu28.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu28.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu28.lsq0.squashedLoads                  1573                       # Number of loads squashed (Count)
system.cpu28.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu28.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu28.lsq0.squashedStores                  446                       # Number of stores squashed (Count)
system.cpu28.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu28.lsq0.blockedByCache                30936                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu28.lsq0.loadToUse::samples          1839609                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::mean          262.094236                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::stdev         629.079776                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::0-9              1297478     70.53%     70.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::10-19               4747      0.26%     70.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::20-29              14494      0.79%     71.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::30-39              18922      1.03%     72.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::40-49              11611      0.63%     73.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::50-59               6921      0.38%     73.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::60-69               8402      0.46%     74.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::70-79               7883      0.43%     74.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::80-89               5379      0.29%     74.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::90-99               6077      0.33%     75.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::100-109             6508      0.35%     75.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::110-119             5235      0.28%     75.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::120-129             4961      0.27%     76.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::130-139             5754      0.31%     76.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::140-149             4946      0.27%     76.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::150-159             3953      0.21%     76.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::160-169             3509      0.19%     77.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::170-179             3205      0.17%     77.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::180-189             2824      0.15%     77.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::190-199             3284      0.18%     77.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::200-209             3791      0.21%     77.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::210-219             3210      0.17%     77.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::220-229             3098      0.17%     78.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::230-239             3501      0.19%     78.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::240-249             2848      0.15%     78.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::250-259             2545      0.14%     78.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::260-269             2808      0.15%     78.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::270-279             3053      0.17%     78.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::280-289             3435      0.19%     79.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::290-299             3644      0.20%     79.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::overflows         381583     20.74%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::max_value           6852                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.lsq0.loadToUse::total            1839609                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu28.mmu.dtb.rdAccesses               1840977                       # TLB accesses on read requests (Count)
system.cpu28.mmu.dtb.wrAccesses                625525                       # TLB accesses on write requests (Count)
system.cpu28.mmu.dtb.rdMisses                    1695                       # TLB misses on read requests (Count)
system.cpu28.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu28.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu28.mmu.itb.wrAccesses                657433                       # TLB accesses on write requests (Count)
system.cpu28.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu28.mmu.itb.wrMisses                      25                       # TLB misses on write requests (Count)
system.cpu28.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu28.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu28.power_state.ticksClkGated::mean  10918882000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu28.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu28.power_state.ticksClkGated::min_value  10918882000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu28.power_state.ticksClkGated::max_value  10918882000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu28.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu28.power_state.pwrStateResidencyTicks::ON  25400423500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.power_state.pwrStateResidencyTicks::CLK_GATED  10918882000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu28.rename.squashCycles                  168                       # Number of cycles rename is squashing (Cycle)
system.cpu28.rename.idleCycles                 629807                       # Number of cycles rename is idle (Cycle)
system.cpu28.rename.blockCycles              20216440                       # Number of cycles rename is blocking (Cycle)
system.cpu28.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu28.rename.runCycles                 2737883                       # Number of cycles rename is running (Cycle)
system.cpu28.rename.unblockCycles            76490791                       # Number of cycles rename is unblocking (Cycle)
system.cpu28.rename.renamedInsts             17537376                       # Number of instructions processed by rename (Count)
system.cpu28.rename.ROBFullEvents               71327                       # Number of times rename has blocked due to ROB full (Count)
system.cpu28.rename.IQFullEvents              3948263                       # Number of times rename has blocked due to IQ full (Count)
system.cpu28.rename.LQFullEvents              1671838                       # Number of times rename has blocked due to LQ full (Count)
system.cpu28.rename.SQFullEvents             74556235                       # Number of times rename has blocked due to SQ full (Count)
system.cpu28.rename.renamedOperands          31979088                       # Number of destination operands rename has renamed (Count)
system.cpu28.rename.lookups                  58960185                       # Number of register rename lookups that rename has made (Count)
system.cpu28.rename.intLookups               16512607                       # Number of integer rename lookups (Count)
system.cpu28.rename.fpLookups                 3187848                       # Number of floating rename lookups (Count)
system.cpu28.rename.committedMaps            31952141                       # Number of HB maps that are committed (Count)
system.cpu28.rename.undoneMaps                  26938                       # Number of HB maps that are undone due to squashing (Count)
system.cpu28.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu28.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu28.rename.skidInsts                 2134917                       # count of insts added to the skid buffer (Count)
system.cpu28.rob.reads                      117355307                       # The number of ROB reads (Count)
system.cpu28.rob.writes                      35072086                       # The number of ROB writes (Count)
system.cpu28.thread_0.numInsts               10130545                       # Number of Instructions committed (Count)
system.cpu28.thread_0.numOps                 17521591                       # Number of Ops committed (Count)
system.cpu28.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu29.numCycles                      100092758                       # Number of cpu cycles simulated (Cycle)
system.cpu29.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu29.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu29.instsAdded                      18066743                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu29.nonSpecInstsAdded                    193                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu29.instsIssued                     18146579                       # Number of instructions issued (Count)
system.cpu29.squashedInstsIssued                   81                       # Number of squashed instructions issued (Count)
system.cpu29.squashedInstsExamined              15606                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu29.squashedOperandsExamined           17599                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu29.squashedNonSpecRemoved                64                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu29.numIssuedDist::samples         100071378                       # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::mean             0.181336                       # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::stdev            0.946495                       # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::0                95399424     95.33%     95.33% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::1                  945409      0.94%     96.28% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::2                  773741      0.77%     97.05% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::3                  504227      0.50%     97.55% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::4                  220205      0.22%     97.77% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::5                 1019466      1.02%     98.79% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::6                  303654      0.30%     99.10% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::7                  901083      0.90%    100.00% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::8                    4169      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu29.numIssuedDist::total           100071378                       # Number of insts issued each cycle (Count)
system.cpu29.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::IntAlu                  2115      6.23%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::IntMult                    0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::IntDiv                     0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatAdd                   0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatCmp                   0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatCvt                   0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatMult                  0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatMultAcc               0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatDiv                   0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatMisc                  0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatSqrt                  0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdAdd                    0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdAddAcc                 0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdAlu                    0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdCmp                    0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdCvt                    0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdMisc                   0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdMult                   0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdMultAcc                0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdShift                  0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdShiftAcc               0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdDiv                    0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdSqrt                   0      0.00%      6.23% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatAdd           14189     41.78%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatAlu               0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatCmp               0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatCvt               0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatDiv               0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatMisc              0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatMult              0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatMultAcc            0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatSqrt              0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdReduceAdd              0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdReduceAlu              0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdReduceCmp              0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdAes                    0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdAesMix                 0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdSha1Hash               0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdSha1Hash2              0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdSha256Hash             0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdSha256Hash2            0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdShaSigma2              0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdShaSigma3              0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::SimdPredAlu                0      0.00%     48.01% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::MemRead                  142      0.42%     48.43% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::MemWrite                  28      0.08%     48.51% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatMemRead           10838     31.91%     80.42% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::FloatMemWrite           6648     19.58%    100.00% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu29.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu29.statIssuedInstType_0::No_OpClass          153      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::IntAlu     14740535     81.23%     81.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::IntMult           18      0.00%     81.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::IntDiv          204      0.00%     81.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatAdd       281288      1.55%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatCmp            0      0.00%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatCvt            0      0.00%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatMult            0      0.00%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatDiv            0      0.00%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatMisc            0      0.00%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatSqrt            0      0.00%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdAdd            0      0.00%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdAlu            0      0.00%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdCmp            0      0.00%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdCvt            0      0.00%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdMisc            0      0.00%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdMult            0      0.00%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdShift            0      0.00%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdDiv            0      0.00%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdSqrt            0      0.00%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatAdd       281250      1.55%     84.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatMult       250000      1.38%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdAes            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdAesMix            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::MemRead      1104055      6.08%     91.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::MemWrite        31774      0.18%     91.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatMemRead       863538      4.76%     96.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::FloatMemWrite       593764      3.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu29.statIssuedInstType_0::total     18146579                       # Number of instructions issued per FU type, per thread (Count)
system.cpu29.issueRate                       0.181298                       # Inst issue rate ((Count/Cycle))
system.cpu29.fuBusy                             33960                       # FU busy when requested (Count)
system.cpu29.fuBusyRate                      0.001871                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu29.intInstQueueReads              130827198                       # Number of integer instruction queue reads (Count)
system.cpu29.intInstQueueWrites              15394707                       # Number of integer instruction queue writes (Count)
system.cpu29.intInstQueueWakeupAccesses      15375528                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu29.fpInstQueueReads                 5571379                       # Number of floating instruction queue reads (Count)
system.cpu29.fpInstQueueWrites                2687838                       # Number of floating instruction queue writes (Count)
system.cpu29.fpInstQueueWakeupAccesses        2687580                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu29.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu29.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu29.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu29.intAluAccesses                  15378862                       # Number of integer alu accesses (Count)
system.cpu29.fpAluAccesses                    2801524                       # Number of floating point alu accesses (Count)
system.cpu29.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu29.numInsts                        18146311                       # Number of executed instructions (Count)
system.cpu29.numLoadInsts                     1967548                       # Number of load instructions executed (Count)
system.cpu29.numSquashedInsts                     268                       # Number of squashed instructions skipped in execute (Count)
system.cpu29.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu29.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu29.numRefs                          2593065                       # Number of memory reference insts executed (Count)
system.cpu29.numBranches                      2468002                       # Number of branches executed (Count)
system.cpu29.numStoreInsts                     625517                       # Number of stores executed (Count)
system.cpu29.numRate                         0.181295                       # Inst execution rate ((Count/Cycle))
system.cpu29.timesIdled                            84                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu29.idleCycles                         21380                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu29.quiesceCycles                    1509875                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu29.committedInsts                  10439528                       # Number of Instructions Simulated (Count)
system.cpu29.committedOps                    18051263                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu29.cpi                             9.587862                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu29.totalCpi                        9.587862                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu29.ipc                             0.104299                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu29.totalIpc                        0.104299                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu29.intRegfileReads                 17157336                       # Number of integer regfile reads (Count)
system.cpu29.intRegfileWrites                 9305949                       # Number of integer regfile writes (Count)
system.cpu29.fpRegfileReads                   3187532                       # Number of floating regfile reads (Count)
system.cpu29.fpRegfileWrites                  2093816                       # Number of floating regfile writes (Count)
system.cpu29.ccRegfileReads                  12338823                       # number of cc regfile reads (Count)
system.cpu29.ccRegfileWrites                  7665643                       # number of cc regfile writes (Count)
system.cpu29.miscRegfileReads                 7780145                       # number of misc regfile reads (Count)
system.cpu29.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu29.MemDepUnit__0.insertedLoads      1885392                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__0.insertedStores       625811                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__0.conflictingLoads        31864                       # Number of conflicting loads. (Count)
system.cpu29.MemDepUnit__0.conflictingStores        31519                       # Number of conflicting stores. (Count)
system.cpu29.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu29.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu29.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu29.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu29.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu29.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu29.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu29.branchPred.lookups               2469772                       # Number of BP lookups (Count)
system.cpu29.branchPred.condPredicted         2468790                       # Number of conditional branches predicted (Count)
system.cpu29.branchPred.condIncorrect             189                       # Number of conditional branches incorrect (Count)
system.cpu29.branchPred.BTBLookups            1365979                       # Number of BTB lookups (Count)
system.cpu29.branchPred.BTBHits               1365882                       # Number of BTB hits (Count)
system.cpu29.branchPred.BTBHitRatio          0.999929                       # BTB Hit Ratio (Ratio)
system.cpu29.branchPred.RASUsed                   209                       # Number of times the RAS was used to get a target. (Count)
system.cpu29.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu29.branchPred.indirectLookups           306                       # Number of indirect predictor lookups. (Count)
system.cpu29.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu29.branchPred.indirectMisses            270                       # Number of indirect misses. (Count)
system.cpu29.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu29.commit.commitSquashedInsts         13949                       # The number of squashed insts skipped by commit (Count)
system.cpu29.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu29.commit.branchMispredicts             151                       # The number of times a branch was mispredicted (Count)
system.cpu29.commit.numCommittedDist::samples    100069505                       # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::mean     0.180387                       # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::stdev     0.979261                       # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::0      95764363     95.70%     95.70% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::1       1001690      1.00%     96.70% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::2        172709      0.17%     96.87% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::3        592825      0.59%     97.46% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::4        404566      0.40%     97.87% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::5        904216      0.90%     98.77% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::6         74088      0.07%     98.85% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::7        898576      0.90%     99.74% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::8        256472      0.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu29.commit.numCommittedDist::total    100069505                       # Number of insts commited each cycle (Count)
system.cpu29.commit.instsCommitted           10439528                       # Number of instructions committed (Count)
system.cpu29.commit.opsCommitted             18051263                       # Number of ops (including micro ops) committed (Count)
system.cpu29.commit.memRefs                   2509122                       # Number of memory references committed (Count)
system.cpu29.commit.loads                     1883752                       # Number of loads committed (Count)
system.cpu29.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu29.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu29.commit.branches                  2466544                       # Number of branches committed (Count)
system.cpu29.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu29.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu29.commit.integer                  15636916                       # Number of committed integer instructions. (Count)
system.cpu29.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu29.commit.committedInstType_0::No_OpClass           38      0.00%      0.00% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::IntAlu     14729377     81.60%     81.60% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::IntMult           18      0.00%     81.60% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::IntDiv          198      0.00%     81.60% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatAdd       281260      1.56%     83.16% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatCmp            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatCvt            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatMult            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatDiv            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatMisc            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatSqrt            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdAdd            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdAlu            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdCmp            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdCvt            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdMisc            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdMult            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdShift            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdDiv            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdSqrt            0      0.00%     83.16% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatAdd       281250      1.56%     84.72% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.72% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.72% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.72% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.72% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.72% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatMult       250000      1.38%     86.10% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdAes            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdAesMix            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::MemRead      1102484      6.11%     92.21% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::MemWrite        31612      0.18%     92.38% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatMemRead       781268      4.33%     96.71% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::FloatMemWrite       593758      3.29%    100.00% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu29.commit.committedInstType_0::total     18051263                       # Class of committed instruction (Count)
system.cpu29.commit.commitEligibleSamples       256472                       # number cycles where commit BW limit reached (Cycle)
system.cpu29.dcache.demandHits::cpu29.data      1901657                       # number of demand (read+write) hits (Count)
system.cpu29.dcache.demandHits::total         1901657                       # number of demand (read+write) hits (Count)
system.cpu29.dcache.overallHits::cpu29.data      1901657                       # number of overall hits (Count)
system.cpu29.dcache.overallHits::total        1901657                       # number of overall hits (Count)
system.cpu29.dcache.demandMisses::cpu29.data       608633                       # number of demand (read+write) misses (Count)
system.cpu29.dcache.demandMisses::total        608633                       # number of demand (read+write) misses (Count)
system.cpu29.dcache.overallMisses::cpu29.data       608633                       # number of overall misses (Count)
system.cpu29.dcache.overallMisses::total       608633                       # number of overall misses (Count)
system.cpu29.dcache.demandMissLatency::cpu29.data 127489114206                       # number of demand (read+write) miss ticks (Tick)
system.cpu29.dcache.demandMissLatency::total 127489114206                       # number of demand (read+write) miss ticks (Tick)
system.cpu29.dcache.overallMissLatency::cpu29.data 127489114206                       # number of overall miss ticks (Tick)
system.cpu29.dcache.overallMissLatency::total 127489114206                       # number of overall miss ticks (Tick)
system.cpu29.dcache.demandAccesses::cpu29.data      2510290                       # number of demand (read+write) accesses (Count)
system.cpu29.dcache.demandAccesses::total      2510290                       # number of demand (read+write) accesses (Count)
system.cpu29.dcache.overallAccesses::cpu29.data      2510290                       # number of overall (read+write) accesses (Count)
system.cpu29.dcache.overallAccesses::total      2510290                       # number of overall (read+write) accesses (Count)
system.cpu29.dcache.demandMissRate::cpu29.data     0.242455                       # miss rate for demand accesses (Ratio)
system.cpu29.dcache.demandMissRate::total     0.242455                       # miss rate for demand accesses (Ratio)
system.cpu29.dcache.overallMissRate::cpu29.data     0.242455                       # miss rate for overall accesses (Ratio)
system.cpu29.dcache.overallMissRate::total     0.242455                       # miss rate for overall accesses (Ratio)
system.cpu29.dcache.demandAvgMissLatency::cpu29.data 209467.962148                       # average overall miss latency in ticks ((Tick/Count))
system.cpu29.dcache.demandAvgMissLatency::total 209467.962148                       # average overall miss latency in ticks ((Tick/Count))
system.cpu29.dcache.overallAvgMissLatency::cpu29.data 209467.962148                       # average overall miss latency ((Tick/Count))
system.cpu29.dcache.overallAvgMissLatency::total 209467.962148                       # average overall miss latency ((Tick/Count))
system.cpu29.dcache.blockedCycles::no_mshrs     18251938                       # number of cycles access was blocked (Cycle)
system.cpu29.dcache.blockedCycles::no_targets         5370                       # number of cycles access was blocked (Cycle)
system.cpu29.dcache.blockedCauses::no_mshrs        50281                       # number of times access was blocked (Count)
system.cpu29.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu29.dcache.avgBlocked::no_mshrs   362.998707                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.dcache.avgBlocked::no_targets   206.538462                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.dcache.writebacks::writebacks        78044                       # number of writebacks (Count)
system.cpu29.dcache.writebacks::total           78044                       # number of writebacks (Count)
system.cpu29.dcache.demandMshrHits::cpu29.data       436379                       # number of demand (read+write) MSHR hits (Count)
system.cpu29.dcache.demandMshrHits::total       436379                       # number of demand (read+write) MSHR hits (Count)
system.cpu29.dcache.overallMshrHits::cpu29.data       436379                       # number of overall MSHR hits (Count)
system.cpu29.dcache.overallMshrHits::total       436379                       # number of overall MSHR hits (Count)
system.cpu29.dcache.demandMshrMisses::cpu29.data       172254                       # number of demand (read+write) MSHR misses (Count)
system.cpu29.dcache.demandMshrMisses::total       172254                       # number of demand (read+write) MSHR misses (Count)
system.cpu29.dcache.overallMshrMisses::cpu29.data       172254                       # number of overall MSHR misses (Count)
system.cpu29.dcache.overallMshrMisses::total       172254                       # number of overall MSHR misses (Count)
system.cpu29.dcache.demandMshrMissLatency::cpu29.data  57772155206                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu29.dcache.demandMshrMissLatency::total  57772155206                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu29.dcache.overallMshrMissLatency::cpu29.data  57772155206                       # number of overall MSHR miss ticks (Tick)
system.cpu29.dcache.overallMshrMissLatency::total  57772155206                       # number of overall MSHR miss ticks (Tick)
system.cpu29.dcache.demandMshrMissRate::cpu29.data     0.068619                       # mshr miss ratio for demand accesses (Ratio)
system.cpu29.dcache.demandMshrMissRate::total     0.068619                       # mshr miss ratio for demand accesses (Ratio)
system.cpu29.dcache.overallMshrMissRate::cpu29.data     0.068619                       # mshr miss ratio for overall accesses (Ratio)
system.cpu29.dcache.overallMshrMissRate::total     0.068619                       # mshr miss ratio for overall accesses (Ratio)
system.cpu29.dcache.demandAvgMshrMissLatency::cpu29.data 335389.339034                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.dcache.demandAvgMshrMissLatency::total 335389.339034                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.dcache.overallAvgMshrMissLatency::cpu29.data 335389.339034                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.dcache.overallAvgMshrMissLatency::total 335389.339034                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.dcache.replacements               171108                       # number of replacements (Count)
system.cpu29.dcache.LockedRMWReadReq.hits::cpu29.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu29.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu29.dcache.LockedRMWReadReq.misses::cpu29.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu29.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu29.dcache.LockedRMWReadReq.missLatency::cpu29.data      3107000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu29.dcache.LockedRMWReadReq.missLatency::total      3107000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu29.dcache.LockedRMWReadReq.accesses::cpu29.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu29.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu29.dcache.LockedRMWReadReq.missRate::cpu29.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu29.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu29.dcache.LockedRMWReadReq.avgMissLatency::cpu29.data 73976.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu29.dcache.LockedRMWReadReq.avgMissLatency::total 73976.190476                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu29.dcache.LockedRMWReadReq.mshrMisses::cpu29.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu29.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu29.dcache.LockedRMWReadReq.mshrMissLatency::cpu29.data      6282500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu29.dcache.LockedRMWReadReq.mshrMissLatency::total      6282500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu29.dcache.LockedRMWReadReq.mshrMissRate::cpu29.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu29.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu29.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu29.data 149583.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu29.dcache.LockedRMWReadReq.avgMshrMissLatency::total 149583.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu29.dcache.LockedRMWWriteReq.hits::cpu29.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu29.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu29.dcache.LockedRMWWriteReq.accesses::cpu29.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu29.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu29.dcache.ReadReq.hits::cpu29.data      1350602                       # number of ReadReq hits (Count)
system.cpu29.dcache.ReadReq.hits::total       1350602                       # number of ReadReq hits (Count)
system.cpu29.dcache.ReadReq.misses::cpu29.data       534361                       # number of ReadReq misses (Count)
system.cpu29.dcache.ReadReq.misses::total       534361                       # number of ReadReq misses (Count)
system.cpu29.dcache.ReadReq.missLatency::cpu29.data 105235064250                       # number of ReadReq miss ticks (Tick)
system.cpu29.dcache.ReadReq.missLatency::total 105235064250                       # number of ReadReq miss ticks (Tick)
system.cpu29.dcache.ReadReq.accesses::cpu29.data      1884963                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu29.dcache.ReadReq.accesses::total      1884963                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu29.dcache.ReadReq.missRate::cpu29.data     0.283486                       # miss rate for ReadReq accesses (Ratio)
system.cpu29.dcache.ReadReq.missRate::total     0.283486                       # miss rate for ReadReq accesses (Ratio)
system.cpu29.dcache.ReadReq.avgMissLatency::cpu29.data 196936.273886                       # average ReadReq miss latency ((Tick/Count))
system.cpu29.dcache.ReadReq.avgMissLatency::total 196936.273886                       # average ReadReq miss latency ((Tick/Count))
system.cpu29.dcache.ReadReq.mshrHits::cpu29.data       436379                       # number of ReadReq MSHR hits (Count)
system.cpu29.dcache.ReadReq.mshrHits::total       436379                       # number of ReadReq MSHR hits (Count)
system.cpu29.dcache.ReadReq.mshrMisses::cpu29.data        97982                       # number of ReadReq MSHR misses (Count)
system.cpu29.dcache.ReadReq.mshrMisses::total        97982                       # number of ReadReq MSHR misses (Count)
system.cpu29.dcache.ReadReq.mshrMissLatency::cpu29.data  35555241250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu29.dcache.ReadReq.mshrMissLatency::total  35555241250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu29.dcache.ReadReq.mshrMissRate::cpu29.data     0.051981                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu29.dcache.ReadReq.mshrMissRate::total     0.051981                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu29.dcache.ReadReq.avgMshrMissLatency::cpu29.data 362875.234737                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu29.dcache.ReadReq.avgMshrMissLatency::total 362875.234737                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu29.dcache.WriteReq.hits::cpu29.data       551055                       # number of WriteReq hits (Count)
system.cpu29.dcache.WriteReq.hits::total       551055                       # number of WriteReq hits (Count)
system.cpu29.dcache.WriteReq.misses::cpu29.data        74272                       # number of WriteReq misses (Count)
system.cpu29.dcache.WriteReq.misses::total        74272                       # number of WriteReq misses (Count)
system.cpu29.dcache.WriteReq.missLatency::cpu29.data  22254049956                       # number of WriteReq miss ticks (Tick)
system.cpu29.dcache.WriteReq.missLatency::total  22254049956                       # number of WriteReq miss ticks (Tick)
system.cpu29.dcache.WriteReq.accesses::cpu29.data       625327                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu29.dcache.WriteReq.accesses::total       625327                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu29.dcache.WriteReq.missRate::cpu29.data     0.118773                       # miss rate for WriteReq accesses (Ratio)
system.cpu29.dcache.WriteReq.missRate::total     0.118773                       # miss rate for WriteReq accesses (Ratio)
system.cpu29.dcache.WriteReq.avgMissLatency::cpu29.data 299629.065543                       # average WriteReq miss latency ((Tick/Count))
system.cpu29.dcache.WriteReq.avgMissLatency::total 299629.065543                       # average WriteReq miss latency ((Tick/Count))
system.cpu29.dcache.WriteReq.mshrMisses::cpu29.data        74272                       # number of WriteReq MSHR misses (Count)
system.cpu29.dcache.WriteReq.mshrMisses::total        74272                       # number of WriteReq MSHR misses (Count)
system.cpu29.dcache.WriteReq.mshrMissLatency::cpu29.data  22216913956                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu29.dcache.WriteReq.mshrMissLatency::total  22216913956                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu29.dcache.WriteReq.mshrMissRate::cpu29.data     0.118773                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu29.dcache.WriteReq.mshrMissRate::total     0.118773                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu29.dcache.WriteReq.avgMshrMissLatency::cpu29.data 299129.065543                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu29.dcache.WriteReq.avgMshrMissLatency::total 299129.065543                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu29.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.dcache.tags.tagsInUse        1010.156090                       # Average ticks per tags in use ((Tick/Count))
system.cpu29.dcache.tags.totalRefs            2074002                       # Total number of references to valid blocks. (Count)
system.cpu29.dcache.tags.sampledRefs           172271                       # Sample count of references to valid blocks. (Count)
system.cpu29.dcache.tags.avgRefs            12.039182                       # Average number of references to valid blocks. ((Count/Count))
system.cpu29.dcache.tags.warmupTick         377555000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu29.dcache.tags.occupancies::cpu29.data  1010.156090                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu29.dcache.tags.avgOccs::cpu29.data     0.986481                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu29.dcache.tags.avgOccs::total      0.986481                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu29.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu29.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu29.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu29.dcache.tags.tagAccesses          5193023                       # Number of tag accesses (Count)
system.cpu29.dcache.tags.dataAccesses         5193023                       # Number of data accesses (Count)
system.cpu29.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.decode.idleCycles                 593833                       # Number of cycles decode is idle (Cycle)
system.cpu29.decode.blockedCycles            96453640                       # Number of cycles decode is blocked (Cycle)
system.cpu29.decode.runCycles                 2630963                       # Number of cycles decode is running (Cycle)
system.cpu29.decode.unblockCycles              392764                       # Number of cycles decode is unblocking (Cycle)
system.cpu29.decode.squashCycles                  178                       # Number of cycles decode is squashing (Cycle)
system.cpu29.decode.branchResolved            1365633                       # Number of times decode resolved a branch (Count)
system.cpu29.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu29.decode.decodedInsts             18068480                       # Number of instructions handled by decode (Count)
system.cpu29.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu29.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu29.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu29.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu29.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu29.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu29.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu29.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu29.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu29.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu29.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu29.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu29.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu29.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.fetch.icacheStallCycles           758744                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu29.fetch.insts                     10450945                       # Number of instructions fetch has processed (Count)
system.cpu29.fetch.branches                   2469772                       # Number of branches that fetch encountered (Count)
system.cpu29.fetch.predictedBranches          1366127                       # Number of branches that fetch has predicted taken (Count)
system.cpu29.fetch.cycles                    99312337                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu29.fetch.squashCycles                   432                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu29.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu29.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu29.fetch.cacheLines                  753572                       # Number of cache lines fetched (Count)
system.cpu29.fetch.icacheSquashes                  53                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu29.fetch.nisnDist::samples        100071378                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::mean            0.180598                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::stdev           1.081634                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::0               96744636     96.68%     96.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::1                 396968      0.40%     97.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::2                  73204      0.07%     97.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::3                 259437      0.26%     97.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::4                 933694      0.93%     98.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::5                  32051      0.03%     98.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::6                  46627      0.05%     98.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::7                 101855      0.10%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::8                1482906      1.48%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.nisnDist::total          100071378                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu29.fetch.branchRate                0.024675                       # Number of branch fetches per cycle (Ratio)
system.cpu29.fetch.rate                      0.104413                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu29.icache.demandHits::cpu29.inst       753493                       # number of demand (read+write) hits (Count)
system.cpu29.icache.demandHits::total          753493                       # number of demand (read+write) hits (Count)
system.cpu29.icache.overallHits::cpu29.inst       753493                       # number of overall hits (Count)
system.cpu29.icache.overallHits::total         753493                       # number of overall hits (Count)
system.cpu29.icache.demandMisses::cpu29.inst           79                       # number of demand (read+write) misses (Count)
system.cpu29.icache.demandMisses::total            79                       # number of demand (read+write) misses (Count)
system.cpu29.icache.overallMisses::cpu29.inst           79                       # number of overall misses (Count)
system.cpu29.icache.overallMisses::total           79                       # number of overall misses (Count)
system.cpu29.icache.demandMissLatency::cpu29.inst      9712750                       # number of demand (read+write) miss ticks (Tick)
system.cpu29.icache.demandMissLatency::total      9712750                       # number of demand (read+write) miss ticks (Tick)
system.cpu29.icache.overallMissLatency::cpu29.inst      9712750                       # number of overall miss ticks (Tick)
system.cpu29.icache.overallMissLatency::total      9712750                       # number of overall miss ticks (Tick)
system.cpu29.icache.demandAccesses::cpu29.inst       753572                       # number of demand (read+write) accesses (Count)
system.cpu29.icache.demandAccesses::total       753572                       # number of demand (read+write) accesses (Count)
system.cpu29.icache.overallAccesses::cpu29.inst       753572                       # number of overall (read+write) accesses (Count)
system.cpu29.icache.overallAccesses::total       753572                       # number of overall (read+write) accesses (Count)
system.cpu29.icache.demandMissRate::cpu29.inst     0.000105                       # miss rate for demand accesses (Ratio)
system.cpu29.icache.demandMissRate::total     0.000105                       # miss rate for demand accesses (Ratio)
system.cpu29.icache.overallMissRate::cpu29.inst     0.000105                       # miss rate for overall accesses (Ratio)
system.cpu29.icache.overallMissRate::total     0.000105                       # miss rate for overall accesses (Ratio)
system.cpu29.icache.demandAvgMissLatency::cpu29.inst 122946.202532                       # average overall miss latency in ticks ((Tick/Count))
system.cpu29.icache.demandAvgMissLatency::total 122946.202532                       # average overall miss latency in ticks ((Tick/Count))
system.cpu29.icache.overallAvgMissLatency::cpu29.inst 122946.202532                       # average overall miss latency ((Tick/Count))
system.cpu29.icache.overallAvgMissLatency::total 122946.202532                       # average overall miss latency ((Tick/Count))
system.cpu29.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu29.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu29.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu29.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu29.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.icache.demandMshrHits::cpu29.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu29.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu29.icache.overallMshrHits::cpu29.inst           16                       # number of overall MSHR hits (Count)
system.cpu29.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu29.icache.demandMshrMisses::cpu29.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu29.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu29.icache.overallMshrMisses::cpu29.inst           63                       # number of overall MSHR misses (Count)
system.cpu29.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu29.icache.demandMshrMissLatency::cpu29.inst      8065500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu29.icache.demandMshrMissLatency::total      8065500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu29.icache.overallMshrMissLatency::cpu29.inst      8065500                       # number of overall MSHR miss ticks (Tick)
system.cpu29.icache.overallMshrMissLatency::total      8065500                       # number of overall MSHR miss ticks (Tick)
system.cpu29.icache.demandMshrMissRate::cpu29.inst     0.000084                       # mshr miss ratio for demand accesses (Ratio)
system.cpu29.icache.demandMshrMissRate::total     0.000084                       # mshr miss ratio for demand accesses (Ratio)
system.cpu29.icache.overallMshrMissRate::cpu29.inst     0.000084                       # mshr miss ratio for overall accesses (Ratio)
system.cpu29.icache.overallMshrMissRate::total     0.000084                       # mshr miss ratio for overall accesses (Ratio)
system.cpu29.icache.demandAvgMshrMissLatency::cpu29.inst 128023.809524                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.icache.demandAvgMshrMissLatency::total 128023.809524                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.icache.overallAvgMshrMissLatency::cpu29.inst 128023.809524                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.icache.overallAvgMshrMissLatency::total 128023.809524                       # average overall mshr miss latency ((Tick/Count))
system.cpu29.icache.replacements                    0                       # number of replacements (Count)
system.cpu29.icache.ReadReq.hits::cpu29.inst       753493                       # number of ReadReq hits (Count)
system.cpu29.icache.ReadReq.hits::total        753493                       # number of ReadReq hits (Count)
system.cpu29.icache.ReadReq.misses::cpu29.inst           79                       # number of ReadReq misses (Count)
system.cpu29.icache.ReadReq.misses::total           79                       # number of ReadReq misses (Count)
system.cpu29.icache.ReadReq.missLatency::cpu29.inst      9712750                       # number of ReadReq miss ticks (Tick)
system.cpu29.icache.ReadReq.missLatency::total      9712750                       # number of ReadReq miss ticks (Tick)
system.cpu29.icache.ReadReq.accesses::cpu29.inst       753572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu29.icache.ReadReq.accesses::total       753572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu29.icache.ReadReq.missRate::cpu29.inst     0.000105                       # miss rate for ReadReq accesses (Ratio)
system.cpu29.icache.ReadReq.missRate::total     0.000105                       # miss rate for ReadReq accesses (Ratio)
system.cpu29.icache.ReadReq.avgMissLatency::cpu29.inst 122946.202532                       # average ReadReq miss latency ((Tick/Count))
system.cpu29.icache.ReadReq.avgMissLatency::total 122946.202532                       # average ReadReq miss latency ((Tick/Count))
system.cpu29.icache.ReadReq.mshrHits::cpu29.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu29.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu29.icache.ReadReq.mshrMisses::cpu29.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu29.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu29.icache.ReadReq.mshrMissLatency::cpu29.inst      8065500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu29.icache.ReadReq.mshrMissLatency::total      8065500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu29.icache.ReadReq.mshrMissRate::cpu29.inst     0.000084                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu29.icache.ReadReq.mshrMissRate::total     0.000084                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu29.icache.ReadReq.avgMshrMissLatency::cpu29.inst 128023.809524                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu29.icache.ReadReq.avgMshrMissLatency::total 128023.809524                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu29.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.icache.tags.tagsInUse          58.230907                       # Average ticks per tags in use ((Tick/Count))
system.cpu29.icache.tags.totalRefs             753556                       # Total number of references to valid blocks. (Count)
system.cpu29.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu29.icache.tags.avgRefs         11961.206349                       # Average number of references to valid blocks. ((Count/Count))
system.cpu29.icache.tags.warmupTick         377536000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu29.icache.tags.occupancies::cpu29.inst    58.230907                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu29.icache.tags.avgOccs::cpu29.inst     0.113732                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu29.icache.tags.avgOccs::total      0.113732                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu29.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu29.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu29.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu29.icache.tags.tagAccesses          1507207                       # Number of tag accesses (Count)
system.cpu29.icache.tags.dataAccesses         1507207                       # Number of data accesses (Count)
system.cpu29.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu29.iew.squashCycles                     178                       # Number of cycles IEW is squashing (Cycle)
system.cpu29.iew.blockCycles                  2483129                       # Number of cycles IEW is blocking (Cycle)
system.cpu29.iew.unblockCycles               12697591                       # Number of cycles IEW is unblocking (Cycle)
system.cpu29.iew.dispatchedInsts             18066936                       # Number of instructions dispatched to IQ (Count)
system.cpu29.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu29.iew.dispLoadInsts                1885392                       # Number of dispatched load instructions (Count)
system.cpu29.iew.dispStoreInsts                625811                       # Number of dispatched store instructions (Count)
system.cpu29.iew.dispNonSpecInsts                  65                       # Number of dispatched non-speculative instructions (Count)
system.cpu29.iew.iqFullEvents                    4397                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu29.iew.lsqFullEvents               12682260                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu29.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu29.iew.predictedTakenIncorrect          138                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu29.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu29.iew.branchMispredicts                265                       # Number of branch mispredicts detected at execute (Count)
system.cpu29.iew.instsToCommit               18063207                       # Cumulative count of insts sent to commit (Count)
system.cpu29.iew.writebackCount              18063108                       # Cumulative count of insts written-back (Count)
system.cpu29.iew.producerInst                13232352                       # Number of instructions producing a value (Count)
system.cpu29.iew.consumerInst                18081975                       # Number of instructions consuming a value (Count)
system.cpu29.iew.wbRate                      0.180464                       # Insts written-back per cycle ((Count/Cycle))
system.cpu29.iew.wbFanout                    0.731798                       # Average fanout of values written-back ((Count/Count))
system.cpu29.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu29.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu29.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu29.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu29.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu29.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu29.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu29.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu29.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu29.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu29.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu29.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu29.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu29.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu29.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.lsq0.forwLoads                        39                       # Number of loads that had data forwarded from stores (Count)
system.cpu29.lsq0.squashedLoads                  1632                       # Number of loads squashed (Count)
system.cpu29.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu29.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu29.lsq0.squashedStores                  441                       # Number of stores squashed (Count)
system.cpu29.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu29.lsq0.blockedByCache                31824                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu29.lsq0.loadToUse::samples          1883752                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::mean          246.183498                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::stdev         597.988698                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::0-9              1336181     70.93%     70.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::10-19               4665      0.25%     71.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::20-29              15055      0.80%     71.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::30-39              18897      1.00%     72.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::40-49              11832      0.63%     73.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::50-59               7268      0.39%     74.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::60-69               8945      0.47%     74.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::70-79               8352      0.44%     74.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::80-89               5899      0.31%     75.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::90-99               6690      0.36%     75.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::100-109             6950      0.37%     75.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::110-119             5579      0.30%     76.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::120-129             5284      0.28%     76.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::130-139             5892      0.31%     76.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::140-149             5099      0.27%     77.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::150-159             4264      0.23%     77.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::160-169             4102      0.22%     77.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::170-179             3791      0.20%     77.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::180-189             3335      0.18%     77.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::190-199             3851      0.20%     78.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::200-209             4130      0.22%     78.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::210-219             3487      0.19%     78.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::220-229             3235      0.17%     78.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::230-239             3459      0.18%     78.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::240-249             3167      0.17%     79.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::250-259             2710      0.14%     79.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::260-269             2908      0.15%     79.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::270-279             3201      0.17%     79.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::280-289             3429      0.18%     79.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::290-299             3547      0.19%     79.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::overflows         378548     20.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::max_value           8391                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.lsq0.loadToUse::total            1883752                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu29.mmu.dtb.rdAccesses               1885070                       # TLB accesses on read requests (Count)
system.cpu29.mmu.dtb.wrAccesses                625517                       # TLB accesses on write requests (Count)
system.cpu29.mmu.dtb.rdMisses                    1693                       # TLB misses on read requests (Count)
system.cpu29.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu29.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu29.mmu.itb.wrAccesses                753584                       # TLB accesses on write requests (Count)
system.cpu29.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu29.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu29.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu29.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu29.power_state.ticksClkGated::mean  10918647250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu29.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu29.power_state.ticksClkGated::min_value  10918647250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu29.power_state.ticksClkGated::max_value  10918647250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu29.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu29.power_state.pwrStateResidencyTicks::ON  25400658250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.power_state.pwrStateResidencyTicks::CLK_GATED  10918647250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu29.rename.squashCycles                  178                       # Number of cycles rename is squashing (Cycle)
system.cpu29.rename.idleCycles                 723574                       # Number of cycles rename is idle (Cycle)
system.cpu29.rename.blockCycles              19562804                       # Number of cycles rename is blocking (Cycle)
system.cpu29.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu29.rename.runCycles                 2870993                       # Number of cycles rename is running (Cycle)
system.cpu29.rename.unblockCycles            76913550                       # Number of cycles rename is unblocking (Cycle)
system.cpu29.rename.renamedInsts             18067749                       # Number of instructions processed by rename (Count)
system.cpu29.rename.ROBFullEvents               68120                       # Number of times rename has blocked due to ROB full (Count)
system.cpu29.rename.IQFullEvents              3873749                       # Number of times rename has blocked due to IQ full (Count)
system.cpu29.rename.LQFullEvents              1095353                       # Number of times rename has blocked due to LQ full (Count)
system.cpu29.rename.SQFullEvents             75569459                       # Number of times rename has blocked due to SQ full (Count)
system.cpu29.rename.renamedOperands          33039737                       # Number of destination operands rename has renamed (Count)
system.cpu29.rename.lookups                  60816288                       # Number of register rename lookups that rename has made (Count)
system.cpu29.rename.intLookups               16998981                       # Number of integer rename lookups (Count)
system.cpu29.rename.fpLookups                 3187689                       # Number of floating rename lookups (Count)
system.cpu29.rename.committedMaps            33011467                       # Number of HB maps that are committed (Count)
system.cpu29.rename.undoneMaps                  28141                       # Number of HB maps that are undone due to squashing (Count)
system.cpu29.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu29.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu29.rename.skidInsts                 2116135                       # count of insts added to the skid buffer (Count)
system.cpu29.rob.reads                      117877933                       # The number of ROB reads (Count)
system.cpu29.rob.writes                      36132485                       # The number of ROB writes (Count)
system.cpu29.thread_0.numInsts               10439528                       # Number of Instructions committed (Count)
system.cpu29.thread_0.numOps                 18051263                       # Number of Ops committed (Count)
system.cpu29.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu3.numCycles                       100291050                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       18058084                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     187                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      18124046                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                    88                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined               16256                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            16703                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          100255150                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.180779                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             0.957046                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 95772364     95.53%     95.53% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                   860538      0.86%     96.39% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                   673998      0.67%     97.06% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   409096      0.41%     97.47% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   224099      0.22%     97.69% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  1105019      1.10%     98.79% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   207752      0.21%     99.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   998051      1.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                     4233      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            100255150                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   2197      6.94%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      6.94% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     2      0.01%      6.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     3      0.01%      6.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      6.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            13785     43.54%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     50.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   172      0.54%     51.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                   38      0.12%     51.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead             9085     28.69%     79.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite            6379     20.15%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          167      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     14732053     81.28%     81.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           18      0.00%     81.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          222      0.00%     81.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       281309      1.55%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt           16      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd           25      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu           54      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt           59      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc           24      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     82.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd       281250      1.55%     84.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult       250004      1.38%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead      1103414      6.09%     91.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite        31937      0.18%     92.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead       849669      4.69%     96.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite       593825      3.28%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      18124046                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.180714                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                              31661                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.001747                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               130993201                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               15385551                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       15366638                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                  5541790                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                 2688979                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses         2687957                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   15370022                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                     2785518                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         18123744                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      1953034                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      302                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           2578763                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       2466400                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                      625729                       # Number of stores executed (Count)
system.cpu3.numRate                          0.180711                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                            136                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          35900                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1312315                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   10433867                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     18041948                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              9.612069                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         9.612069                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.104036                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.104036                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  17122536                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                  9301096                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                    3188014                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                   2094104                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   12331282                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                   7661107                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                  7762543                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       1884834                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores       626002                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads        31838                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores        31493                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                2468056                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          2467096                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              224                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             1365020                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                1364921                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999927                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    204                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            306                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             270                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts          14582                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              170                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    100253166                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.179964                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     0.995109                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       96218179     95.98%     95.98% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1         821791      0.82%     96.79% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         172975      0.17%     96.97% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         412509      0.41%     97.38% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         314273      0.31%     97.69% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         996501      0.99%     98.69% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          73426      0.07%     98.76% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         991569      0.99%     99.75% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         251943      0.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    100253166                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            10433867                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              18041948                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    2508631                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      1883126                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   2464861                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                   2687717                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   15628446                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass           50      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     14720439     81.59%     81.59% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           18      0.00%     81.59% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          213      0.00%     81.59% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       281269      1.56%     83.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt           16      0.00%     83.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd           12      0.00%     83.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu           14      0.00%     83.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt           24      0.00%     83.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc           12      0.00%     83.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     83.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd       281250      1.56%     84.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult       250000      1.39%     86.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead      1101800      6.11%     92.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite        31711      0.18%     92.38% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead       781326      4.33%     96.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite       593794      3.29%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     18041948                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       251943                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu03.data      1914464                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          1914464                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu03.data      1914464                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         1914464                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu03.data       595475                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total         595475                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu03.data       595475                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total        595475                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu03.data 129328183978                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 129328183978                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu03.data 129328183978                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 129328183978                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu03.data      2509939                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      2509939                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu03.data      2509939                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      2509939                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu03.data     0.237247                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.237247                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu03.data     0.237247                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.237247                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu03.data 217184.909489                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 217184.909489                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu03.data 217184.909489                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 217184.909489                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs     19074378                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets         6372                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs        50510                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs    377.635676                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets   245.076923                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks        78061                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total            78061                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu03.data       423185                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total       423185                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu03.data       423185                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total       423185                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu03.data       172290                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       172290                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu03.data       172290                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       172290                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu03.data  58148765478                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  58148765478                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu03.data  58148765478                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  58148765478                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu03.data     0.068643                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.068643                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu03.data     0.068643                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.068643                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu03.data 337505.168483                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 337505.168483                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu03.data 337505.168483                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 337505.168483                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                171162                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu03.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu03.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu03.data      2381750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      2381750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu03.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu03.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu03.data 56708.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 56708.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu03.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu03.data      4808500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      4808500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu03.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu03.data 114488.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 114488.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu03.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu03.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu03.data      1363270                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        1363270                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu03.data       521208                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total       521208                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu03.data 106743707000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total 106743707000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu03.data      1884478                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      1884478                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu03.data     0.276580                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.276580                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu03.data 204800.592086                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 204800.592086                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu03.data       423185                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total       423185                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu03.data        98023                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total        98023                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu03.data  35601422000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  35601422000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu03.data     0.052016                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.052016                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu03.data 363194.576783                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 363194.576783                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu03.data       551194                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total        551194                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu03.data        74267                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        74267                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu03.data  22584476978                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  22584476978                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu03.data       625461                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total       625461                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu03.data     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu03.data 304098.414881                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 304098.414881                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu03.data        74267                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total        74267                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu03.data  22547343478                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  22547343478                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu03.data     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu03.data 303598.414881                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 303598.414881                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1010.540360                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             2086843                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            172327                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             12.109785                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          328165000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu03.data  1010.540360                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu03.data     0.986856                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.986856                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses           5192381                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses          5192381                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                  416710                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles             96909107                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  2531052                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               398087                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   194                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             1364714                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   55                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              18059795                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  294                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles            577975                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      10445566                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    2468056                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           1365161                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                     99676847                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    496                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                   567311                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   81                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         100255150                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.180179                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.082429                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                97024185     96.78%     96.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  297794      0.30%     97.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                   71637      0.07%     97.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  170081      0.17%     97.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                 1027145      1.02%     98.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                   35244      0.04%     98.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                   49760      0.05%     98.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  105224      0.10%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 1474080      1.47%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           100255150                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.024609                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.104153                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu03.inst       567167                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total           567167                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu03.inst       567167                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total          567167                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu03.inst          144                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            144                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu03.inst          144                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           144                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu03.inst     16243750                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     16243750                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu03.inst     16243750                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     16243750                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu03.inst       567311                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total       567311                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu03.inst       567311                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total       567311                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu03.inst     0.000254                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000254                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu03.inst     0.000254                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000254                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu03.inst 112803.819444                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 112803.819444                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu03.inst 112803.819444                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 112803.819444                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs          113                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           113                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu03.inst           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu03.inst           27                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           27                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu03.inst          117                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          117                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu03.inst          117                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          117                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu03.inst     14294500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total     14294500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu03.inst     14294500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total     14294500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu03.inst     0.000206                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000206                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu03.inst     0.000206                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000206                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu03.inst 122175.213675                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 122175.213675                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu03.inst 122175.213675                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 122175.213675                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     1                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu03.inst       567167                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total         567167                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu03.inst          144                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          144                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu03.inst     16243750                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     16243750                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu03.inst       567311                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total       567311                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu03.inst     0.000254                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000254                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu03.inst 112803.819444                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 112803.819444                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu03.inst           27                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           27                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu03.inst          117                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          117                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu03.inst     14294500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total     14294500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu03.inst     0.000206                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000206                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu03.inst 122175.213675                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 122175.213675                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          111.164155                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs              567284                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               117                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs           4848.581197                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          328146000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu03.inst   111.164155                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu03.inst     0.217117                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.217117                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          116                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          116                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.226562                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           1134739                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          1134739                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      194                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   2337075                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                10989834                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              18058271                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 1884834                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                 626002                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   69                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     5258                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                10974444                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           144                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          138                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 282                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                18054690                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               18054595                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 13221782                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 18156503                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.180022                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.728212                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         77                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                   1700                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   497                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 28694                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           1883126                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean           244.841837                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          602.890372                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               1346928     71.53%     71.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                4673      0.25%     71.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29               14623      0.78%     72.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39               18981      1.01%     73.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49               11888      0.63%     74.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                7290      0.39%     74.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                8902      0.47%     75.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                8460      0.45%     75.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                6034      0.32%     75.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                6641      0.35%     76.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109              6991      0.37%     76.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119              5283      0.28%     76.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129              5009      0.27%     77.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139              5725      0.30%     77.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149              5227      0.28%     77.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159              3962      0.21%     77.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169              3571      0.19%     78.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179              3310      0.18%     78.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189              3023      0.16%     78.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199              3486      0.19%     78.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209              3928      0.21%     78.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219              3335      0.18%     78.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229              3134      0.17%     79.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239              3252      0.17%     79.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249              2860      0.15%     79.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259              2684      0.14%     79.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269              2887      0.15%     79.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279              3036      0.16%     79.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289              3265      0.17%     80.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299              3317      0.18%     80.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          371421     19.72%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            8256                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             1883126                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                1884611                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                 625729                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     1695                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                 567320                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  10918464250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  10918464250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  10918464250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  25400841250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  10918464250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   194                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                  543442                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               19007099                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles           854                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  2781137                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles             77922424                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              18059116                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                67476                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents               3875073                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents               1529963                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents              76136249                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           33021907                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   60786550                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                16991869                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                  3188726                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             32992213                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   29565                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  2088124                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       118057480                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       36115234                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                10433867                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  18041948                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu30.numCycles                      100086190                       # Number of cpu cycles simulated (Cycle)
system.cpu30.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu30.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu30.instsAdded                      16917918                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu30.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu30.instsIssued                     16983601                       # Number of instructions issued (Count)
system.cpu30.squashedInstsIssued                   77                       # Number of squashed instructions issued (Count)
system.cpu30.squashedInstsExamined              14905                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu30.squashedOperandsExamined           14766                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu30.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu30.numIssuedDist::samples         100062996                       # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::mean             0.169729                       # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::stdev            0.922043                       # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::0                95761747     95.70%     95.70% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::1                  865085      0.86%     96.57% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::2                  680111      0.68%     97.25% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::3                  402694      0.40%     97.65% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::4                  234095      0.23%     97.88% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::5                 1009131      1.01%     98.89% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::6                  206905      0.21%     99.10% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::7                  899077      0.90%    100.00% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::8                    4151      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu30.numIssuedDist::total           100062996                       # Number of insts issued each cycle (Count)
system.cpu30.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::IntAlu                  2174      6.89%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::IntMult                    0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::IntDiv                     0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatAdd                   0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatCmp                   0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatCvt                   0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatMult                  0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatMultAcc               0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatDiv                   0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatMisc                  0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatSqrt                  0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdAdd                    0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdAddAcc                 0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdAlu                    0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdCmp                    0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdCvt                    0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdMisc                   0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdMult                   0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdMultAcc                0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdShift                  0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdShiftAcc               0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdDiv                    0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdSqrt                   0      0.00%      6.89% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatAdd           13941     44.21%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatAlu               0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatCmp               0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatCvt               0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatDiv               0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatMisc              0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatMult              0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatMultAcc            0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatSqrt              0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdReduceAdd              0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdReduceAlu              0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdReduceCmp              0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatReduceAdd            0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdFloatReduceCmp            0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdAes                    0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdAesMix                 0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdSha1Hash               0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdSha1Hash2              0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdSha256Hash             0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdSha256Hash2            0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdShaSigma2              0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdShaSigma3              0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::SimdPredAlu                0      0.00%     51.10% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::MemRead                  169      0.54%     51.64% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::MemWrite                  34      0.11%     51.75% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatMemRead            8651     27.43%     79.18% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::FloatMemWrite           6566     20.82%    100.00% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu30.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu30.statIssuedInstType_0::No_OpClass          145      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::IntAlu     13687864     80.59%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::IntMult           18      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::IntDiv          204      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatAdd       281303      1.66%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatCmp            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatCvt            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatMult            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatDiv            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatMisc            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatSqrt            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdAdd            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdAlu            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdCmp            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdCvt            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdMisc            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdMult            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdShift            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdDiv            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdSqrt            0      0.00%     82.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatAdd       281251      1.66%     83.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatMult       250002      1.47%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdAes            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdAesMix            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::MemRead      1008351      5.94%     91.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::MemWrite        31756      0.19%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatMemRead       848939      5.00%     96.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::FloatMemWrite       593768      3.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu30.statIssuedInstType_0::total     16983601                       # Number of instructions issued per FU type, per thread (Count)
system.cpu30.issueRate                       0.169690                       # Inst issue rate ((Count/Cycle))
system.cpu30.fuBusy                             31535                       # FU busy when requested (Count)
system.cpu30.fuBusyRate                      0.001857                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu30.intInstQueueReads              128522069                       # Number of integer instruction queue reads (Count)
system.cpu30.intInstQueueWrites              14244846                       # Number of integer instruction queue writes (Count)
system.cpu30.intInstQueueWakeupAccesses      14227139                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu30.fpInstQueueReads                 5539741                       # Number of floating instruction queue reads (Count)
system.cpu30.fpInstQueueWrites                2688156                       # Number of floating instruction queue writes (Count)
system.cpu30.fpInstQueueWakeupAccesses        2687620                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu30.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu30.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu30.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu30.intAluAccesses                  14230542                       # Number of integer alu accesses (Count)
system.cpu30.fpAluAccesses                    2784449                       # Number of floating point alu accesses (Count)
system.cpu30.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu30.numInsts                        16983330                       # Number of executed instructions (Count)
system.cpu30.numLoadInsts                     1857257                       # Number of load instructions executed (Count)
system.cpu30.numSquashedInsts                     271                       # Number of squashed instructions skipped in execute (Count)
system.cpu30.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu30.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu30.numRefs                          2482755                       # Number of memory reference insts executed (Count)
system.cpu30.numBranches                      2276691                       # Number of branches executed (Count)
system.cpu30.numStoreInsts                     625498                       # Number of stores executed (Count)
system.cpu30.numRate                         0.169687                       # Inst execution rate ((Count/Cycle))
system.cpu30.timesIdled                            76                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu30.idleCycles                         23194                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu30.quiesceCycles                    1516563                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu30.committedInsts                   9769767                       # Number of Instructions Simulated (Count)
system.cpu30.committedOps                    16903121                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu30.cpi                            10.244481                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu30.totalCpi                       10.244481                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu30.ipc                             0.097614                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu30.totalIpc                        0.097614                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu30.intRegfileReads                 16075700                       # Number of integer regfile reads (Count)
system.cpu30.intRegfileWrites                 8635843                       # Number of integer regfile writes (Count)
system.cpu30.fpRegfileReads                   3187575                       # Number of floating regfile reads (Count)
system.cpu30.fpRegfileWrites                  2093859                       # Number of floating regfile writes (Count)
system.cpu30.ccRegfileReads                  11382398                       # number of cc regfile reads (Count)
system.cpu30.ccRegfileWrites                  7091803                       # number of cc regfile writes (Count)
system.cpu30.miscRegfileReads                 7287072                       # number of misc regfile reads (Count)
system.cpu30.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu30.MemDepUnit__0.insertedLoads      1789612                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__0.insertedStores       625766                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__0.conflictingLoads        31830                       # Number of conflicting loads. (Count)
system.cpu30.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu30.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu30.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu30.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu30.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu30.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu30.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu30.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu30.branchPred.lookups               2278266                       # Number of BP lookups (Count)
system.cpu30.branchPred.condPredicted         2277337                       # Number of conditional branches predicted (Count)
system.cpu30.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu30.branchPred.BTBLookups            1270208                       # Number of BTB lookups (Count)
system.cpu30.branchPred.BTBHits               1270144                       # Number of BTB hits (Count)
system.cpu30.branchPred.BTBHitRatio          0.999950                       # BTB Hit Ratio (Ratio)
system.cpu30.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu30.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu30.branchPred.indirectLookups           306                       # Number of indirect predictor lookups. (Count)
system.cpu30.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu30.branchPred.indirectMisses            270                       # Number of indirect misses. (Count)
system.cpu30.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu30.commit.commitSquashedInsts         13231                       # The number of squashed insts skipped by commit (Count)
system.cpu30.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu30.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu30.commit.numCommittedDist::samples    100061232                       # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::mean     0.168928                       # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::stdev     0.961743                       # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::0      96207455     96.15%     96.15% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::1        825202      0.82%     96.97% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::2        179008      0.18%     97.15% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::3        419274      0.42%     97.57% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::4        308805      0.31%     97.88% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::5        900436      0.90%     98.78% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::6         74619      0.07%     98.85% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::7        894497      0.89%     99.75% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::8        251936      0.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu30.commit.numCommittedDist::total    100061232                       # Number of insts commited each cycle (Count)
system.cpu30.commit.instsCommitted            9769767                       # Number of instructions committed (Count)
system.cpu30.commit.opsCommitted             16903121                       # Number of ops (including micro ops) committed (Count)
system.cpu30.commit.memRefs                   2413426                       # Number of memory references committed (Count)
system.cpu30.commit.loads                     1788068                       # Number of loads committed (Count)
system.cpu30.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu30.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu30.commit.branches                  2275194                       # Number of branches committed (Count)
system.cpu30.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu30.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu30.commit.integer                  14584452                       # Number of committed integer instructions. (Count)
system.cpu30.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu30.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::IntAlu     13676928     80.91%     80.91% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::IntMult           18      0.00%     80.91% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::IntDiv          198      0.00%     80.92% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatAdd       281260      1.66%     82.58% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatCmp            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatCvt            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatMult            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatDiv            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatMisc            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatSqrt            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdAdd            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdAlu            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdCmp            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdCvt            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdMisc            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdMult            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdMultAcc            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdShift            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdShiftAcc            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdDiv            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdSqrt            0      0.00%     82.58% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatAdd       281250      1.66%     84.24% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatMult       250000      1.48%     85.72% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdAes            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdAesMix            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.72% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::MemRead      1006800      5.96%     91.68% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::MemWrite        31600      0.19%     91.87% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatMemRead       781268      4.62%     96.49% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::FloatMemWrite       593758      3.51%    100.00% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu30.commit.committedInstType_0::total     16903121                       # Class of committed instruction (Count)
system.cpu30.commit.commitEligibleSamples       251936                       # number cycles where commit BW limit reached (Cycle)
system.cpu30.dcache.demandHits::cpu30.data      1817489                       # number of demand (read+write) hits (Count)
system.cpu30.dcache.demandHits::total         1817489                       # number of demand (read+write) hits (Count)
system.cpu30.dcache.overallHits::cpu30.data      1817489                       # number of overall hits (Count)
system.cpu30.dcache.overallHits::total        1817489                       # number of overall hits (Count)
system.cpu30.dcache.demandMisses::cpu30.data       597146                       # number of demand (read+write) misses (Count)
system.cpu30.dcache.demandMisses::total        597146                       # number of demand (read+write) misses (Count)
system.cpu30.dcache.overallMisses::cpu30.data       597146                       # number of overall misses (Count)
system.cpu30.dcache.overallMisses::total       597146                       # number of overall misses (Count)
system.cpu30.dcache.demandMissLatency::cpu30.data 129098366724                       # number of demand (read+write) miss ticks (Tick)
system.cpu30.dcache.demandMissLatency::total 129098366724                       # number of demand (read+write) miss ticks (Tick)
system.cpu30.dcache.overallMissLatency::cpu30.data 129098366724                       # number of overall miss ticks (Tick)
system.cpu30.dcache.overallMissLatency::total 129098366724                       # number of overall miss ticks (Tick)
system.cpu30.dcache.demandAccesses::cpu30.data      2414635                       # number of demand (read+write) accesses (Count)
system.cpu30.dcache.demandAccesses::total      2414635                       # number of demand (read+write) accesses (Count)
system.cpu30.dcache.overallAccesses::cpu30.data      2414635                       # number of overall (read+write) accesses (Count)
system.cpu30.dcache.overallAccesses::total      2414635                       # number of overall (read+write) accesses (Count)
system.cpu30.dcache.demandMissRate::cpu30.data     0.247303                       # miss rate for demand accesses (Ratio)
system.cpu30.dcache.demandMissRate::total     0.247303                       # miss rate for demand accesses (Ratio)
system.cpu30.dcache.overallMissRate::cpu30.data     0.247303                       # miss rate for overall accesses (Ratio)
system.cpu30.dcache.overallMissRate::total     0.247303                       # miss rate for overall accesses (Ratio)
system.cpu30.dcache.demandAvgMissLatency::cpu30.data 216192.299243                       # average overall miss latency in ticks ((Tick/Count))
system.cpu30.dcache.demandAvgMissLatency::total 216192.299243                       # average overall miss latency in ticks ((Tick/Count))
system.cpu30.dcache.overallAvgMissLatency::cpu30.data 216192.299243                       # average overall miss latency ((Tick/Count))
system.cpu30.dcache.overallAvgMissLatency::total 216192.299243                       # average overall miss latency ((Tick/Count))
system.cpu30.dcache.blockedCycles::no_mshrs     19253448                       # number of cycles access was blocked (Cycle)
system.cpu30.dcache.blockedCycles::no_targets         6153                       # number of cycles access was blocked (Cycle)
system.cpu30.dcache.blockedCauses::no_mshrs        50782                       # number of times access was blocked (Count)
system.cpu30.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu30.dcache.avgBlocked::no_mshrs   379.139223                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.dcache.avgBlocked::no_targets   236.653846                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.dcache.writebacks::writebacks        78043                       # number of writebacks (Count)
system.cpu30.dcache.writebacks::total           78043                       # number of writebacks (Count)
system.cpu30.dcache.demandMshrHits::cpu30.data       424922                       # number of demand (read+write) MSHR hits (Count)
system.cpu30.dcache.demandMshrHits::total       424922                       # number of demand (read+write) MSHR hits (Count)
system.cpu30.dcache.overallMshrHits::cpu30.data       424922                       # number of overall MSHR hits (Count)
system.cpu30.dcache.overallMshrHits::total       424922                       # number of overall MSHR hits (Count)
system.cpu30.dcache.demandMshrMisses::cpu30.data       172224                       # number of demand (read+write) MSHR misses (Count)
system.cpu30.dcache.demandMshrMisses::total       172224                       # number of demand (read+write) MSHR misses (Count)
system.cpu30.dcache.overallMshrMisses::cpu30.data       172224                       # number of overall MSHR misses (Count)
system.cpu30.dcache.overallMshrMisses::total       172224                       # number of overall MSHR misses (Count)
system.cpu30.dcache.demandMshrMissLatency::cpu30.data  58178273974                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu30.dcache.demandMshrMissLatency::total  58178273974                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu30.dcache.overallMshrMissLatency::cpu30.data  58178273974                       # number of overall MSHR miss ticks (Tick)
system.cpu30.dcache.overallMshrMissLatency::total  58178273974                       # number of overall MSHR miss ticks (Tick)
system.cpu30.dcache.demandMshrMissRate::cpu30.data     0.071325                       # mshr miss ratio for demand accesses (Ratio)
system.cpu30.dcache.demandMshrMissRate::total     0.071325                       # mshr miss ratio for demand accesses (Ratio)
system.cpu30.dcache.overallMshrMissRate::cpu30.data     0.071325                       # mshr miss ratio for overall accesses (Ratio)
system.cpu30.dcache.overallMshrMissRate::total     0.071325                       # mshr miss ratio for overall accesses (Ratio)
system.cpu30.dcache.demandAvgMshrMissLatency::cpu30.data 337805.845724                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.dcache.demandAvgMshrMissLatency::total 337805.845724                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.dcache.overallAvgMshrMissLatency::cpu30.data 337805.845724                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.dcache.overallAvgMshrMissLatency::total 337805.845724                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.dcache.replacements               171082                       # number of replacements (Count)
system.cpu30.dcache.LockedRMWReadReq.hits::cpu30.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu30.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu30.dcache.LockedRMWReadReq.misses::cpu30.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu30.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu30.dcache.LockedRMWReadReq.missLatency::cpu30.data      2323500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu30.dcache.LockedRMWReadReq.missLatency::total      2323500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu30.dcache.LockedRMWReadReq.accesses::cpu30.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu30.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu30.dcache.LockedRMWReadReq.missRate::cpu30.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu30.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu30.dcache.LockedRMWReadReq.avgMissLatency::cpu30.data 55321.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu30.dcache.LockedRMWReadReq.avgMissLatency::total 55321.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu30.dcache.LockedRMWReadReq.mshrMisses::cpu30.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu30.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu30.dcache.LockedRMWReadReq.mshrMissLatency::cpu30.data      4690500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu30.dcache.LockedRMWReadReq.mshrMissLatency::total      4690500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu30.dcache.LockedRMWReadReq.mshrMissRate::cpu30.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu30.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu30.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu30.data 111678.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu30.dcache.LockedRMWReadReq.avgMshrMissLatency::total 111678.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu30.dcache.LockedRMWWriteReq.hits::cpu30.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu30.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu30.dcache.LockedRMWWriteReq.accesses::cpu30.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu30.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu30.dcache.ReadReq.hits::cpu30.data      1266439                       # number of ReadReq hits (Count)
system.cpu30.dcache.ReadReq.hits::total       1266439                       # number of ReadReq hits (Count)
system.cpu30.dcache.ReadReq.misses::cpu30.data       522881                       # number of ReadReq misses (Count)
system.cpu30.dcache.ReadReq.misses::total       522881                       # number of ReadReq misses (Count)
system.cpu30.dcache.ReadReq.missLatency::cpu30.data 106527873750                       # number of ReadReq miss ticks (Tick)
system.cpu30.dcache.ReadReq.missLatency::total 106527873750                       # number of ReadReq miss ticks (Tick)
system.cpu30.dcache.ReadReq.accesses::cpu30.data      1789320                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu30.dcache.ReadReq.accesses::total      1789320                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu30.dcache.ReadReq.missRate::cpu30.data     0.292223                       # miss rate for ReadReq accesses (Ratio)
system.cpu30.dcache.ReadReq.missRate::total     0.292223                       # miss rate for ReadReq accesses (Ratio)
system.cpu30.dcache.ReadReq.avgMissLatency::cpu30.data 203732.539048                       # average ReadReq miss latency ((Tick/Count))
system.cpu30.dcache.ReadReq.avgMissLatency::total 203732.539048                       # average ReadReq miss latency ((Tick/Count))
system.cpu30.dcache.ReadReq.mshrHits::cpu30.data       424922                       # number of ReadReq MSHR hits (Count)
system.cpu30.dcache.ReadReq.mshrHits::total       424922                       # number of ReadReq MSHR hits (Count)
system.cpu30.dcache.ReadReq.mshrMisses::cpu30.data        97959                       # number of ReadReq MSHR misses (Count)
system.cpu30.dcache.ReadReq.mshrMisses::total        97959                       # number of ReadReq MSHR misses (Count)
system.cpu30.dcache.ReadReq.mshrMissLatency::cpu30.data  35644913500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu30.dcache.ReadReq.mshrMissLatency::total  35644913500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu30.dcache.ReadReq.mshrMissRate::cpu30.data     0.054746                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu30.dcache.ReadReq.mshrMissRate::total     0.054746                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu30.dcache.ReadReq.avgMshrMissLatency::cpu30.data 363875.840913                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu30.dcache.ReadReq.avgMshrMissLatency::total 363875.840913                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu30.dcache.WriteReq.hits::cpu30.data       551050                       # number of WriteReq hits (Count)
system.cpu30.dcache.WriteReq.hits::total       551050                       # number of WriteReq hits (Count)
system.cpu30.dcache.WriteReq.misses::cpu30.data        74265                       # number of WriteReq misses (Count)
system.cpu30.dcache.WriteReq.misses::total        74265                       # number of WriteReq misses (Count)
system.cpu30.dcache.WriteReq.missLatency::cpu30.data  22570492974                       # number of WriteReq miss ticks (Tick)
system.cpu30.dcache.WriteReq.missLatency::total  22570492974                       # number of WriteReq miss ticks (Tick)
system.cpu30.dcache.WriteReq.accesses::cpu30.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu30.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu30.dcache.WriteReq.missRate::cpu30.data     0.118764                       # miss rate for WriteReq accesses (Ratio)
system.cpu30.dcache.WriteReq.missRate::total     0.118764                       # miss rate for WriteReq accesses (Ratio)
system.cpu30.dcache.WriteReq.avgMissLatency::cpu30.data 303918.305716                       # average WriteReq miss latency ((Tick/Count))
system.cpu30.dcache.WriteReq.avgMissLatency::total 303918.305716                       # average WriteReq miss latency ((Tick/Count))
system.cpu30.dcache.WriteReq.mshrMisses::cpu30.data        74265                       # number of WriteReq MSHR misses (Count)
system.cpu30.dcache.WriteReq.mshrMisses::total        74265                       # number of WriteReq MSHR misses (Count)
system.cpu30.dcache.WriteReq.mshrMissLatency::cpu30.data  22533360474                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu30.dcache.WriteReq.mshrMissLatency::total  22533360474                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu30.dcache.WriteReq.mshrMissRate::cpu30.data     0.118764                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu30.dcache.WriteReq.mshrMissRate::total     0.118764                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu30.dcache.WriteReq.avgMshrMissLatency::cpu30.data 303418.305716                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu30.dcache.WriteReq.avgMshrMissLatency::total 303418.305716                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu30.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.dcache.tags.tagsInUse        1010.139479                       # Average ticks per tags in use ((Tick/Count))
system.cpu30.dcache.tags.totalRefs            1989799                       # Total number of references to valid blocks. (Count)
system.cpu30.dcache.tags.sampledRefs           172245                       # Sample count of references to valid blocks. (Count)
system.cpu30.dcache.tags.avgRefs            11.552144                       # Average number of references to valid blocks. ((Count/Count))
system.cpu30.dcache.tags.warmupTick         379227000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu30.dcache.tags.occupancies::cpu30.data  1010.139479                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu30.dcache.tags.avgOccs::cpu30.data     0.986464                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu30.dcache.tags.avgOccs::total      0.986464                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu30.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu30.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu30.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu30.dcache.tags.tagAccesses          5001687                       # Number of tag accesses (Count)
system.cpu30.dcache.tags.dataAccesses         5001687                       # Number of data accesses (Count)
system.cpu30.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.decode.idleCycles                 417475                       # Number of cycles decode is idle (Cycle)
system.cpu30.decode.blockedCycles            96904697                       # Number of cycles decode is blocked (Cycle)
system.cpu30.decode.runCycles                 2337433                       # Number of cycles decode is running (Cycle)
system.cpu30.decode.unblockCycles              403227                       # Number of cycles decode is unblocking (Cycle)
system.cpu30.decode.squashCycles                  164                       # Number of cycles decode is squashing (Cycle)
system.cpu30.decode.branchResolved            1269909                       # Number of times decode resolved a branch (Count)
system.cpu30.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu30.decode.decodedInsts             16919431                       # Number of instructions handled by decode (Count)
system.cpu30.decode.squashedInsts                 215                       # Number of squashed instructions handled by decode (Count)
system.cpu30.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu30.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu30.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu30.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu30.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu30.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu30.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu30.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu30.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu30.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu30.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu30.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu30.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.fetch.icacheStallCycles           576761                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu30.fetch.insts                      9780509                       # Number of instructions fetch has processed (Count)
system.cpu30.fetch.branches                   2278266                       # Number of branches that fetch encountered (Count)
system.cpu30.fetch.predictedBranches          1270378                       # Number of branches that fetch has predicted taken (Count)
system.cpu30.fetch.cycles                    99485953                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu30.fetch.squashCycles                   402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu30.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu30.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu30.fetch.cacheLines                  570239                       # Number of cache lines fetched (Count)
system.cpu30.fetch.icacheSquashes                  56                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu30.fetch.nisnDist::samples        100062996                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::mean            0.169126                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::stdev           1.049417                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::0               97016600     96.96%     96.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::1                 301208      0.30%     97.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::2                  72663      0.07%     97.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::3                 173540      0.17%     97.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::4                 932604      0.93%     98.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::5                  36086      0.04%     98.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::6                  49812      0.05%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::7                  97501      0.10%     98.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::8                1382982      1.38%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.nisnDist::total          100062996                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu30.fetch.branchRate                0.022763                       # Number of branch fetches per cycle (Ratio)
system.cpu30.fetch.rate                      0.097721                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu30.icache.demandHits::cpu30.inst       570163                       # number of demand (read+write) hits (Count)
system.cpu30.icache.demandHits::total          570163                       # number of demand (read+write) hits (Count)
system.cpu30.icache.overallHits::cpu30.inst       570163                       # number of overall hits (Count)
system.cpu30.icache.overallHits::total         570163                       # number of overall hits (Count)
system.cpu30.icache.demandMisses::cpu30.inst           76                       # number of demand (read+write) misses (Count)
system.cpu30.icache.demandMisses::total            76                       # number of demand (read+write) misses (Count)
system.cpu30.icache.overallMisses::cpu30.inst           76                       # number of overall misses (Count)
system.cpu30.icache.overallMisses::total           76                       # number of overall misses (Count)
system.cpu30.icache.demandMissLatency::cpu30.inst     11480250                       # number of demand (read+write) miss ticks (Tick)
system.cpu30.icache.demandMissLatency::total     11480250                       # number of demand (read+write) miss ticks (Tick)
system.cpu30.icache.overallMissLatency::cpu30.inst     11480250                       # number of overall miss ticks (Tick)
system.cpu30.icache.overallMissLatency::total     11480250                       # number of overall miss ticks (Tick)
system.cpu30.icache.demandAccesses::cpu30.inst       570239                       # number of demand (read+write) accesses (Count)
system.cpu30.icache.demandAccesses::total       570239                       # number of demand (read+write) accesses (Count)
system.cpu30.icache.overallAccesses::cpu30.inst       570239                       # number of overall (read+write) accesses (Count)
system.cpu30.icache.overallAccesses::total       570239                       # number of overall (read+write) accesses (Count)
system.cpu30.icache.demandMissRate::cpu30.inst     0.000133                       # miss rate for demand accesses (Ratio)
system.cpu30.icache.demandMissRate::total     0.000133                       # miss rate for demand accesses (Ratio)
system.cpu30.icache.overallMissRate::cpu30.inst     0.000133                       # miss rate for overall accesses (Ratio)
system.cpu30.icache.overallMissRate::total     0.000133                       # miss rate for overall accesses (Ratio)
system.cpu30.icache.demandAvgMissLatency::cpu30.inst 151055.921053                       # average overall miss latency in ticks ((Tick/Count))
system.cpu30.icache.demandAvgMissLatency::total 151055.921053                       # average overall miss latency in ticks ((Tick/Count))
system.cpu30.icache.overallAvgMissLatency::cpu30.inst 151055.921053                       # average overall miss latency ((Tick/Count))
system.cpu30.icache.overallAvgMissLatency::total 151055.921053                       # average overall miss latency ((Tick/Count))
system.cpu30.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu30.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu30.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu30.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu30.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.icache.demandMshrHits::cpu30.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu30.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu30.icache.overallMshrHits::cpu30.inst           16                       # number of overall MSHR hits (Count)
system.cpu30.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu30.icache.demandMshrMisses::cpu30.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu30.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu30.icache.overallMshrMisses::cpu30.inst           60                       # number of overall MSHR misses (Count)
system.cpu30.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu30.icache.demandMshrMissLatency::cpu30.inst      8760500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu30.icache.demandMshrMissLatency::total      8760500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu30.icache.overallMshrMissLatency::cpu30.inst      8760500                       # number of overall MSHR miss ticks (Tick)
system.cpu30.icache.overallMshrMissLatency::total      8760500                       # number of overall MSHR miss ticks (Tick)
system.cpu30.icache.demandMshrMissRate::cpu30.inst     0.000105                       # mshr miss ratio for demand accesses (Ratio)
system.cpu30.icache.demandMshrMissRate::total     0.000105                       # mshr miss ratio for demand accesses (Ratio)
system.cpu30.icache.overallMshrMissRate::cpu30.inst     0.000105                       # mshr miss ratio for overall accesses (Ratio)
system.cpu30.icache.overallMshrMissRate::total     0.000105                       # mshr miss ratio for overall accesses (Ratio)
system.cpu30.icache.demandAvgMshrMissLatency::cpu30.inst 146008.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.icache.demandAvgMshrMissLatency::total 146008.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.icache.overallAvgMshrMissLatency::cpu30.inst 146008.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.icache.overallAvgMshrMissLatency::total 146008.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu30.icache.replacements                    0                       # number of replacements (Count)
system.cpu30.icache.ReadReq.hits::cpu30.inst       570163                       # number of ReadReq hits (Count)
system.cpu30.icache.ReadReq.hits::total        570163                       # number of ReadReq hits (Count)
system.cpu30.icache.ReadReq.misses::cpu30.inst           76                       # number of ReadReq misses (Count)
system.cpu30.icache.ReadReq.misses::total           76                       # number of ReadReq misses (Count)
system.cpu30.icache.ReadReq.missLatency::cpu30.inst     11480250                       # number of ReadReq miss ticks (Tick)
system.cpu30.icache.ReadReq.missLatency::total     11480250                       # number of ReadReq miss ticks (Tick)
system.cpu30.icache.ReadReq.accesses::cpu30.inst       570239                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu30.icache.ReadReq.accesses::total       570239                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu30.icache.ReadReq.missRate::cpu30.inst     0.000133                       # miss rate for ReadReq accesses (Ratio)
system.cpu30.icache.ReadReq.missRate::total     0.000133                       # miss rate for ReadReq accesses (Ratio)
system.cpu30.icache.ReadReq.avgMissLatency::cpu30.inst 151055.921053                       # average ReadReq miss latency ((Tick/Count))
system.cpu30.icache.ReadReq.avgMissLatency::total 151055.921053                       # average ReadReq miss latency ((Tick/Count))
system.cpu30.icache.ReadReq.mshrHits::cpu30.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu30.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu30.icache.ReadReq.mshrMisses::cpu30.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu30.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu30.icache.ReadReq.mshrMissLatency::cpu30.inst      8760500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu30.icache.ReadReq.mshrMissLatency::total      8760500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu30.icache.ReadReq.mshrMissRate::cpu30.inst     0.000105                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu30.icache.ReadReq.mshrMissRate::total     0.000105                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu30.icache.ReadReq.avgMshrMissLatency::cpu30.inst 146008.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu30.icache.ReadReq.avgMshrMissLatency::total 146008.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu30.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.icache.tags.tagsInUse          55.640293                       # Average ticks per tags in use ((Tick/Count))
system.cpu30.icache.tags.totalRefs             570223                       # Total number of references to valid blocks. (Count)
system.cpu30.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu30.icache.tags.avgRefs          9503.716667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu30.icache.tags.warmupTick         379208000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu30.icache.tags.occupancies::cpu30.inst    55.640293                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu30.icache.tags.avgOccs::cpu30.inst     0.108672                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu30.icache.tags.avgOccs::total      0.108672                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu30.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu30.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu30.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu30.icache.tags.tagAccesses          1140538                       # Number of tag accesses (Count)
system.cpu30.icache.tags.dataAccesses         1140538                       # Number of data accesses (Count)
system.cpu30.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu30.iew.squashCycles                     164                       # Number of cycles IEW is squashing (Cycle)
system.cpu30.iew.blockCycles                  2172629                       # Number of cycles IEW is blocking (Cycle)
system.cpu30.iew.unblockCycles               10792774                       # Number of cycles IEW is unblocking (Cycle)
system.cpu30.iew.dispatchedInsts             16918093                       # Number of instructions dispatched to IQ (Count)
system.cpu30.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu30.iew.dispLoadInsts                1789612                       # Number of dispatched load instructions (Count)
system.cpu30.iew.dispStoreInsts                625766                       # Number of dispatched store instructions (Count)
system.cpu30.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu30.iew.iqFullEvents                    4773                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu30.iew.lsqFullEvents               10777502                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu30.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu30.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu30.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu30.iew.branchMispredicts                258                       # Number of branch mispredicts detected at execute (Count)
system.cpu30.iew.instsToCommit               16914850                       # Cumulative count of insts sent to commit (Count)
system.cpu30.iew.writebackCount              16914759                       # Cumulative count of insts written-back (Count)
system.cpu30.iew.producerInst                12356494                       # Number of instructions producing a value (Count)
system.cpu30.iew.consumerInst                16998413                       # Number of instructions consuming a value (Count)
system.cpu30.iew.wbRate                      0.169002                       # Insts written-back per cycle ((Count/Cycle))
system.cpu30.iew.wbFanout                    0.726920                       # Average fanout of values written-back ((Count/Count))
system.cpu30.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu30.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu30.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu30.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu30.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu30.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu30.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu30.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu30.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu30.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu30.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu30.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu30.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu30.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu30.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu30.lsq0.squashedLoads                  1536                       # Number of loads squashed (Count)
system.cpu30.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu30.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu30.lsq0.squashedStores                  408                       # Number of stores squashed (Count)
system.cpu30.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu30.lsq0.blockedByCache                29205                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu30.lsq0.loadToUse::samples          1788068                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::mean          256.582722                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::stdev         607.343451                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::0-9              1250518     69.94%     69.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::10-19               4714      0.26%     70.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::20-29              14692      0.82%     71.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::30-39              18500      1.03%     72.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::40-49              11370      0.64%     72.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::50-59               6971      0.39%     73.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::60-69               8537      0.48%     73.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::70-79               8331      0.47%     74.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::80-89               5859      0.33%     74.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::90-99               6382      0.36%     74.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::100-109             6814      0.38%     75.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::110-119             5482      0.31%     75.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::120-129             5235      0.29%     75.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::130-139             5559      0.31%     76.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::140-149             5036      0.28%     76.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::150-159             4207      0.24%     76.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::160-169             3723      0.21%     76.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::170-179             3249      0.18%     76.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::180-189             2965      0.17%     77.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::190-199             3485      0.19%     77.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::200-209             3818      0.21%     77.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::210-219             3244      0.18%     77.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::220-229             3095      0.17%     77.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::230-239             3263      0.18%     78.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::240-249             2922      0.16%     78.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::250-259             2650      0.15%     78.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::260-269             2885      0.16%     78.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::270-279             3094      0.17%     78.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::280-289             3209      0.18%     78.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::290-299             3445      0.19%     79.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::overflows         374814     20.96%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::max_value           7753                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.lsq0.loadToUse::total            1788068                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu30.mmu.dtb.rdAccesses               1789420                       # TLB accesses on read requests (Count)
system.cpu30.mmu.dtb.wrAccesses                625498                       # TLB accesses on write requests (Count)
system.cpu30.mmu.dtb.rdMisses                    1693                       # TLB misses on read requests (Count)
system.cpu30.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu30.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu30.mmu.itb.wrAccesses                570251                       # TLB accesses on write requests (Count)
system.cpu30.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu30.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu30.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu30.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu30.power_state.ticksClkGated::mean  10918617250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu30.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu30.power_state.ticksClkGated::min_value  10918617250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu30.power_state.ticksClkGated::max_value  10918617250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu30.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu30.power_state.pwrStateResidencyTicks::ON  25400688250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.power_state.pwrStateResidencyTicks::CLK_GATED  10918617250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu30.rename.squashCycles                  164                       # Number of cycles rename is squashing (Cycle)
system.cpu30.rename.idleCycles                 544539                       # Number of cycles rename is idle (Cycle)
system.cpu30.rename.blockCycles              18498185                       # Number of cycles rename is blocking (Cycle)
system.cpu30.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu30.rename.runCycles                 2592280                       # Number of cycles rename is running (Cycle)
system.cpu30.rename.unblockCycles            78427549                       # Number of cycles rename is unblocking (Cycle)
system.cpu30.rename.renamedInsts             16918837                       # Number of instructions processed by rename (Count)
system.cpu30.rename.ROBFullEvents               67469                       # Number of times rename has blocked due to ROB full (Count)
system.cpu30.rename.IQFullEvents              3929648                       # Number of times rename has blocked due to IQ full (Count)
system.cpu30.rename.LQFullEvents              1410629                       # Number of times rename has blocked due to LQ full (Count)
system.cpu30.rename.SQFullEvents             76764004                       # Number of times rename has blocked due to SQ full (Count)
system.cpu30.rename.renamedOperands          30742344                       # Number of destination operands rename has renamed (Count)
system.cpu30.rename.lookups                  56795768                       # Number of register rename lookups that rename has made (Count)
system.cpu30.rename.intLookups               15945591                       # Number of integer rename lookups (Count)
system.cpu30.rename.fpLookups                 3187943                       # Number of floating rename lookups (Count)
system.cpu30.rename.committedMaps            30715210                       # Number of HB maps that are committed (Count)
system.cpu30.rename.undoneMaps                  27005                       # Number of HB maps that are undone due to squashing (Count)
system.cpu30.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu30.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu30.rename.skidInsts                 2121388                       # count of insts added to the skid buffer (Count)
system.cpu30.rob.reads                      116725375                       # The number of ROB reads (Count)
system.cpu30.rob.writes                      33834656                       # The number of ROB writes (Count)
system.cpu30.thread_0.numInsts                9769767                       # Number of Instructions committed (Count)
system.cpu30.thread_0.numOps                 16903121                       # Number of Ops committed (Count)
system.cpu30.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu31.numCycles                      100079350                       # Number of cpu cycles simulated (Cycle)
system.cpu31.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu31.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu31.instsAdded                      17920974                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu31.nonSpecInstsAdded                    192                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu31.instsIssued                     18004148                       # Number of instructions issued (Count)
system.cpu31.squashedInstsIssued                   75                       # Number of squashed instructions issued (Count)
system.cpu31.squashedInstsExamined              15426                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu31.squashedOperandsExamined           16722                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu31.squashedNonSpecRemoved                63                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu31.numIssuedDist::samples         100057977                       # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::mean             0.179937                       # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::stdev            0.943274                       # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::0                95418672     95.36%     95.36% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::1                  953396      0.95%     96.32% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::2                  759290      0.76%     97.08% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::3                  491545      0.49%     97.57% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::4                  224899      0.22%     97.79% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::5                 1010579      1.01%     98.80% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::6                  296092      0.30%     99.10% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::7                  899538      0.90%    100.00% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::8                    3966      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu31.numIssuedDist::total           100057977                       # Number of insts issued each cycle (Count)
system.cpu31.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::IntAlu                  2073      5.96%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::IntMult                    0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::IntDiv                     0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatAdd                   0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatCmp                   0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatCvt                   0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatMult                  0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatMultAcc               0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatDiv                   0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatMisc                  0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatSqrt                  0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdAdd                    0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdAddAcc                 0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdAlu                    0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdCmp                    0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdCvt                    0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdMisc                   0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdMult                   0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdMultAcc                0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdShift                  0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdShiftAcc               0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdDiv                    0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdSqrt                   0      0.00%      5.96% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatAdd           14595     41.93%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatAlu               0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatCmp               0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatCvt               0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatDiv               0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatMisc              0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatMult              0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatMultAcc            0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatSqrt              0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdReduceAdd              0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdReduceAlu              0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdReduceCmp              0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdAes                    0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdAesMix                 0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdSha1Hash               0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdSha1Hash2              0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdSha256Hash             0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdSha256Hash2            0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdShaSigma2              0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdShaSigma3              0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::SimdPredAlu                0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::MemRead                  152      0.44%     48.32% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::MemWrite                  33      0.09%     48.41% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatMemRead           11205     32.19%     80.60% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::FloatMemWrite           6753     19.40%    100.00% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu31.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu31.statIssuedInstType_0::No_OpClass          143      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::IntAlu     14606936     81.13%     81.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::IntMult           18      0.00%     81.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::IntDiv          204      0.00%     81.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatAdd       281306      1.56%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatCmp            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatCvt            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatMult            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatDiv            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatMisc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatSqrt            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdAdd            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdAlu            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdCmp            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdCvt            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdMisc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdMult            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdMultAcc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdShift            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdShiftAcc            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdDiv            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdSqrt            0      0.00%     82.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatAdd       281250      1.56%     84.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatMult       250001      1.39%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdAes            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdAesMix            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::MemRead      1091941      6.06%     91.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::MemWrite        31781      0.18%     91.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatMemRead       866804      4.81%     96.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::FloatMemWrite       593764      3.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu31.statIssuedInstType_0::total     18004148                       # Number of instructions issued per FU type, per thread (Count)
system.cpu31.issueRate                       0.179899                       # Inst issue rate ((Count/Cycle))
system.cpu31.fuBusy                             34811                       # FU busy when requested (Count)
system.cpu31.fuBusyRate                      0.001933                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu31.intInstQueueReads              130522327                       # Number of integer instruction queue reads (Count)
system.cpu31.intInstQueueWrites              15248547                       # Number of integer instruction queue writes (Count)
system.cpu31.intInstQueueWakeupAccesses      15229780                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu31.fpInstQueueReads                 5578832                       # Number of floating instruction queue reads (Count)
system.cpu31.fpInstQueueWrites                2688048                       # Number of floating instruction queue writes (Count)
system.cpu31.fpInstQueueWakeupAccesses        2687599                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu31.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu31.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu31.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu31.intAluAccesses                  15233124                       # Number of integer alu accesses (Count)
system.cpu31.fpAluAccesses                    2805692                       # Number of floating point alu accesses (Count)
system.cpu31.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu31.numInsts                        18003849                       # Number of executed instructions (Count)
system.cpu31.numLoadInsts                     1958703                       # Number of load instructions executed (Count)
system.cpu31.numSquashedInsts                     299                       # Number of squashed instructions skipped in execute (Count)
system.cpu31.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu31.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu31.numRefs                          2584218                       # Number of memory reference insts executed (Count)
system.cpu31.numBranches                      2443736                       # Number of branches executed (Count)
system.cpu31.numStoreInsts                     625515                       # Number of stores executed (Count)
system.cpu31.numRate                         0.179896                       # Inst execution rate ((Count/Cycle))
system.cpu31.timesIdled                            87                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu31.idleCycles                         21373                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu31.quiesceCycles                    1523435                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu31.committedInsts                  10354596                       # Number of Instructions Simulated (Count)
system.cpu31.committedOps                    17905673                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu31.cpi                             9.665211                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu31.totalCpi                        9.665211                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu31.ipc                             0.103464                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu31.totalIpc                        0.103464                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu31.intRegfileReads                 17030419                       # Number of integer regfile reads (Count)
system.cpu31.intRegfileWrites                 9220876                       # Number of integer regfile writes (Count)
system.cpu31.fpRegfileReads                   3187534                       # Number of floating regfile reads (Count)
system.cpu31.fpRegfileWrites                  2093839                       # Number of floating regfile writes (Count)
system.cpu31.ccRegfileReads                  12217605                       # number of cc regfile reads (Count)
system.cpu31.ccRegfileWrites                  7592913                       # number of cc regfile writes (Count)
system.cpu31.miscRegfileReads                 7722709                       # number of misc regfile reads (Count)
system.cpu31.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu31.MemDepUnit__0.insertedLoads      1873284                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__0.insertedStores       625855                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__0.conflictingLoads        31855                       # Number of conflicting loads. (Count)
system.cpu31.MemDepUnit__0.conflictingStores        31531                       # Number of conflicting stores. (Count)
system.cpu31.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu31.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu31.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu31.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu31.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu31.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu31.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu31.branchPred.lookups               2445434                       # Number of BP lookups (Count)
system.cpu31.branchPred.condPredicted         2444446                       # Number of conditional branches predicted (Count)
system.cpu31.branchPred.condIncorrect             186                       # Number of conditional branches incorrect (Count)
system.cpu31.branchPred.BTBLookups            1353797                       # Number of BTB lookups (Count)
system.cpu31.branchPred.BTBHits               1353696                       # Number of BTB hits (Count)
system.cpu31.branchPred.BTBHitRatio          0.999925                       # BTB Hit Ratio (Ratio)
system.cpu31.branchPred.RASUsed                   209                       # Number of times the RAS was used to get a target. (Count)
system.cpu31.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu31.branchPred.indirectLookups           319                       # Number of indirect predictor lookups. (Count)
system.cpu31.branchPred.indirectHits               37                       # Number of indirect target hits. (Count)
system.cpu31.branchPred.indirectMisses            282                       # Number of indirect misses. (Count)
system.cpu31.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu31.commit.commitSquashedInsts         13828                       # The number of squashed insts skipped by commit (Count)
system.cpu31.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu31.commit.branchMispredicts             148                       # The number of times a branch was mispredicted (Count)
system.cpu31.commit.numCommittedDist::samples    100056124                       # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::mean     0.178956                       # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::stdev     0.975784                       # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::0      95792914     95.74%     95.74% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::1        985778      0.99%     96.72% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::2        171503      0.17%     96.90% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::3        586169      0.59%     97.48% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::4        401857      0.40%     97.88% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::5        897369      0.90%     98.78% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::6         75133      0.08%     98.86% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::7        889897      0.89%     99.74% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::8        255504      0.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu31.commit.numCommittedDist::total    100056124                       # Number of insts commited each cycle (Count)
system.cpu31.commit.instsCommitted           10354596                       # Number of instructions committed (Count)
system.cpu31.commit.opsCommitted             17905673                       # Number of ops (including micro ops) committed (Count)
system.cpu31.commit.memRefs                   2496979                       # Number of memory references committed (Count)
system.cpu31.commit.loads                     1871615                       # Number of loads committed (Count)
system.cpu31.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu31.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu31.commit.branches                  2442282                       # Number of branches committed (Count)
system.cpu31.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu31.commit.floating                  2687536                       # Number of committed floating point instructions. (Count)
system.cpu31.commit.integer                  15503458                       # Number of committed integer instructions. (Count)
system.cpu31.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu31.commit.committedInstType_0::No_OpClass           39      0.00%      0.00% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::IntAlu     14595929     81.52%     81.52% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::IntMult           18      0.00%     81.52% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::IntDiv          198      0.00%     81.52% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatAdd       281260      1.57%     83.09% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatCmp            0      0.00%     83.09% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatCvt            0      0.00%     83.09% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatMult            0      0.00%     83.09% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.09% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatDiv            0      0.00%     83.09% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatMisc            0      0.00%     83.09% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatSqrt            0      0.00%     83.09% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdAdd            0      0.00%     83.09% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.09% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdAlu            0      0.00%     83.09% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdCmp            0      0.00%     83.09% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdCvt            0      0.00%     83.09% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdMisc            0      0.00%     83.09% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdMult            0      0.00%     83.09% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.09% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdShift            0      0.00%     83.09% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.09% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdDiv            0      0.00%     83.09% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdSqrt            0      0.00%     83.09% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatAdd       281250      1.57%     84.66% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.66% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.66% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.66% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.66% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.66% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatMult       250000      1.40%     86.05% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdAes            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdAesMix            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::MemRead      1090347      6.09%     92.14% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::MemWrite        31606      0.18%     92.32% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatMemRead       781268      4.36%     96.68% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::FloatMemWrite       593758      3.32%    100.00% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu31.commit.committedInstType_0::total     17905673                       # Class of committed instruction (Count)
system.cpu31.commit.commitEligibleSamples       255504                       # number cycles where commit BW limit reached (Cycle)
system.cpu31.dcache.demandHits::cpu31.data      1885006                       # number of demand (read+write) hits (Count)
system.cpu31.dcache.demandHits::total         1885006                       # number of demand (read+write) hits (Count)
system.cpu31.dcache.overallHits::cpu31.data      1885006                       # number of overall hits (Count)
system.cpu31.dcache.overallHits::total        1885006                       # number of overall hits (Count)
system.cpu31.dcache.demandMisses::cpu31.data       613206                       # number of demand (read+write) misses (Count)
system.cpu31.dcache.demandMisses::total        613206                       # number of demand (read+write) misses (Count)
system.cpu31.dcache.overallMisses::cpu31.data       613206                       # number of overall misses (Count)
system.cpu31.dcache.overallMisses::total       613206                       # number of overall misses (Count)
system.cpu31.dcache.demandMissLatency::cpu31.data 135844698979                       # number of demand (read+write) miss ticks (Tick)
system.cpu31.dcache.demandMissLatency::total 135844698979                       # number of demand (read+write) miss ticks (Tick)
system.cpu31.dcache.overallMissLatency::cpu31.data 135844698979                       # number of overall miss ticks (Tick)
system.cpu31.dcache.overallMissLatency::total 135844698979                       # number of overall miss ticks (Tick)
system.cpu31.dcache.demandAccesses::cpu31.data      2498212                       # number of demand (read+write) accesses (Count)
system.cpu31.dcache.demandAccesses::total      2498212                       # number of demand (read+write) accesses (Count)
system.cpu31.dcache.overallAccesses::cpu31.data      2498212                       # number of overall (read+write) accesses (Count)
system.cpu31.dcache.overallAccesses::total      2498212                       # number of overall (read+write) accesses (Count)
system.cpu31.dcache.demandMissRate::cpu31.data     0.245458                       # miss rate for demand accesses (Ratio)
system.cpu31.dcache.demandMissRate::total     0.245458                       # miss rate for demand accesses (Ratio)
system.cpu31.dcache.overallMissRate::cpu31.data     0.245458                       # miss rate for overall accesses (Ratio)
system.cpu31.dcache.overallMissRate::total     0.245458                       # miss rate for overall accesses (Ratio)
system.cpu31.dcache.demandAvgMissLatency::cpu31.data 221531.914200                       # average overall miss latency in ticks ((Tick/Count))
system.cpu31.dcache.demandAvgMissLatency::total 221531.914200                       # average overall miss latency in ticks ((Tick/Count))
system.cpu31.dcache.overallAvgMissLatency::cpu31.data 221531.914200                       # average overall miss latency ((Tick/Count))
system.cpu31.dcache.overallAvgMissLatency::total 221531.914200                       # average overall miss latency ((Tick/Count))
system.cpu31.dcache.blockedCycles::no_mshrs     20796970                       # number of cycles access was blocked (Cycle)
system.cpu31.dcache.blockedCycles::no_targets         4473                       # number of cycles access was blocked (Cycle)
system.cpu31.dcache.blockedCauses::no_mshrs        53903                       # number of times access was blocked (Count)
system.cpu31.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu31.dcache.avgBlocked::no_mshrs   385.822125                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.dcache.avgBlocked::no_targets   172.038462                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.dcache.writebacks::writebacks        78041                       # number of writebacks (Count)
system.cpu31.dcache.writebacks::total           78041                       # number of writebacks (Count)
system.cpu31.dcache.demandMshrHits::cpu31.data       440976                       # number of demand (read+write) MSHR hits (Count)
system.cpu31.dcache.demandMshrHits::total       440976                       # number of demand (read+write) MSHR hits (Count)
system.cpu31.dcache.overallMshrHits::cpu31.data       440976                       # number of overall MSHR hits (Count)
system.cpu31.dcache.overallMshrHits::total       440976                       # number of overall MSHR hits (Count)
system.cpu31.dcache.demandMshrMisses::cpu31.data       172230                       # number of demand (read+write) MSHR misses (Count)
system.cpu31.dcache.demandMshrMisses::total       172230                       # number of demand (read+write) MSHR misses (Count)
system.cpu31.dcache.overallMshrMisses::cpu31.data       172230                       # number of overall MSHR misses (Count)
system.cpu31.dcache.overallMshrMisses::total       172230                       # number of overall MSHR misses (Count)
system.cpu31.dcache.demandMshrMissLatency::cpu31.data  58548301729                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu31.dcache.demandMshrMissLatency::total  58548301729                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu31.dcache.overallMshrMissLatency::cpu31.data  58548301729                       # number of overall MSHR miss ticks (Tick)
system.cpu31.dcache.overallMshrMissLatency::total  58548301729                       # number of overall MSHR miss ticks (Tick)
system.cpu31.dcache.demandMshrMissRate::cpu31.data     0.068941                       # mshr miss ratio for demand accesses (Ratio)
system.cpu31.dcache.demandMshrMissRate::total     0.068941                       # mshr miss ratio for demand accesses (Ratio)
system.cpu31.dcache.overallMshrMissRate::cpu31.data     0.068941                       # mshr miss ratio for overall accesses (Ratio)
system.cpu31.dcache.overallMshrMissRate::total     0.068941                       # mshr miss ratio for overall accesses (Ratio)
system.cpu31.dcache.demandAvgMshrMissLatency::cpu31.data 339942.528764                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.dcache.demandAvgMshrMissLatency::total 339942.528764                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.dcache.overallAvgMshrMissLatency::cpu31.data 339942.528764                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.dcache.overallAvgMshrMissLatency::total 339942.528764                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.dcache.replacements               171088                       # number of replacements (Count)
system.cpu31.dcache.LockedRMWReadReq.hits::cpu31.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu31.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu31.dcache.LockedRMWReadReq.misses::cpu31.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu31.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu31.dcache.LockedRMWReadReq.missLatency::cpu31.data      2837250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu31.dcache.LockedRMWReadReq.missLatency::total      2837250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu31.dcache.LockedRMWReadReq.accesses::cpu31.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu31.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu31.dcache.LockedRMWReadReq.missRate::cpu31.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu31.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu31.dcache.LockedRMWReadReq.avgMissLatency::cpu31.data 67553.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu31.dcache.LockedRMWReadReq.avgMissLatency::total 67553.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu31.dcache.LockedRMWReadReq.mshrMisses::cpu31.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu31.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu31.dcache.LockedRMWReadReq.mshrMissLatency::cpu31.data      5732500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu31.dcache.LockedRMWReadReq.mshrMissLatency::total      5732500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu31.dcache.LockedRMWReadReq.mshrMissRate::cpu31.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu31.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu31.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu31.data 136488.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu31.dcache.LockedRMWReadReq.avgMshrMissLatency::total 136488.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu31.dcache.LockedRMWWriteReq.hits::cpu31.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu31.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu31.dcache.LockedRMWWriteReq.accesses::cpu31.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu31.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu31.dcache.ReadReq.hits::cpu31.data      1333954                       # number of ReadReq hits (Count)
system.cpu31.dcache.ReadReq.hits::total       1333954                       # number of ReadReq hits (Count)
system.cpu31.dcache.ReadReq.misses::cpu31.data       538937                       # number of ReadReq misses (Count)
system.cpu31.dcache.ReadReq.misses::total       538937                       # number of ReadReq misses (Count)
system.cpu31.dcache.ReadReq.missLatency::cpu31.data 113523810750                       # number of ReadReq miss ticks (Tick)
system.cpu31.dcache.ReadReq.missLatency::total 113523810750                       # number of ReadReq miss ticks (Tick)
system.cpu31.dcache.ReadReq.accesses::cpu31.data      1872891                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu31.dcache.ReadReq.accesses::total      1872891                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu31.dcache.ReadReq.missRate::cpu31.data     0.287757                       # miss rate for ReadReq accesses (Ratio)
system.cpu31.dcache.ReadReq.missRate::total     0.287757                       # miss rate for ReadReq accesses (Ratio)
system.cpu31.dcache.ReadReq.avgMissLatency::cpu31.data 210643.935655                       # average ReadReq miss latency ((Tick/Count))
system.cpu31.dcache.ReadReq.avgMissLatency::total 210643.935655                       # average ReadReq miss latency ((Tick/Count))
system.cpu31.dcache.ReadReq.mshrHits::cpu31.data       440976                       # number of ReadReq MSHR hits (Count)
system.cpu31.dcache.ReadReq.mshrHits::total       440976                       # number of ReadReq MSHR hits (Count)
system.cpu31.dcache.ReadReq.mshrMisses::cpu31.data        97961                       # number of ReadReq MSHR misses (Count)
system.cpu31.dcache.ReadReq.mshrMisses::total        97961                       # number of ReadReq MSHR misses (Count)
system.cpu31.dcache.ReadReq.mshrMissLatency::cpu31.data  36264548000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu31.dcache.ReadReq.mshrMissLatency::total  36264548000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu31.dcache.ReadReq.mshrMissRate::cpu31.data     0.052305                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu31.dcache.ReadReq.mshrMissRate::total     0.052305                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu31.dcache.ReadReq.avgMshrMissLatency::cpu31.data 370193.730158                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu31.dcache.ReadReq.avgMshrMissLatency::total 370193.730158                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu31.dcache.WriteReq.hits::cpu31.data       551052                       # number of WriteReq hits (Count)
system.cpu31.dcache.WriteReq.hits::total       551052                       # number of WriteReq hits (Count)
system.cpu31.dcache.WriteReq.misses::cpu31.data        74269                       # number of WriteReq misses (Count)
system.cpu31.dcache.WriteReq.misses::total        74269                       # number of WriteReq misses (Count)
system.cpu31.dcache.WriteReq.missLatency::cpu31.data  22320888229                       # number of WriteReq miss ticks (Tick)
system.cpu31.dcache.WriteReq.missLatency::total  22320888229                       # number of WriteReq miss ticks (Tick)
system.cpu31.dcache.WriteReq.accesses::cpu31.data       625321                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu31.dcache.WriteReq.accesses::total       625321                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu31.dcache.WriteReq.missRate::cpu31.data     0.118769                       # miss rate for WriteReq accesses (Ratio)
system.cpu31.dcache.WriteReq.missRate::total     0.118769                       # miss rate for WriteReq accesses (Ratio)
system.cpu31.dcache.WriteReq.avgMissLatency::cpu31.data 300541.117142                       # average WriteReq miss latency ((Tick/Count))
system.cpu31.dcache.WriteReq.avgMissLatency::total 300541.117142                       # average WriteReq miss latency ((Tick/Count))
system.cpu31.dcache.WriteReq.mshrMisses::cpu31.data        74269                       # number of WriteReq MSHR misses (Count)
system.cpu31.dcache.WriteReq.mshrMisses::total        74269                       # number of WriteReq MSHR misses (Count)
system.cpu31.dcache.WriteReq.mshrMissLatency::cpu31.data  22283753729                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu31.dcache.WriteReq.mshrMissLatency::total  22283753729                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu31.dcache.WriteReq.mshrMissRate::cpu31.data     0.118769                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu31.dcache.WriteReq.mshrMissRate::total     0.118769                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu31.dcache.WriteReq.avgMshrMissLatency::cpu31.data 300041.117142                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu31.dcache.WriteReq.avgMshrMissLatency::total 300041.117142                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu31.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.dcache.tags.tagsInUse        1010.054401                       # Average ticks per tags in use ((Tick/Count))
system.cpu31.dcache.tags.totalRefs            2057329                       # Total number of references to valid blocks. (Count)
system.cpu31.dcache.tags.sampledRefs           172248                       # Sample count of references to valid blocks. (Count)
system.cpu31.dcache.tags.avgRefs            11.943994                       # Average number of references to valid blocks. ((Count/Count))
system.cpu31.dcache.tags.warmupTick         381147000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu31.dcache.tags.occupancies::cpu31.data  1010.054401                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu31.dcache.tags.avgOccs::cpu31.data     0.986381                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu31.dcache.tags.avgOccs::total      0.986381                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu31.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu31.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu31.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu31.dcache.tags.tagAccesses          5168844                       # Number of tag accesses (Count)
system.cpu31.dcache.tags.dataAccesses         5168844                       # Number of data accesses (Count)
system.cpu31.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.decode.idleCycles                 585480                       # Number of cycles decode is idle (Cycle)
system.cpu31.decode.blockedCycles            96478155                       # Number of cycles decode is blocked (Cycle)
system.cpu31.decode.runCycles                 2596859                       # Number of cycles decode is running (Cycle)
system.cpu31.decode.unblockCycles              397309                       # Number of cycles decode is unblocking (Cycle)
system.cpu31.decode.squashCycles                  174                       # Number of cycles decode is squashing (Cycle)
system.cpu31.decode.branchResolved            1353456                       # Number of times decode resolved a branch (Count)
system.cpu31.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu31.decode.decodedInsts             17922744                       # Number of instructions handled by decode (Count)
system.cpu31.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu31.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu31.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu31.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu31.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu31.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu31.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu31.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu31.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu31.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu31.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu31.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu31.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu31.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.fetch.icacheStallCycles           747743                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu31.fetch.insts                     10365762                       # Number of instructions fetch has processed (Count)
system.cpu31.fetch.branches                   2445434                       # Number of branches that fetch encountered (Count)
system.cpu31.fetch.predictedBranches          1353942                       # Number of branches that fetch has predicted taken (Count)
system.cpu31.fetch.cycles                    99310015                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu31.fetch.squashCycles                   424                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu31.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu31.fetch.pendingTrapStallCycles            5                       # Number of stall cycles due to pending traps (Cycle)
system.cpu31.fetch.cacheLines                  742801                       # Number of cache lines fetched (Count)
system.cpu31.fetch.icacheSquashes                  64                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu31.fetch.nisnDist::samples        100057977                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::mean            0.179164                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::stdev           1.077353                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::0               96760867     96.70%     96.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::1                 390082      0.39%     97.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::2                  72499      0.07%     97.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::3                 255007      0.25%     97.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::4                 927567      0.93%     98.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::5                  33826      0.03%     98.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::6                  46309      0.05%     98.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::7                 105153      0.11%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::8                1466667      1.47%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.nisnDist::total          100057977                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu31.fetch.branchRate                0.024435                       # Number of branch fetches per cycle (Ratio)
system.cpu31.fetch.rate                      0.103575                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu31.icache.demandHits::cpu31.inst       742716                       # number of demand (read+write) hits (Count)
system.cpu31.icache.demandHits::total          742716                       # number of demand (read+write) hits (Count)
system.cpu31.icache.overallHits::cpu31.inst       742716                       # number of overall hits (Count)
system.cpu31.icache.overallHits::total         742716                       # number of overall hits (Count)
system.cpu31.icache.demandMisses::cpu31.inst           85                       # number of demand (read+write) misses (Count)
system.cpu31.icache.demandMisses::total            85                       # number of demand (read+write) misses (Count)
system.cpu31.icache.overallMisses::cpu31.inst           85                       # number of overall misses (Count)
system.cpu31.icache.overallMisses::total           85                       # number of overall misses (Count)
system.cpu31.icache.demandMissLatency::cpu31.inst      9921250                       # number of demand (read+write) miss ticks (Tick)
system.cpu31.icache.demandMissLatency::total      9921250                       # number of demand (read+write) miss ticks (Tick)
system.cpu31.icache.overallMissLatency::cpu31.inst      9921250                       # number of overall miss ticks (Tick)
system.cpu31.icache.overallMissLatency::total      9921250                       # number of overall miss ticks (Tick)
system.cpu31.icache.demandAccesses::cpu31.inst       742801                       # number of demand (read+write) accesses (Count)
system.cpu31.icache.demandAccesses::total       742801                       # number of demand (read+write) accesses (Count)
system.cpu31.icache.overallAccesses::cpu31.inst       742801                       # number of overall (read+write) accesses (Count)
system.cpu31.icache.overallAccesses::total       742801                       # number of overall (read+write) accesses (Count)
system.cpu31.icache.demandMissRate::cpu31.inst     0.000114                       # miss rate for demand accesses (Ratio)
system.cpu31.icache.demandMissRate::total     0.000114                       # miss rate for demand accesses (Ratio)
system.cpu31.icache.overallMissRate::cpu31.inst     0.000114                       # miss rate for overall accesses (Ratio)
system.cpu31.icache.overallMissRate::total     0.000114                       # miss rate for overall accesses (Ratio)
system.cpu31.icache.demandAvgMissLatency::cpu31.inst 116720.588235                       # average overall miss latency in ticks ((Tick/Count))
system.cpu31.icache.demandAvgMissLatency::total 116720.588235                       # average overall miss latency in ticks ((Tick/Count))
system.cpu31.icache.overallAvgMissLatency::cpu31.inst 116720.588235                       # average overall miss latency ((Tick/Count))
system.cpu31.icache.overallAvgMissLatency::total 116720.588235                       # average overall miss latency ((Tick/Count))
system.cpu31.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu31.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu31.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu31.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu31.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.icache.demandMshrHits::cpu31.inst           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu31.icache.demandMshrHits::total           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu31.icache.overallMshrHits::cpu31.inst           22                       # number of overall MSHR hits (Count)
system.cpu31.icache.overallMshrHits::total           22                       # number of overall MSHR hits (Count)
system.cpu31.icache.demandMshrMisses::cpu31.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu31.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu31.icache.overallMshrMisses::cpu31.inst           63                       # number of overall MSHR misses (Count)
system.cpu31.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu31.icache.demandMshrMissLatency::cpu31.inst      8299000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu31.icache.demandMshrMissLatency::total      8299000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu31.icache.overallMshrMissLatency::cpu31.inst      8299000                       # number of overall MSHR miss ticks (Tick)
system.cpu31.icache.overallMshrMissLatency::total      8299000                       # number of overall MSHR miss ticks (Tick)
system.cpu31.icache.demandMshrMissRate::cpu31.inst     0.000085                       # mshr miss ratio for demand accesses (Ratio)
system.cpu31.icache.demandMshrMissRate::total     0.000085                       # mshr miss ratio for demand accesses (Ratio)
system.cpu31.icache.overallMshrMissRate::cpu31.inst     0.000085                       # mshr miss ratio for overall accesses (Ratio)
system.cpu31.icache.overallMshrMissRate::total     0.000085                       # mshr miss ratio for overall accesses (Ratio)
system.cpu31.icache.demandAvgMshrMissLatency::cpu31.inst 131730.158730                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.icache.demandAvgMshrMissLatency::total 131730.158730                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.icache.overallAvgMshrMissLatency::cpu31.inst 131730.158730                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.icache.overallAvgMshrMissLatency::total 131730.158730                       # average overall mshr miss latency ((Tick/Count))
system.cpu31.icache.replacements                    0                       # number of replacements (Count)
system.cpu31.icache.ReadReq.hits::cpu31.inst       742716                       # number of ReadReq hits (Count)
system.cpu31.icache.ReadReq.hits::total        742716                       # number of ReadReq hits (Count)
system.cpu31.icache.ReadReq.misses::cpu31.inst           85                       # number of ReadReq misses (Count)
system.cpu31.icache.ReadReq.misses::total           85                       # number of ReadReq misses (Count)
system.cpu31.icache.ReadReq.missLatency::cpu31.inst      9921250                       # number of ReadReq miss ticks (Tick)
system.cpu31.icache.ReadReq.missLatency::total      9921250                       # number of ReadReq miss ticks (Tick)
system.cpu31.icache.ReadReq.accesses::cpu31.inst       742801                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu31.icache.ReadReq.accesses::total       742801                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu31.icache.ReadReq.missRate::cpu31.inst     0.000114                       # miss rate for ReadReq accesses (Ratio)
system.cpu31.icache.ReadReq.missRate::total     0.000114                       # miss rate for ReadReq accesses (Ratio)
system.cpu31.icache.ReadReq.avgMissLatency::cpu31.inst 116720.588235                       # average ReadReq miss latency ((Tick/Count))
system.cpu31.icache.ReadReq.avgMissLatency::total 116720.588235                       # average ReadReq miss latency ((Tick/Count))
system.cpu31.icache.ReadReq.mshrHits::cpu31.inst           22                       # number of ReadReq MSHR hits (Count)
system.cpu31.icache.ReadReq.mshrHits::total           22                       # number of ReadReq MSHR hits (Count)
system.cpu31.icache.ReadReq.mshrMisses::cpu31.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu31.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu31.icache.ReadReq.mshrMissLatency::cpu31.inst      8299000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu31.icache.ReadReq.mshrMissLatency::total      8299000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu31.icache.ReadReq.mshrMissRate::cpu31.inst     0.000085                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu31.icache.ReadReq.mshrMissRate::total     0.000085                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu31.icache.ReadReq.avgMshrMissLatency::cpu31.inst 131730.158730                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu31.icache.ReadReq.avgMshrMissLatency::total 131730.158730                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu31.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.icache.tags.tagsInUse          59.099352                       # Average ticks per tags in use ((Tick/Count))
system.cpu31.icache.tags.totalRefs             742779                       # Total number of references to valid blocks. (Count)
system.cpu31.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu31.icache.tags.avgRefs         11790.142857                       # Average number of references to valid blocks. ((Count/Count))
system.cpu31.icache.tags.warmupTick         381128000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu31.icache.tags.occupancies::cpu31.inst    59.099352                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu31.icache.tags.avgOccs::cpu31.inst     0.115428                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu31.icache.tags.avgOccs::total      0.115428                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu31.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu31.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu31.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu31.icache.tags.tagAccesses          1485665                       # Number of tag accesses (Count)
system.cpu31.icache.tags.dataAccesses         1485665                       # Number of data accesses (Count)
system.cpu31.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu31.iew.squashCycles                     174                       # Number of cycles IEW is squashing (Cycle)
system.cpu31.iew.blockCycles                  2632421                       # Number of cycles IEW is blocking (Cycle)
system.cpu31.iew.unblockCycles               10627923                       # Number of cycles IEW is unblocking (Cycle)
system.cpu31.iew.dispatchedInsts             17921166                       # Number of instructions dispatched to IQ (Count)
system.cpu31.iew.dispSquashedInsts                  4                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu31.iew.dispLoadInsts                1873284                       # Number of dispatched load instructions (Count)
system.cpu31.iew.dispStoreInsts                625855                       # Number of dispatched store instructions (Count)
system.cpu31.iew.dispNonSpecInsts                  65                       # Number of dispatched non-speculative instructions (Count)
system.cpu31.iew.iqFullEvents                    4958                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu31.iew.lsqFullEvents               10611548                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu31.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu31.iew.predictedTakenIncorrect          138                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu31.iew.predictedNotTakenIncorrect          119                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu31.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu31.iew.instsToCommit               17917482                       # Cumulative count of insts sent to commit (Count)
system.cpu31.iew.writebackCount              17917379                       # Cumulative count of insts written-back (Count)
system.cpu31.iew.producerInst                13117715                       # Number of instructions producing a value (Count)
system.cpu31.iew.consumerInst                17930464                       # Number of instructions consuming a value (Count)
system.cpu31.iew.wbRate                      0.179032                       # Insts written-back per cycle ((Count/Cycle))
system.cpu31.iew.wbFanout                    0.731588                       # Average fanout of values written-back ((Count/Count))
system.cpu31.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu31.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu31.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu31.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu31.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu31.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu31.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu31.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu31.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu31.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu31.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu31.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu31.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu31.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu31.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu31.lsq0.squashedLoads                  1661                       # Number of loads squashed (Count)
system.cpu31.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu31.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu31.lsq0.squashedStores                  491                       # Number of stores squashed (Count)
system.cpu31.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu31.lsq0.blockedByCache                33767                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu31.lsq0.loadToUse::samples          1871615                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::mean          265.266544                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::stdev         626.899817                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::0-9              1317781     70.41%     70.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::10-19               4743      0.25%     70.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::20-29              13722      0.73%     71.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::30-39              17740      0.95%     72.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::40-49              10905      0.58%     72.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::50-59               6705      0.36%     73.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::60-69               8098      0.43%     73.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::70-79               7733      0.41%     74.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::80-89               5511      0.29%     74.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::90-99               6123      0.33%     74.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::100-109             6332      0.34%     75.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::110-119             5160      0.28%     75.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::120-129             5065      0.27%     75.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::130-139             5758      0.31%     75.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::140-149             5051      0.27%     76.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::150-159             4017      0.21%     76.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::160-169             3731      0.20%     76.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::170-179             3315      0.18%     76.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::180-189             2807      0.15%     76.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::190-199             3384      0.18%     77.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::200-209             3929      0.21%     77.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::210-219             3437      0.18%     77.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::220-229             3158      0.17%     77.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::230-239             3430      0.18%     77.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::240-249             2980      0.16%     78.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::250-259             2402      0.13%     78.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::260-269             2853      0.15%     78.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::270-279             3161      0.17%     78.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::280-289             3284      0.18%     78.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::290-299             3384      0.18%     78.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::overflows         395916     21.15%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::max_value           8008                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.lsq0.loadToUse::total            1871615                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu31.mmu.dtb.rdAccesses               1872990                       # TLB accesses on read requests (Count)
system.cpu31.mmu.dtb.wrAccesses                625515                       # TLB accesses on write requests (Count)
system.cpu31.mmu.dtb.rdMisses                    1693                       # TLB misses on read requests (Count)
system.cpu31.mmu.dtb.wrMisses                    1179                       # TLB misses on write requests (Count)
system.cpu31.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu31.mmu.itb.wrAccesses                742803                       # TLB accesses on write requests (Count)
system.cpu31.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu31.mmu.itb.wrMisses                      14                       # TLB misses on write requests (Count)
system.cpu31.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu31.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu31.power_state.ticksClkGated::mean  10918609250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu31.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu31.power_state.ticksClkGated::min_value  10918609250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu31.power_state.ticksClkGated::max_value  10918609250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu31.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu31.power_state.pwrStateResidencyTicks::ON  25400696250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.power_state.pwrStateResidencyTicks::CLK_GATED  10918609250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu31.rename.squashCycles                  174                       # Number of cycles rename is squashing (Cycle)
system.cpu31.rename.idleCycles                 712099                       # Number of cycles rename is idle (Cycle)
system.cpu31.rename.blockCycles              19007634                       # Number of cycles rename is blocking (Cycle)
system.cpu31.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu31.rename.runCycles                 2845523                       # Number of cycles rename is running (Cycle)
system.cpu31.rename.unblockCycles            77492268                       # Number of cycles rename is unblocking (Cycle)
system.cpu31.rename.renamedInsts             17922065                       # Number of instructions processed by rename (Count)
system.cpu31.rename.ROBFullEvents               67860                       # Number of times rename has blocked due to ROB full (Count)
system.cpu31.rename.IQFullEvents              3989560                       # Number of times rename has blocked due to IQ full (Count)
system.cpu31.rename.LQFullEvents              1366545                       # Number of times rename has blocked due to LQ full (Count)
system.cpu31.rename.SQFullEvents             75861785                       # Number of times rename has blocked due to SQ full (Count)
system.cpu31.rename.renamedOperands          32748221                       # Number of destination operands rename has renamed (Count)
system.cpu31.rename.lookups                  60306345                       # Number of register rename lookups that rename has made (Count)
system.cpu31.rename.intLookups               16865478                       # Number of integer rename lookups (Count)
system.cpu31.rename.fpLookups                 3187827                       # Number of floating rename lookups (Count)
system.cpu31.rename.committedMaps            32720307                       # Number of HB maps that are committed (Count)
system.cpu31.rename.undoneMaps                  27785                       # Number of HB maps that are undone due to squashing (Count)
system.cpu31.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu31.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu31.rename.skidInsts                 2098191                       # count of insts added to the skid buffer (Count)
system.cpu31.rob.reads                      117719835                       # The number of ROB reads (Count)
system.cpu31.rob.writes                      35841043                       # The number of ROB writes (Count)
system.cpu31.thread_0.numInsts               10354596                       # Number of Instructions committed (Count)
system.cpu31.thread_0.numOps                 17905673                       # Number of Ops committed (Count)
system.cpu31.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu4.numCycles                       100282362                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       19105249                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     181                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      19189551                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                    81                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined               15084                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            15480                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          100253201                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.191411                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             0.978771                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                 95432187     95.19%     95.19% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                   935107      0.93%     96.12% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                   762005      0.76%     96.88% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   487511      0.49%     97.37% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                   229554      0.23%     97.60% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  1102303      1.10%     98.70% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   297601      0.30%     99.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                  1002900      1.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                     4033      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            100253201                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   2154      6.19%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      6.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            14503     41.69%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     47.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                   162      0.47%     48.35% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                   35      0.10%     48.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead            11399     32.77%     81.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite            6536     18.79%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass          142      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     15692805     81.78%     81.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           18      0.00%     81.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          204      0.00%     81.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       281298      1.47%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            0      0.00%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     83.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd       281250      1.47%     84.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult       250003      1.30%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead      1190632      6.20%     92.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite        31765      0.17%     92.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead       867672      4.52%     96.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite       593762      3.09%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      19189551                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.191355                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                              34789                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.001813                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               133086699                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               16432427                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       16414356                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                  5580474                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                 2688088                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses         2687610                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   16417744                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                     2806454                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         19189277                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                      2058262                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      274                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                           2683764                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       2641208                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                      625502                       # Number of stores executed (Count)
system.cpu4.numRate                          0.191352                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             86                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                          29161                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                     1320151                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   11045613                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     19090279                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              9.078931                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         9.078931                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.110145                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.110145                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  18118062                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                  9911775                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                    3187569                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                   2093851                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                   13204905                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                   8185305                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                  8217137                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads       1971911                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores       625778                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads        31843                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores        31504                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                2642815                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          2641866                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              188                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             1452484                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                1452416                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999953                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    203                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            305                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                38                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             267                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts          13410                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              148                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    100251404                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.190424                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.010762                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0       95800200     95.56%     95.56% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1         984625      0.98%     96.54% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         179081      0.18%     96.72% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         570119      0.57%     97.29% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         391425      0.39%     97.68% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5        1000494      1.00%     98.68% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6          70134      0.07%     98.75% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         994447      0.99%     99.74% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8         260879      0.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    100251404                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            11045613                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              19090279                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    2595695                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      1970333                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   2639718                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                   2687536                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   16589347                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     15681818     82.15%     82.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           18      0.00%     82.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          198      0.00%     82.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       281260      1.47%     83.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     83.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd       281250      1.47%     85.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult       250000      1.31%     86.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead      1189065      6.23%     92.63% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite        31604      0.17%     92.80% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead       781268      4.09%     96.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite       593758      3.11%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     19090279                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples       260879                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu04.data      1987366                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          1987366                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu04.data      1987366                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         1987366                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu04.data       609525                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total         609525                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu04.data       609525                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total        609525                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu04.data 135790652713                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total 135790652713                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu04.data 135790652713                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total 135790652713                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu04.data      2596891                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total      2596891                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu04.data      2596891                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total      2596891                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu04.data     0.234713                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.234713                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu04.data     0.234713                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.234713                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu04.data 222781.104488                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 222781.104488                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu04.data 222781.104488                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 222781.104488                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs     20836856                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets         6497                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs        53649                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs    388.392253                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets   249.884615                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks        78047                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total            78047                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu04.data       437305                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total       437305                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu04.data       437305                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total       437305                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu04.data       172220                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       172220                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu04.data       172220                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       172220                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu04.data  58399748463                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total  58399748463                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu04.data  58399748463                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total  58399748463                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu04.data     0.066318                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.066318                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu04.data     0.066318                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.066318                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu04.data 339099.689136                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 339099.689136                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu04.data 339099.689136                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 339099.689136                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                171086                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu04.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu04.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu04.data      2156500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total      2156500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu04.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu04.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu04.data 51345.238095                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 51345.238095                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu04.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu04.data      4366250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      4366250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu04.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu04.data 103958.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 103958.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu04.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu04.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu04.data      1436296                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total        1436296                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu04.data       535276                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total       535276                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu04.data 113454158750                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total 113454158750                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu04.data      1971572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      1971572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu04.data     0.271497                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.271497                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu04.data 211954.503378                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 211954.503378                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu04.data       437305                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total       437305                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu04.data        97971                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total        97971                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu04.data  36100379000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  36100379000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu04.data     0.049692                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.049692                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu04.data 368480.254361                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 368480.254361                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu04.data       551070                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total        551070                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu04.data        74249                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total        74249                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu04.data  22336493963                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  22336493963                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu04.data       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total       625319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu04.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu04.data 300832.253135                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 300832.253135                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu04.data        74249                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total        74249                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu04.data  22299369463                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  22299369463                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu04.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu04.data 300332.253135                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 300332.253135                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1010.020412                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs             2159673                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            172259                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs             12.537359                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          330124000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu04.data  1010.020412                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu04.data     0.986348                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.986348                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses           5366213                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses          5366213                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                  572067                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles             96493936                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  2797239                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles               389787                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                   172                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             1452183                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   41                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              19106837                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  231                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles            737897                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      11056438                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    2642815                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           1452657                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                     99515002                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                    424                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles           88                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                   733799                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                   64                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         100253201                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.190623                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            1.110318                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                96762265     96.52%     96.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  384205      0.38%     96.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                   75315      0.08%     96.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  250349      0.25%     97.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                 1030240      1.03%     98.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                   34892      0.03%     98.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                   46910      0.05%     98.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  104358      0.10%     98.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 1564667      1.56%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           100253201                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.026354                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.110253                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu04.inst       733715                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total           733715                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu04.inst       733715                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total          733715                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu04.inst           84                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             84                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu04.inst           84                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            84                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu04.inst     11766250                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total     11766250                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu04.inst     11766250                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total     11766250                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu04.inst       733799                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total       733799                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu04.inst       733799                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total       733799                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu04.inst     0.000114                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000114                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu04.inst     0.000114                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000114                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu04.inst 140074.404762                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 140074.404762                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu04.inst 140074.404762                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 140074.404762                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.demandMshrHits::cpu04.inst           19                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           19                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu04.inst           19                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           19                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu04.inst           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu04.inst           65                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           65                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu04.inst     10185250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total     10185250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu04.inst     10185250                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total     10185250                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu04.inst     0.000089                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000089                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu04.inst     0.000089                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000089                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu04.inst 156696.153846                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 156696.153846                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu04.inst 156696.153846                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 156696.153846                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     0                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu04.inst       733715                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total         733715                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu04.inst           84                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           84                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu04.inst     11766250                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total     11766250                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu04.inst       733799                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total       733799                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu04.inst     0.000114                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000114                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu04.inst 140074.404762                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 140074.404762                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu04.inst           19                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           19                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu04.inst           65                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           65                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu04.inst     10185250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total     10185250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu04.inst     0.000089                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000089                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu04.inst 156696.153846                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 156696.153846                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           57.760542                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs              733780                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                65                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          11288.923077                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          330105000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu04.inst    57.760542                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu04.inst     0.112814                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.112814                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           65                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           65                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.126953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           1467663                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          1467663                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                      172                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                   2607508                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                11621124                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              19105430                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                   3                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 1971911                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                 625778                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   61                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                     5320                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                11603712                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             1                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          124                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 266                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                19102054                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               19101966                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 14000264                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 19113600                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.190482                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.732477                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                   1570                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  1                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                   416                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                 33922                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           1970333                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean           251.958302                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          614.566710                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               1419764     72.06%     72.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19                4774      0.24%     72.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29               13484      0.68%     72.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39               17087      0.87%     73.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49               10687      0.54%     74.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59                6542      0.33%     74.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                8067      0.41%     75.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                7875      0.40%     75.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                5411      0.27%     75.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                5771      0.29%     76.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109              6182      0.31%     76.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119              4823      0.24%     76.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129              4789      0.24%     76.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139              5497      0.28%     77.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149              4937      0.25%     77.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159              3973      0.20%     77.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169              3594      0.18%     77.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179              3326      0.17%     77.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189              3039      0.15%     78.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199              3271      0.17%     78.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209              3920      0.20%     78.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219              3385      0.17%     78.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229              3100      0.16%     78.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239              3197      0.16%     79.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249              2890      0.15%     79.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259              2673      0.14%     79.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269              2872      0.15%     79.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279              2938      0.15%     79.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289              3349      0.17%     79.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299              3666      0.19%     79.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          395450     20.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            8232                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             1970333                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                1971676                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                 625502                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     1676                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                 733812                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       26                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean  10918677250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value  10918677250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  10918677250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  25400628250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  10918677250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                   172                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                  702936                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               20026156                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  3033788                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles             76489870                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              19106124                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                71618                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents               4201872                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents               1327684                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents              74895637                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           35116816                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   64451087                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                17950687                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                  3187840                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             35089517                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                   27170                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  2114600                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       119093928                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       38209363                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                11045613                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  19090279                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       100272606                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       19752394                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      19816496                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                    85                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined               14669                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            14400                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          100245289                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.197680                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             0.989054                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                 95175032     94.94%     94.94% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  1021456      1.02%     95.96% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                   824905      0.82%     96.78% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   554085      0.55%     97.34% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   219234      0.22%     97.56% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                  1100978      1.10%     98.65% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   350171      0.35%     99.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   995301      0.99%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                     4127      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            100245289                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                   2177      7.36%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            13840     46.82%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     54.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                   171      0.58%     54.76% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                   34      0.12%     54.88% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead             6757     22.86%     77.74% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite            6581     22.26%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          140      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     16286265     82.19%     82.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           18      0.00%     82.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          204      0.00%     82.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       281289      1.42%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            0      0.00%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     83.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd       281250      1.42%     85.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     85.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     85.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult       250000      1.26%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead      1244593      6.28%     92.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite        31752      0.16%     92.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead       847221      4.28%     97.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite       593764      3.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      19816496                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.197626                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                              29560                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.001492                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads               134373660                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               17079333                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       17061783                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                  5534266                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                 2687908                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses         2687588                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   17065197                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                     2780719                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         19816244                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                      2091778                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      252                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                           2717271                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       2749136                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                      625493                       # Number of stores executed (Count)
system.cpu5.numRate                          0.197624                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             78                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                          27317                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                     1329427                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   11423349                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     19737833                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              8.777864                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         8.777864                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.113923                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.113923                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  18670715                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                 10289374                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                    3187542                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                   2093824                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                   13744643                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                   8509143                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                  8466463                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads       2025789                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores       625726                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads        31831                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                2750693                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          2749777                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             1506425                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                1506358                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999956                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    198                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            295                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             259                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts          13010                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    100243556                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.196899                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.017404                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0       95503127     95.27%     95.27% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        1104215      1.10%     96.37% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         172759      0.17%     96.54% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         696147      0.69%     97.24% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         453250      0.45%     97.69% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         996439      0.99%     98.69% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6          72840      0.07%     98.76% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         990808      0.99%     99.75% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         253971      0.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    100243556                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            11423349                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              19737833                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    2649652                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      2024294                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   2747646                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                   2687536                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   17182938                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     16275414     82.46%     82.46% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           18      0.00%     82.46% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          198      0.00%     82.46% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       281260      1.42%     83.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     83.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     83.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     83.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     83.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     83.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     83.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     83.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            0      0.00%     83.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     83.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     83.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     83.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     83.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     83.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     83.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     83.88% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd       281250      1.42%     85.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult       250000      1.27%     86.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead      1243026      6.30%     92.87% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite        31600      0.16%     93.03% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead       781268      3.96%     96.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite       593758      3.01%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     19737833                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       253971                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu05.data      2036791                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          2036791                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu05.data      2036791                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         2036791                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu05.data       614024                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total         614024                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu05.data       614024                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total        614024                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu05.data 123984800485                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total 123984800485                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu05.data 123984800485                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total 123984800485                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu05.data      2650815                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total      2650815                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu05.data      2650815                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total      2650815                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu05.data     0.231636                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.231636                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu05.data     0.231636                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.231636                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu05.data 201921.749777                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 201921.749777                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu05.data 201921.749777                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 201921.749777                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs     18151081                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets         8172                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs        50463                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs    359.690882                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets   314.307692                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks        78041                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total            78041                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu05.data       441797                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total       441797                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu05.data       441797                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total       441797                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu05.data       172227                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       172227                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu05.data       172227                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       172227                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu05.data  57555581235                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total  57555581235                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu05.data  57555581235                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total  57555581235                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu05.data     0.064971                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.064971                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu05.data     0.064971                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.064971                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu05.data 334184.426571                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 334184.426571                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu05.data 334184.426571                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 334184.426571                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                171105                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu05.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu05.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu05.data      2433500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total      2433500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu05.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu05.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu05.data 57940.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 57940.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu05.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu05.data      4910500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      4910500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu05.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu05.data 116916.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 116916.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu05.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu05.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu05.data      1485723                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total        1485723                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu05.data       539777                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total       539777                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu05.data 101709706000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total 101709706000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu05.data      2025500                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      2025500                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu05.data     0.266491                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.266491                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu05.data 188429.121656                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 188429.121656                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu05.data       441797                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total       441797                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu05.data        97980                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total        97980                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu05.data  35317610250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  35317610250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu05.data     0.048373                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.048373                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu05.data 360457.340784                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 360457.340784                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu05.data       551068                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total        551068                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu05.data        74247                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu05.data  22275094485                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  22275094485                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu05.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu05.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu05.data 300013.394279                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 300013.394279                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu05.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu05.data  22237970985                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  22237970985                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu05.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu05.data 299513.394279                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 299513.394279                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1010.176563                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs             2209105                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            172266                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs             12.823802                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          332443000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu05.data  1010.176563                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu05.data     0.986501                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.986501                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses           5474068                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses          5474068                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                  690080                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles             96202404                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  2966469                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles               386173                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                   163                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             1506129                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   39                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              19753908                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  215                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles            854586                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      11433961                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    2750693                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           1506592                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                     99390426                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                    400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                   849953                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   55                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         100245289                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.197093                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            1.126477                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                96589038     96.35%     96.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  437794      0.44%     96.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                   72164      0.07%     96.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  313055      0.31%     97.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                 1029568      1.03%     98.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                   35436      0.04%     98.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                   52088      0.05%     98.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  100742      0.10%     98.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 1615404      1.61%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           100245289                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.027432                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.114029                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu05.inst       849877                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total           849877                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu05.inst       849877                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total          849877                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu05.inst           76                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             76                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu05.inst           76                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            76                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu05.inst     11108000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total     11108000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu05.inst     11108000                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total     11108000                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu05.inst       849953                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total       849953                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu05.inst       849953                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total       849953                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu05.inst     0.000089                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000089                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu05.inst     0.000089                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000089                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu05.inst 146157.894737                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 146157.894737                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu05.inst 146157.894737                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 146157.894737                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.demandMshrHits::cpu05.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu05.inst           16                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu05.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu05.inst           60                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu05.inst      9467500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      9467500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu05.inst      9467500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      9467500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu05.inst     0.000071                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000071                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu05.inst     0.000071                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000071                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu05.inst 157791.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 157791.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu05.inst 157791.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 157791.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     0                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu05.inst       849877                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total         849877                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu05.inst           76                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           76                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu05.inst     11108000                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total     11108000                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu05.inst       849953                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total       849953                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu05.inst     0.000089                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000089                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu05.inst 146157.894737                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 146157.894737                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu05.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu05.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu05.inst      9467500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      9467500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu05.inst     0.000071                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000071                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu05.inst 157791.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 157791.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           55.674881                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs              849937                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          14165.616667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          332424000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu05.inst    55.674881                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu05.inst     0.108740                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.108740                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           1699966                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          1699966                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                      163                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                   1893735                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                13569159                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              19752569                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 2025789                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                 625726                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     4785                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                13552436                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 257                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                19749457                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               19749371                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 14498031                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 19727579                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.196957                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.734912                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                   1487                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                   368                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                 32965                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           2024294                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean           216.115906                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          523.892830                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               1471243     72.68%     72.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19                4679      0.23%     72.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29               14419      0.71%     73.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39               18679      0.92%     74.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49               11618      0.57%     75.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                7433      0.37%     75.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                8984      0.44%     75.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                8659      0.43%     76.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                6198      0.31%     76.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                6542      0.32%     76.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109              6907      0.34%     77.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119              5467      0.27%     77.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129              5248      0.26%     77.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139              5865      0.29%     78.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149              5370      0.27%     78.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159              4487      0.22%     78.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169              4307      0.21%     78.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179              3905      0.19%     79.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189              3382      0.17%     79.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199              3843      0.19%     79.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209              4196      0.21%     79.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219              3498      0.17%     79.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229              3404      0.17%     79.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239              3652      0.18%     80.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249              3377      0.17%     80.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259              2898      0.14%     80.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269              3198      0.16%     80.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279              3335      0.16%     80.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289              3427      0.17%     80.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299              3583      0.18%     81.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows          382491     18.90%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            7411                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             2024294                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                2025605                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                 625493                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     1676                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                 849965                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  10918797250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value  10918797250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  10918797250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  25400508250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  10918797250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                   163                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                  827326                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               19647498                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  3200040                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles             76569983                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              19753251                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                79300                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents               3838919                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                 79117                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents              76242446                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           36411452                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   66716494                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                18543787                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                  3187777                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             36384634                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                   26689                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  2130523                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       119740155                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       39503607                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                11423349                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  19737833                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                       100266878                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       18758442                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      18828327                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                    81                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined               14797                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            14614                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples          100238234                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.187836                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             0.969958                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                 95505027     95.28%     95.28% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                   930904      0.93%     96.21% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                   734896      0.73%     96.94% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   470474      0.47%     97.41% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                   231487      0.23%     97.64% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                  1100307      1.10%     98.74% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   271635      0.27%     99.01% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   989116      0.99%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                     4388      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total            100238234                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   2183      6.69%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      6.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            13952     42.77%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     49.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                   169      0.52%     49.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                   34      0.10%     50.08% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead             9634     29.53%     79.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite            6651     20.39%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          142      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     15375078     81.66%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           18      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          204      0.00%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       281297      1.49%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     83.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd       281251      1.49%     84.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult       250001      1.33%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead      1161736      6.17%     92.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite        31754      0.17%     92.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead       853079      4.53%     96.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite       593767      3.15%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      18828327                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.187782                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                              32623                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.001733                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               132378510                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               16085372                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       16067741                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                  5549082                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                 2688046                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses         2687604                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   16071151                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                     2789657                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         18828057                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                      2014781                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      270                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                           2640275                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       2583460                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                      625494                       # Number of stores executed (Count)
system.cpu6.numRate                          0.187779                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             76                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                          28644                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                     1336615                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   10843469                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     18743753                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              9.246753                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         9.246753                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.108146                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.108146                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  17771195                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                  9709520                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                    3187562                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                   2093840                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                   12916258                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                   8012121                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                  8058119                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads       1942969                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores       625751                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads        31830                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores        31491                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                2585036                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          2584112                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             1423598                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                1423532                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999954                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    198                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            302                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             266                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts          13123                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples    100236485                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.186995                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.003295                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0       95887435     95.66%     95.66% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1         953295      0.95%     96.61% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         176754      0.18%     96.79% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         546036      0.54%     97.33% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         370350      0.37%     97.70% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         989922      0.99%     98.69% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6          74034      0.07%     98.76% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         985644      0.98%     99.75% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8         253015      0.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total    100236485                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            10843469                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              18743753                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    2566812                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      1941454                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   2581966                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                   2687536                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   16271698                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     15364174     81.97%     81.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           18      0.00%     81.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          198      0.00%     81.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       281260      1.50%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            0      0.00%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd       281250      1.50%     84.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult       250000      1.33%     86.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     86.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     86.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead      1160186      6.19%     92.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite        31600      0.17%     92.66% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead       781268      4.17%     96.83% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite       593758      3.17%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     18743753                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples       253015                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu06.data      1975198                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          1975198                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu06.data      1975198                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         1975198                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu06.data       592801                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total         592801                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu06.data       592801                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total        592801                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu06.data 130872394477                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total 130872394477                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu06.data 130872394477                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total 130872394477                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu06.data      2567999                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total      2567999                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu06.data      2567999                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total      2567999                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu06.data     0.230842                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.230842                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu06.data     0.230842                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.230842                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu06.data 220769.523798                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 220769.523798                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu06.data 220769.523798                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 220769.523798                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs     19801045                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets         8128                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs        50985                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs    388.370011                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets   312.615385                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks        78040                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total            78040                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu06.data       420596                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total       420596                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu06.data       420596                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total       420596                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu06.data       172205                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       172205                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu06.data       172205                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       172205                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu06.data  58103477727                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total  58103477727                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu06.data  58103477727                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total  58103477727                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu06.data     0.067058                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.067058                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu06.data     0.067058                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.067058                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu06.data 337408.772841                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 337408.772841                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu06.data 337408.772841                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 337408.772841                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                171082                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu06.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu06.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu06.data      2651750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total      2651750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu06.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu06.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu06.data 63136.904762                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 63136.904762                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu06.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu06.data      5347000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      5347000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu06.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu06.data 127309.523810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 127309.523810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu06.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu06.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu06.data      1424129                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total        1424129                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu06.data       518555                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total       518555                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu06.data 108435906750                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total 108435906750                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu06.data      1942684                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      1942684                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu06.data     0.266927                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.266927                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu06.data 209111.679089                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 209111.679089                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu06.data       420596                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total       420596                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu06.data        97959                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total        97959                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu06.data  35704113000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  35704113000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu06.data     0.050425                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.050425                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu06.data 364480.170275                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 364480.170275                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu06.data       551069                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total        551069                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu06.data        74246                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total        74246                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu06.data  22436487727                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  22436487727                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu06.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu06.data     0.118734                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.118734                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu06.data 302191.198543                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 302191.198543                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu06.data        74246                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total        74246                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu06.data  22399364727                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  22399364727                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu06.data     0.118734                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.118734                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu06.data 301691.198543                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 301691.198543                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1010.177987                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs             2147489                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            172245                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs             12.467642                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          334240000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu06.data  1010.177987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu06.data     0.986502                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.986502                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses           5308415                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses          5308415                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                  539524                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles             96587816                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  2711295                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles               399435                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                   164                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             1423294                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              18759986                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  215                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles            700584                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      10854189                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    2585036                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           1423766                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                     99537372                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                    402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                   696696                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   56                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples         100238234                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.187192                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            1.100586                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                96820584     96.59%     96.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  364261      0.36%     96.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                   74128      0.07%     97.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  236649      0.24%     97.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                 1023867      1.02%     98.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                   36781      0.04%     98.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                   49117      0.05%     98.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                   95491      0.10%     98.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 1537356      1.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total           100238234                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.025782                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.108253                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu06.inst       696620                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total           696620                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu06.inst       696620                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total          696620                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu06.inst           76                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total             76                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu06.inst           76                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total            76                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu06.inst     11382250                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total     11382250                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu06.inst     11382250                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total     11382250                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu06.inst       696696                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total       696696                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu06.inst       696696                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total       696696                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu06.inst     0.000109                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000109                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu06.inst     0.000109                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000109                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu06.inst 149766.447368                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 149766.447368                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu06.inst 149766.447368                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 149766.447368                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.demandMshrHits::cpu06.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu06.inst           16                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu06.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu06.inst           60                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu06.inst      9775500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total      9775500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu06.inst      9775500                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total      9775500                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu06.inst     0.000086                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000086                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu06.inst     0.000086                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000086                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu06.inst       162925                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total       162925                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu06.inst       162925                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total       162925                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu06.inst       696620                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total         696620                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu06.inst           76                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total           76                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu06.inst     11382250                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total     11382250                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu06.inst       696696                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total       696696                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu06.inst     0.000109                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000109                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu06.inst 149766.447368                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 149766.447368                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu06.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu06.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu06.inst      9775500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total      9775500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu06.inst     0.000086                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000086                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu06.inst       162925                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total       162925                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           55.673404                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs              696680                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          11611.333333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          334221000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu06.inst    55.673404                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu06.inst     0.108737                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.108737                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           1393452                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          1393452                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                      164                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                   2060971                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                10383464                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              18758617                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                   5                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 1942969                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                 625751                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                     4527                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                10368144                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 257                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                18755431                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               18755345                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 13733055                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 18767711                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.187054                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.731738                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                   1507                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                   393                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                 29587                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           1941454                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean           241.638770                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          604.591516                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               1406817     72.46%     72.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19                4669      0.24%     72.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29               14263      0.73%     73.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39               18871      0.97%     74.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49               11287      0.58%     74.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59                6876      0.35%     75.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                8455      0.44%     75.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                8133      0.42%     76.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                5721      0.29%     76.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                6226      0.32%     76.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109              6530      0.34%     77.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119              5299      0.27%     77.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129              4997      0.26%     77.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139              5683      0.29%     77.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149              4955      0.26%     78.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159              3988      0.21%     78.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169              3889      0.20%     78.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179              3530      0.18%     78.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189              3051      0.16%     78.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199              3641      0.19%     79.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209              3878      0.20%     79.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219              3262      0.17%     79.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229              2957      0.15%     79.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239              3164      0.16%     79.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249              2751      0.14%     79.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259              2617      0.13%     80.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269              2817      0.15%     80.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279              2972      0.15%     80.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289              3105      0.16%     80.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299              3305      0.17%     80.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          373745     19.25%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            8234                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             1941454                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                1942788                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                 625494                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     1676                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                 696708                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean  10918432250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value  10918432250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  10918432250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  25400873250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  10918432250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                   164                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                  668168                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               18252573                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles           295                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  2960633                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles             78356401                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              18759369                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                67579                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents               4117724                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents               1850951                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents              76249110                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           34423554                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   63237787                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                17632736                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                  3187877                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             34396474                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                   26951                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  2120875                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       118740073                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       37515689                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                10843469                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  18743753                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                       100257558                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       20026584                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      20108210                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                    75                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined               14827                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            14672                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          100229470                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.200622                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             0.994360                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                 95066435     94.85%     94.85% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  1034088      1.03%     95.88% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                   855116      0.85%     96.73% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   570048      0.57%     97.30% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                   235856      0.24%     97.54% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                  1094114      1.09%     98.63% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   381006      0.38%     99.01% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   988740      0.99%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                     4067      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            100229470                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   2181      6.35%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      6.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            14366     41.84%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                   166      0.48%     48.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                   34      0.10%     48.78% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead            10337     30.11%     78.88% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite            7251     21.12%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass          143      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     16537517     82.24%     82.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           18      0.00%     82.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          204      0.00%     82.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       281303      1.40%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     83.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd       281250      1.40%     85.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     85.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     85.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult       250002      1.24%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead      1267382      6.30%     92.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite        31754      0.16%     92.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead       864872      4.30%     97.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite       593765      2.95%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      20108210                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.200566                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                              34335                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.001708                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads               134905921                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               17353523                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       17335855                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                  5574379                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                 2688066                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses         2687604                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   17339235                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                     2803167                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         20107927                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                      2132215                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      283                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                           2757708                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       2794812                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                      625493                       # Number of stores executed (Count)
system.cpu7.numRate                          0.200563                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             78                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                          28088                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                     1344619                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   11583201                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     20011865                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              8.655428                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         8.655428                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.115534                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.115534                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  18957177                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                 10449253                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                    3187547                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                   2093844                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                   13973013                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                   8646175                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                  8598258                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads       2048659                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores       625758                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads        31831                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores        31490                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                2796378                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          2795452                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             1529262                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                1529196                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999957                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    198                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            303                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             267                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts          13153                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples    100227721                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.199664                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.020149                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0       95361551     95.14%     95.14% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        1156761      1.15%     96.30% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         167186      0.17%     96.47% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         755586      0.75%     97.22% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         487284      0.49%     97.71% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         987455      0.99%     98.69% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6          73548      0.07%     98.76% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         980525      0.98%     99.74% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8         257825      0.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    100227721                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            11583201                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              20011865                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    2672488                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      2047130                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   2793318                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                   2687536                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   17434134                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     16526610     82.58%     82.58% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           18      0.00%     82.58% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          198      0.00%     82.59% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       281260      1.41%     83.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     83.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     83.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     83.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     83.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     83.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     83.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     83.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            0      0.00%     83.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     83.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     83.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     83.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     83.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     83.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     83.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     83.99% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd       281250      1.41%     85.40% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.40% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult       250000      1.25%     86.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     86.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     86.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead      1265862      6.33%     92.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite        31600      0.16%     93.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead       781268      3.90%     97.03% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite       593758      2.97%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     20011865                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples       257825                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu07.data      2055129                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          2055129                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu07.data      2055129                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         2055129                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu07.data       618555                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total         618555                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu07.data       618555                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total        618555                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu07.data 133846916706                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total 133846916706                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu07.data 133846916706                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total 133846916706                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu07.data      2673684                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total      2673684                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu07.data      2673684                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total      2673684                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu07.data     0.231349                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.231349                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu07.data     0.231349                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.231349                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu07.data 216386.443737                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 216386.443737                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu07.data 216386.443737                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 216386.443737                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs     20137908                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets         7740                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs        53225                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs    378.354307                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets   297.692308                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks        78040                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total            78040                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu07.data       446349                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total       446349                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu07.data       446349                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total       446349                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu07.data       172206                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       172206                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu07.data       172206                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       172206                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu07.data  58298605206                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total  58298605206                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu07.data  58298605206                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total  58298605206                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu07.data     0.064408                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.064408                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu07.data     0.064408                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.064408                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu07.data 338539.918505                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 338539.918505                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu07.data 338539.918505                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 338539.918505                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                171082                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu07.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu07.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu07.data      2471250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total      2471250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu07.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu07.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu07.data 58839.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 58839.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu07.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu07.data      4986000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      4986000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu07.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu07.data 118714.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 118714.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu07.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu07.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu07.data      1504061                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total        1504061                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu07.data       544308                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total       544308                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu07.data 111657895500                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total 111657895500                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu07.data      2048369                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      2048369                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu07.data     0.265728                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.265728                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu07.data 205137.340440                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 205137.340440                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu07.data       446349                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total       446349                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu07.data        97959                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total        97959                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu07.data  36146707500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  36146707500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu07.data     0.047823                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.047823                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu07.data 368998.330934                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 368998.330934                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu07.data       551068                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total        551068                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu07.data        74247                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu07.data  22189021206                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  22189021206                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu07.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu07.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu07.data 298854.111358                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 298854.111358                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu07.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu07.data  22151897706                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  22151897706                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu07.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu07.data 298354.111358                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 298354.111358                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1010.023709                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs             2227422                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            172245                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs             12.931708                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          336241000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu07.data  1010.023709                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu07.data     0.986351                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.986351                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses           5519785                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses          5519785                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                  756555                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles             96042382                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  3031377                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles               398992                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                   164                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             1528973                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              20028155                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  215                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles            917475                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      11593874                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    2796378                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           1529430                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                     99311717                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                    402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                   913503                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                   53                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         100229470                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.199860                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            1.133686                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                96496295     96.28%     96.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  472753      0.47%     96.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                   72726      0.07%     96.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  342580      0.34%     97.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                 1017823      1.02%     98.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                   34024      0.03%     98.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                   47969      0.05%     98.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  105723      0.11%     98.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 1639577      1.64%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           100229470                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.027892                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.115641                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu07.inst       913426                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total           913426                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu07.inst       913426                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total          913426                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu07.inst           77                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total             77                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu07.inst           77                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total            77                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu07.inst     11085500                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total     11085500                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu07.inst     11085500                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total     11085500                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu07.inst       913503                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total       913503                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu07.inst       913503                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total       913503                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu07.inst     0.000084                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000084                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu07.inst     0.000084                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000084                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu07.inst 143967.532468                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 143967.532468                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu07.inst 143967.532468                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 143967.532468                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.demandMshrHits::cpu07.inst           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu07.inst           17                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           17                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu07.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu07.inst           60                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu07.inst      9521500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total      9521500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu07.inst      9521500                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total      9521500                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu07.inst     0.000066                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000066                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu07.inst     0.000066                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000066                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu07.inst 158691.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 158691.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu07.inst 158691.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 158691.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu07.inst       913426                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total         913426                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu07.inst           77                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu07.inst     11085500                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total     11085500                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu07.inst       913503                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total       913503                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu07.inst     0.000084                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000084                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu07.inst 143967.532468                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 143967.532468                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu07.inst           17                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu07.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu07.inst      9521500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total      9521500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu07.inst     0.000066                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000066                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu07.inst 158691.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 158691.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           55.672094                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs              913486                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          15224.766667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          336222000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu07.inst    55.672094                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu07.inst     0.108735                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.108735                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           1827066                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          1827066                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                      164                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                   2569317                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                10954588                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              20026759                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 2048659                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                 625758                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                     5081                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                10937888                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 257                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                20023547                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               20023459                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 14699725                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 19955783                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.199720                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.736615                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                   1521                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                   400                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                 34289                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           2047130                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean           238.052369                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          589.800098                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               1488165     72.70%     72.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19                4695      0.23%     72.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29               13728      0.67%     73.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39               18246      0.89%     74.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49               11244      0.55%     75.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59                7096      0.35%     75.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                8875      0.43%     75.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                8578      0.42%     76.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                6157      0.30%     76.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                6356      0.31%     76.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109              6696      0.33%     77.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119              5423      0.26%     77.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129              4983      0.24%     77.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139              5470      0.27%     77.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149              5037      0.25%     78.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159              4091      0.20%     78.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169              4050      0.20%     78.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179              3701      0.18%     78.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189              3257      0.16%     78.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199              3668      0.18%     79.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209              4044      0.20%     79.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219              3453      0.17%     79.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229              3249      0.16%     79.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239              3483      0.17%     79.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249              3000      0.15%     79.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259              2808      0.14%     80.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269              2932      0.14%     80.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279              3052      0.15%     80.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289              3166      0.15%     80.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299              3258      0.16%     80.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows          395169     19.30%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            7309                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             2047130                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                2048467                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                 625493                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     1676                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                 913515                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean  10918761250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value  10918761250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  10918761250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  25400544250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED  10918761250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                   164                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                  883164                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               19012105                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  3281747                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles             77052011                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              20027525                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                71721                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents               4048539                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents               1048168                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents              75742233                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           36959794                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   67676256                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                18795215                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                  3187875                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             36932698                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                   26967                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  2095624                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       119994641                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       40051973                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                11583201                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  20011865                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                       100250822                       # Number of cpu cycles simulated (Cycle)
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                       18911200                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                     194                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                      18973264                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                    83                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined               15470                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined            16949                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                 65                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples          100221568                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.189313                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             0.972557                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                 95425139     95.21%     95.21% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                   955534      0.95%     96.17% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                   759927      0.76%     96.93% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                   480325      0.48%     97.41% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                   228399      0.23%     97.63% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                  1088728      1.09%     98.72% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                   289637      0.29%     99.01% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                   989189      0.99%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                     4690      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total            100221568                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                   2154      7.50%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                     0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                     0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                   0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%      7.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd            13331     46.40%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     53.90% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                   152      0.53%     54.43% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                   30      0.10%     54.53% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead             7319     25.48%     80.01% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite            5743     19.99%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass          148      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu     15514690     81.77%     81.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult           18      0.00%     81.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv          204      0.00%     81.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd       281298      1.48%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd       281250      1.48%     84.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult       250000      1.32%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead      1174415      6.19%     92.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite        31767      0.17%     92.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead       845709      4.46%     96.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite       593765      3.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total      18973264                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.189258                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                              28729                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.001514                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads               132666422                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites               16238787                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses       16220031                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                  5530486                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                 2688080                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses         2687596                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                   16223406                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                     2778439                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numInsts                         18972966                       # Number of executed instructions (Count)
system.cpu8.numLoadInsts                      2020075                       # Number of load instructions executed (Count)
system.cpu8.numSquashedInsts                      298                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu8.numRefs                           2645582                       # Number of memory reference insts executed (Count)
system.cpu8.numBranches                       2608781                       # Number of branches executed (Count)
system.cpu8.numStoreInsts                      625507                       # Number of stores executed (Count)
system.cpu8.numRate                          0.189255                       # Inst execution rate ((Count/Cycle))
system.cpu8.timesIdled                             81                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                          29254                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.quiesceCycles                     1351835                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu8.committedInsts                   10932204                       # Number of Instructions Simulated (Count)
system.cpu8.committedOps                     18895857                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.cpi                              9.170230                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu8.totalCpi                         9.170230                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu8.ipc                              0.109049                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu8.totalIpc                         0.109049                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu8.intRegfileReads                  17895863                       # Number of integer regfile reads (Count)
system.cpu8.intRegfileWrites                  9798508                       # Number of integer regfile writes (Count)
system.cpu8.fpRegfileReads                    3187548                       # Number of floating regfile reads (Count)
system.cpu8.fpRegfileWrites                   2093837                       # Number of floating regfile writes (Count)
system.cpu8.ccRegfileReads                   13042758                       # number of cc regfile reads (Count)
system.cpu8.ccRegfileWrites                   8088023                       # number of cc regfile writes (Count)
system.cpu8.miscRegfileReads                  8114165                       # number of misc regfile reads (Count)
system.cpu8.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu8.MemDepUnit__0.insertedLoads       1955766                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores       625817                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads        31867                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores        31518                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups                2610480                       # Number of BP lookups (Count)
system.cpu8.branchPred.condPredicted          2609513                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condIncorrect              184                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.BTBLookups             1436343                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBHits                1436247                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.999933                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.RASUsed                    207                       # Number of times the RAS was used to get a target. (Count)
system.cpu8.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu8.branchPred.indirectLookups            303                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses             267                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu8.commit.commitSquashedInsts          13799                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts              146                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples    100219715                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.188544                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     1.003685                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0       95780594     95.57%     95.57% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1         996241      0.99%     96.56% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2         184567      0.18%     96.75% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3         577967      0.58%     97.33% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4         388814      0.39%     97.71% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5         987151      0.98%     98.70% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6          74039      0.07%     98.77% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7         981400      0.98%     99.75% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8         248942      0.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total    100219715                       # Number of insts commited each cycle (Count)
system.cpu8.commit.instsCommitted            10932204                       # Number of instructions committed (Count)
system.cpu8.commit.opsCommitted              18895857                       # Number of ops (including micro ops) committed (Count)
system.cpu8.commit.memRefs                    2579499                       # Number of memory references committed (Count)
system.cpu8.commit.loads                      1954133                       # Number of loads committed (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu8.commit.branches                   2607312                       # Number of branches committed (Count)
system.cpu8.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu8.commit.floating                   2687536                       # Number of committed floating point instructions. (Count)
system.cpu8.commit.integer                   16411127                       # Number of committed integer instructions. (Count)
system.cpu8.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass           39      0.00%      0.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu     15503593     82.05%     82.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult           18      0.00%     82.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv          198      0.00%     82.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd       281260      1.49%     83.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     83.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt            0      0.00%     83.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     83.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     83.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     83.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     83.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd            0      0.00%     83.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu            0      0.00%     83.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     83.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt            0      0.00%     83.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc            0      0.00%     83.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     83.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift            0      0.00%     83.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     83.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     83.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd       281250      1.49%     85.03% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.03% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.03% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.03% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.03% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.03% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult       250000      1.32%     86.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     86.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     86.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead      1172865      6.21%     92.56% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite        31608      0.17%     92.72% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead       781268      4.13%     96.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite       593758      3.14%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total     18895857                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples       248942                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.dcache.demandHits::cpu08.data      1988668                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.demandHits::total          1988668                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.overallHits::cpu08.data      1988668                       # number of overall hits (Count)
system.cpu8.dcache.overallHits::total         1988668                       # number of overall hits (Count)
system.cpu8.dcache.demandMisses::cpu08.data       592029                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.demandMisses::total         592029                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.overallMisses::cpu08.data       592029                       # number of overall misses (Count)
system.cpu8.dcache.overallMisses::total        592029                       # number of overall misses (Count)
system.cpu8.dcache.demandMissLatency::cpu08.data 121707304984                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dcache.demandMissLatency::total 121707304984                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dcache.overallMissLatency::cpu08.data 121707304984                       # number of overall miss ticks (Tick)
system.cpu8.dcache.overallMissLatency::total 121707304984                       # number of overall miss ticks (Tick)
system.cpu8.dcache.demandAccesses::cpu08.data      2580697                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.demandAccesses::total      2580697                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::cpu08.data      2580697                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::total      2580697                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.demandMissRate::cpu08.data     0.229407                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.demandMissRate::total     0.229407                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.overallMissRate::cpu08.data     0.229407                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.overallMissRate::total     0.229407                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.demandAvgMissLatency::cpu08.data 205576.593349                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.dcache.demandAvgMissLatency::total 205576.593349                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.dcache.overallAvgMissLatency::cpu08.data 205576.593349                       # average overall miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMissLatency::total 205576.593349                       # average overall miss latency ((Tick/Count))
system.cpu8.dcache.blockedCycles::no_mshrs     18214743                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCycles::no_targets         7686                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCauses::no_mshrs        49485                       # number of times access was blocked (Count)
system.cpu8.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu8.dcache.avgBlocked::no_mshrs    368.086147                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.avgBlocked::no_targets   295.615385                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.writebacks::writebacks        78042                       # number of writebacks (Count)
system.cpu8.dcache.writebacks::total            78042                       # number of writebacks (Count)
system.cpu8.dcache.demandMshrHits::cpu08.data       419806                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.dcache.demandMshrHits::total       419806                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.dcache.overallMshrHits::cpu08.data       419806                       # number of overall MSHR hits (Count)
system.cpu8.dcache.overallMshrHits::total       419806                       # number of overall MSHR hits (Count)
system.cpu8.dcache.demandMshrMisses::cpu08.data       172223                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dcache.demandMshrMisses::total       172223                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dcache.overallMshrMisses::cpu08.data       172223                       # number of overall MSHR misses (Count)
system.cpu8.dcache.overallMshrMisses::total       172223                       # number of overall MSHR misses (Count)
system.cpu8.dcache.demandMshrMissLatency::cpu08.data  57122883484                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dcache.demandMshrMissLatency::total  57122883484                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dcache.overallMshrMissLatency::cpu08.data  57122883484                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dcache.overallMshrMissLatency::total  57122883484                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dcache.demandMshrMissRate::cpu08.data     0.066735                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dcache.demandMshrMissRate::total     0.066735                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dcache.overallMshrMissRate::cpu08.data     0.066735                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dcache.overallMshrMissRate::total     0.066735                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dcache.demandAvgMshrMissLatency::cpu08.data 331679.761031                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.demandAvgMshrMissLatency::total 331679.761031                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMshrMissLatency::cpu08.data 331679.761031                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMshrMissLatency::total 331679.761031                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.replacements                171087                       # number of replacements (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::cpu08.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::cpu08.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.missLatency::cpu08.data      3340750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.missLatency::total      3340750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.accesses::cpu08.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.missRate::cpu08.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.avgMissLatency::cpu08.data 79541.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.avgMissLatency::total 79541.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.mshrMisses::cpu08.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu8.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu8.dcache.LockedRMWReadReq.mshrMissLatency::cpu08.data      6739500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.mshrMissLatency::total      6739500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.mshrMissRate::cpu08.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu08.data 160464.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.avgMshrMissLatency::total 160464.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWWriteReq.hits::cpu08.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::cpu08.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.hits::cpu08.data      1437596                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.hits::total        1437596                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.misses::cpu08.data       517778                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.misses::total       517778                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.missLatency::cpu08.data  99232197000                       # number of ReadReq miss ticks (Tick)
system.cpu8.dcache.ReadReq.missLatency::total  99232197000                       # number of ReadReq miss ticks (Tick)
system.cpu8.dcache.ReadReq.accesses::cpu08.data      1955374                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.accesses::total      1955374                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.missRate::cpu08.data     0.264797                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.missRate::total     0.264797                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.avgMissLatency::cpu08.data 191650.083627                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.avgMissLatency::total 191650.083627                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.mshrHits::cpu08.data       419806                       # number of ReadReq MSHR hits (Count)
system.cpu8.dcache.ReadReq.mshrHits::total       419806                       # number of ReadReq MSHR hits (Count)
system.cpu8.dcache.ReadReq.mshrMisses::cpu08.data        97972                       # number of ReadReq MSHR misses (Count)
system.cpu8.dcache.ReadReq.mshrMisses::total        97972                       # number of ReadReq MSHR misses (Count)
system.cpu8.dcache.ReadReq.mshrMissLatency::cpu08.data  34684901000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.ReadReq.mshrMissLatency::total  34684901000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.ReadReq.mshrMissRate::cpu08.data     0.050104                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.mshrMissRate::total     0.050104                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.avgMshrMissLatency::cpu08.data 354028.712285                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.avgMshrMissLatency::total 354028.712285                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.hits::cpu08.data       551072                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.hits::total        551072                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.misses::cpu08.data        74251                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.misses::total        74251                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.missLatency::cpu08.data  22475107984                       # number of WriteReq miss ticks (Tick)
system.cpu8.dcache.WriteReq.missLatency::total  22475107984                       # number of WriteReq miss ticks (Tick)
system.cpu8.dcache.WriteReq.accesses::cpu08.data       625323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.accesses::total       625323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.missRate::cpu08.data     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.missRate::total     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.avgMissLatency::cpu08.data 302690.980377                       # average WriteReq miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.avgMissLatency::total 302690.980377                       # average WriteReq miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.mshrMisses::cpu08.data        74251                       # number of WriteReq MSHR misses (Count)
system.cpu8.dcache.WriteReq.mshrMisses::total        74251                       # number of WriteReq MSHR misses (Count)
system.cpu8.dcache.WriteReq.mshrMissLatency::cpu08.data  22437982484                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu8.dcache.WriteReq.mshrMissLatency::total  22437982484                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu8.dcache.WriteReq.mshrMissRate::cpu08.data     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.mshrMissRate::total     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.avgMshrMissLatency::cpu08.data 302190.980377                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.avgMshrMissLatency::total 302190.980377                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dcache.tags.tagsInUse         1010.159943                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dcache.tags.totalRefs             2160978                       # Total number of references to valid blocks. (Count)
system.cpu8.dcache.tags.sampledRefs            172260                       # Sample count of references to valid blocks. (Count)
system.cpu8.dcache.tags.avgRefs             12.544862                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dcache.tags.warmupTick          338045000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dcache.tags.occupancies::cpu08.data  1010.159943                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dcache.tags.avgOccs::cpu08.data     0.986484                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.avgOccs::total       0.986484                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu8.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dcache.tags.tagAccesses           5333826                       # Number of tag accesses (Count)
system.cpu8.dcache.tags.dataAccesses          5333826                       # Number of data accesses (Count)
system.cpu8.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.decode.idleCycles                  569423                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles             96500415                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                  2762132                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles               389425                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                   173                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved             1436011                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                   39                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts              18912893                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                  223                       # Number of squashed instructions handled by decode (Count)
system.cpu8.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.fetch.icacheStallCycles            732701                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu8.fetch.insts                      10943384                       # Number of instructions fetch has processed (Count)
system.cpu8.fetch.branches                    2610480                       # Number of branches that fetch encountered (Count)
system.cpu8.fetch.predictedBranches           1436490                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                     99488579                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                    422                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.cacheLines                   728149                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                   52                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples         100221568                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             0.188750                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            1.105575                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                96770557     96.56%     96.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                  380885      0.38%     96.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                   71762      0.07%     97.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                  248846      0.25%     97.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                 1011263      1.01%     98.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                   36384      0.04%     98.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                   47101      0.05%     98.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                  101816      0.10%     98.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                 1552954      1.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total           100221568                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.branchRate                 0.026039                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetch.rate                       0.109160                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.icache.demandHits::cpu08.inst       728070                       # number of demand (read+write) hits (Count)
system.cpu8.icache.demandHits::total           728070                       # number of demand (read+write) hits (Count)
system.cpu8.icache.overallHits::cpu08.inst       728070                       # number of overall hits (Count)
system.cpu8.icache.overallHits::total          728070                       # number of overall hits (Count)
system.cpu8.icache.demandMisses::cpu08.inst           79                       # number of demand (read+write) misses (Count)
system.cpu8.icache.demandMisses::total             79                       # number of demand (read+write) misses (Count)
system.cpu8.icache.overallMisses::cpu08.inst           79                       # number of overall misses (Count)
system.cpu8.icache.overallMisses::total            79                       # number of overall misses (Count)
system.cpu8.icache.demandMissLatency::cpu08.inst     11469750                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.icache.demandMissLatency::total     11469750                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.icache.overallMissLatency::cpu08.inst     11469750                       # number of overall miss ticks (Tick)
system.cpu8.icache.overallMissLatency::total     11469750                       # number of overall miss ticks (Tick)
system.cpu8.icache.demandAccesses::cpu08.inst       728149                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.demandAccesses::total       728149                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::cpu08.inst       728149                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::total       728149                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.demandMissRate::cpu08.inst     0.000108                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.demandMissRate::total     0.000108                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.overallMissRate::cpu08.inst     0.000108                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.overallMissRate::total     0.000108                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.demandAvgMissLatency::cpu08.inst 145186.708861                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.icache.demandAvgMissLatency::total 145186.708861                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.icache.overallAvgMissLatency::cpu08.inst 145186.708861                       # average overall miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMissLatency::total 145186.708861                       # average overall miss latency ((Tick/Count))
system.cpu8.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.demandMshrHits::cpu08.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.icache.overallMshrHits::cpu08.inst           16                       # number of overall MSHR hits (Count)
system.cpu8.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu8.icache.demandMshrMisses::cpu08.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.icache.overallMshrMisses::cpu08.inst           63                       # number of overall MSHR misses (Count)
system.cpu8.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu8.icache.demandMshrMissLatency::cpu08.inst      9853500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.icache.demandMshrMissLatency::total      9853500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.icache.overallMshrMissLatency::cpu08.inst      9853500                       # number of overall MSHR miss ticks (Tick)
system.cpu8.icache.overallMshrMissLatency::total      9853500                       # number of overall MSHR miss ticks (Tick)
system.cpu8.icache.demandMshrMissRate::cpu08.inst     0.000087                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.icache.demandMshrMissRate::total     0.000087                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.icache.overallMshrMissRate::cpu08.inst     0.000087                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.icache.overallMshrMissRate::total     0.000087                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.icache.demandAvgMshrMissLatency::cpu08.inst 156404.761905                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.demandAvgMshrMissLatency::total 156404.761905                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMshrMissLatency::cpu08.inst 156404.761905                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMshrMissLatency::total 156404.761905                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.replacements                     0                       # number of replacements (Count)
system.cpu8.icache.ReadReq.hits::cpu08.inst       728070                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.hits::total         728070                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.misses::cpu08.inst           79                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.misses::total           79                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.missLatency::cpu08.inst     11469750                       # number of ReadReq miss ticks (Tick)
system.cpu8.icache.ReadReq.missLatency::total     11469750                       # number of ReadReq miss ticks (Tick)
system.cpu8.icache.ReadReq.accesses::cpu08.inst       728149                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.accesses::total       728149                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.missRate::cpu08.inst     0.000108                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.missRate::total     0.000108                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.avgMissLatency::cpu08.inst 145186.708861                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.avgMissLatency::total 145186.708861                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.mshrHits::cpu08.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu8.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu8.icache.ReadReq.mshrMisses::cpu08.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu8.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu8.icache.ReadReq.mshrMissLatency::cpu08.inst      9853500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.icache.ReadReq.mshrMissLatency::total      9853500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.icache.ReadReq.mshrMissRate::cpu08.inst     0.000087                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.mshrMissRate::total     0.000087                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.avgMshrMissLatency::cpu08.inst 156404.761905                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.avgMshrMissLatency::total 156404.761905                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.icache.tags.tagsInUse           58.047455                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.icache.tags.totalRefs              728133                       # Total number of references to valid blocks. (Count)
system.cpu8.icache.tags.sampledRefs                63                       # Sample count of references to valid blocks. (Count)
system.cpu8.icache.tags.avgRefs          11557.666667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.icache.tags.warmupTick          338026000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.icache.tags.occupancies::cpu08.inst    58.047455                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.icache.tags.avgOccs::cpu08.inst     0.113374                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.avgOccs::total       0.113374                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu8.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.icache.tags.tagAccesses           1456361                       # Number of tag accesses (Count)
system.cpu8.icache.tags.dataAccesses          1456361                       # Number of data accesses (Count)
system.cpu8.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                      173                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                   2058133                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                12286880                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts              18911394                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                 1955766                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                 625817                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                   65                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                     4902                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                12270559                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect           139                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect          122                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts                 261                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                18907727                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount               18907627                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                 13850173                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                 18920214                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.188603                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.732030                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu8.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.lsq0.forwLoads                         38                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                   1625                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                   451                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                 30575                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples           1954133                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean           218.328081                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev          544.728078                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9               1422295     72.78%     72.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19                4636      0.24%     73.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29               15075      0.77%     73.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39               19722      1.01%     74.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49               12268      0.63%     75.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59                7381      0.38%     75.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69                8551      0.44%     76.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79                8141      0.42%     76.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89                5674      0.29%     76.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99                6435      0.33%     77.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109              7076      0.36%     77.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119              5617      0.29%     77.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129              5201      0.27%     78.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139              6026      0.31%     78.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149              5698      0.29%     78.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159              4172      0.21%     79.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169              3886      0.20%     79.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179              3697      0.19%     79.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189              3167      0.16%     79.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199              3596      0.18%     79.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209              3902      0.20%     79.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219              3304      0.17%     80.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229              3062      0.16%     80.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239              3557      0.18%     80.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249              3278      0.17%     80.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259              2870      0.15%     80.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269              2899      0.15%     80.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279              3060      0.16%     81.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289              3296      0.17%     81.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299              3463      0.18%     81.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows          363128     18.58%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            7727                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total             1954133                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                1955475                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                 625507                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                     1695                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                 728161                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu8.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::mean  10918641250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::min_value  10918641250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::max_value  10918641250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON  25400664250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::CLK_GATED  10918641250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                   173                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                  702478                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles               19078130                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles          1047                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                  3004643                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles             77435097                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts              18912132                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents                69314                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents               3822210                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents                420986                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents              76772366                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.renamedOperands           34728604                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                   63771863                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                17772952                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                  3187822                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps             34700664                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                   27811                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                  2129988                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                       118880117                       # The number of ROB reads (Count)
system.cpu8.rob.writes                       37821353                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                10932204                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                  18895857                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                       100244706                       # Number of cpu cycles simulated (Cycle)
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                       19396457                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                     175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                      19466964                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                    82                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined               14664                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined            14324                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples          100216715                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              0.194249                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             0.981556                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                 95260125     95.05%     95.05% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                   980890      0.98%     96.03% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                   800709      0.80%     96.83% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                   539851      0.54%     97.37% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                   222329      0.22%     97.59% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                  1089949      1.09%     98.68% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                   338367      0.34%     99.02% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                   980120      0.98%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                     4375      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total            100216715                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                   2188      6.76%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                     0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                     0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                   0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%      6.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd            14034     43.36%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     50.12% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                   173      0.53%     50.65% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                   34      0.11%     50.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead             9460     29.23%     79.99% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite            6478     20.01%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass          143      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu     15960009     81.99%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult           18      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv          204      0.00%     81.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd       281285      1.44%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     83.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd       281250      1.44%     84.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult       250000      1.28%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead      1214947      6.24%     92.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite        31754      0.16%     92.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead       853590      4.38%     96.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite       593764      3.05%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total      19466964                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        0.194194                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                              32367                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.001663                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads               133633311                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites               16723479                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses       16705872                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                  5549781                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                 2687820                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses         2687583                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                   16709313                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                     2789875                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numInsts                         19466718                       # Number of executed instructions (Count)
system.cpu9.numLoadInsts                      2068507                       # Number of load instructions executed (Count)
system.cpu9.numSquashedInsts                      246                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu9.numRefs                           2694002                       # Number of memory reference insts executed (Count)
system.cpu9.numBranches                       2689816                       # Number of branches executed (Count)
system.cpu9.numStoreInsts                      625495                       # Number of stores executed (Count)
system.cpu9.numRate                          0.194192                       # Inst execution rate ((Count/Cycle))
system.cpu9.timesIdled                             79                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                          27991                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.quiesceCycles                     1359827                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu9.committedInsts                   11215722                       # Number of Instructions Simulated (Count)
system.cpu9.committedOps                     19381901                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.cpi                              8.937874                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu9.totalCpi                         8.937874                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu9.ipc                              0.111883                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu9.totalIpc                         0.111883                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu9.intRegfileReads                  18357218                       # Number of integer regfile reads (Count)
system.cpu9.intRegfileWrites                 10081761                       # Number of integer regfile writes (Count)
system.cpu9.fpRegfileReads                    3187540                       # Number of floating regfile reads (Count)
system.cpu9.fpRegfileWrites                   2093819                       # Number of floating regfile writes (Count)
system.cpu9.ccRegfileReads                   13448033                       # number of cc regfile reads (Count)
system.cpu9.ccRegfileWrites                   8331177                       # number of cc regfile writes (Count)
system.cpu9.miscRegfileReads                  8324558                       # number of misc regfile reads (Count)
system.cpu9.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu9.MemDepUnit__0.insertedLoads       1996121                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores       625726                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads        31830                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores        31492                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups                2691387                       # Number of BP lookups (Count)
system.cpu9.branchPred.condPredicted          2690461                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.BTBLookups             1476766                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBHits                1476700                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.999955                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.RASUsed                    198                       # Number of times the RAS was used to get a target. (Count)
system.cpu9.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu9.branchPred.indirectLookups            303                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses             267                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu9.commit.commitSquashedInsts          12995                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples    100214985                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     0.193403                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     1.010532                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0       95578045     95.37%     95.37% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1        1079580      1.08%     96.45% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2         168951      0.17%     96.62% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3         667031      0.67%     97.28% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4         437704      0.44%     97.72% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5         979771      0.98%     98.70% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6          71585      0.07%     98.77% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7         974399      0.97%     99.74% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8         257919      0.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total    100214985                       # Number of insts commited each cycle (Count)
system.cpu9.commit.instsCommitted            11215722                       # Number of instructions committed (Count)
system.cpu9.commit.opsCommitted              19381901                       # Number of ops (including micro ops) committed (Count)
system.cpu9.commit.memRefs                    2619991                       # Number of memory references committed (Count)
system.cpu9.commit.loads                      1994633                       # Number of loads committed (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu9.commit.branches                   2688324                       # Number of branches committed (Count)
system.cpu9.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu9.commit.floating                   2687536                       # Number of committed floating point instructions. (Count)
system.cpu9.commit.integer                   16856667                       # Number of committed integer instructions. (Count)
system.cpu9.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu     15949143     82.29%     82.29% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult           18      0.00%     82.29% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv          198      0.00%     82.29% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd       281260      1.45%     83.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     83.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd       281250      1.45%     85.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult       250000      1.29%     86.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead      1213365      6.26%     92.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite        31600      0.16%     92.91% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead       781268      4.03%     96.94% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite       593758      3.06%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total     19381901                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples       257919                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.dcache.demandHits::cpu09.data      2026280                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.demandHits::total          2026280                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.overallHits::cpu09.data      2026280                       # number of overall hits (Count)
system.cpu9.dcache.overallHits::total         2026280                       # number of overall hits (Count)
system.cpu9.dcache.demandMisses::cpu09.data       594878                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.demandMisses::total         594878                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.overallMisses::cpu09.data       594878                       # number of overall misses (Count)
system.cpu9.dcache.overallMisses::total        594878                       # number of overall misses (Count)
system.cpu9.dcache.demandMissLatency::cpu09.data 129078270729                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.dcache.demandMissLatency::total 129078270729                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.dcache.overallMissLatency::cpu09.data 129078270729                       # number of overall miss ticks (Tick)
system.cpu9.dcache.overallMissLatency::total 129078270729                       # number of overall miss ticks (Tick)
system.cpu9.dcache.demandAccesses::cpu09.data      2621158                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.demandAccesses::total      2621158                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::cpu09.data      2621158                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::total      2621158                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.demandMissRate::cpu09.data     0.226952                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.demandMissRate::total     0.226952                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.overallMissRate::cpu09.data     0.226952                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.overallMissRate::total     0.226952                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.demandAvgMissLatency::cpu09.data 216982.760716                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.dcache.demandAvgMissLatency::total 216982.760716                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.dcache.overallAvgMissLatency::cpu09.data 216982.760716                       # average overall miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMissLatency::total 216982.760716                       # average overall miss latency ((Tick/Count))
system.cpu9.dcache.blockedCycles::no_mshrs     19328826                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCycles::no_targets         7140                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCauses::no_mshrs        50938                       # number of times access was blocked (Count)
system.cpu9.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu9.dcache.avgBlocked::no_mshrs    379.457890                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.avgBlocked::no_targets   274.615385                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.writebacks::writebacks        78044                       # number of writebacks (Count)
system.cpu9.dcache.writebacks::total            78044                       # number of writebacks (Count)
system.cpu9.dcache.demandMshrHits::cpu09.data       422655                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.dcache.demandMshrHits::total       422655                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.dcache.overallMshrHits::cpu09.data       422655                       # number of overall MSHR hits (Count)
system.cpu9.dcache.overallMshrHits::total       422655                       # number of overall MSHR hits (Count)
system.cpu9.dcache.demandMshrMisses::cpu09.data       172223                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.dcache.demandMshrMisses::total       172223                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.dcache.overallMshrMisses::cpu09.data       172223                       # number of overall MSHR misses (Count)
system.cpu9.dcache.overallMshrMisses::total       172223                       # number of overall MSHR misses (Count)
system.cpu9.dcache.demandMshrMissLatency::cpu09.data  57825280979                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.dcache.demandMshrMissLatency::total  57825280979                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.dcache.overallMshrMissLatency::cpu09.data  57825280979                       # number of overall MSHR miss ticks (Tick)
system.cpu9.dcache.overallMshrMissLatency::total  57825280979                       # number of overall MSHR miss ticks (Tick)
system.cpu9.dcache.demandMshrMissRate::cpu09.data     0.065705                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.dcache.demandMshrMissRate::total     0.065705                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.dcache.overallMshrMissRate::cpu09.data     0.065705                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.dcache.overallMshrMissRate::total     0.065705                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.dcache.demandAvgMshrMissLatency::cpu09.data 335758.179680                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.demandAvgMshrMissLatency::total 335758.179680                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMshrMissLatency::cpu09.data 335758.179680                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMshrMissLatency::total 335758.179680                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.replacements                171101                       # number of replacements (Count)
system.cpu9.dcache.LockedRMWReadReq.hits::cpu09.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu9.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu9.dcache.LockedRMWReadReq.misses::cpu09.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu9.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu9.dcache.LockedRMWReadReq.missLatency::cpu09.data      3138250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.missLatency::total      3138250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.accesses::cpu09.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWReadReq.missRate::cpu09.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.avgMissLatency::cpu09.data 74720.238095                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.avgMissLatency::total 74720.238095                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.mshrMisses::cpu09.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu9.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu9.dcache.LockedRMWReadReq.mshrMissLatency::cpu09.data      6320000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.mshrMissLatency::total      6320000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.mshrMissRate::cpu09.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu09.data 150476.190476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.avgMshrMissLatency::total 150476.190476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWWriteReq.hits::cpu09.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu9.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu9.dcache.LockedRMWWriteReq.accesses::cpu09.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.hits::cpu09.data      1475212                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.hits::total        1475212                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.misses::cpu09.data       520631                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.misses::total       520631                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.missLatency::cpu09.data 106691606500                       # number of ReadReq miss ticks (Tick)
system.cpu9.dcache.ReadReq.missLatency::total 106691606500                       # number of ReadReq miss ticks (Tick)
system.cpu9.dcache.ReadReq.accesses::cpu09.data      1995843                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.accesses::total      1995843                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.missRate::cpu09.data     0.260858                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.missRate::total     0.260858                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.avgMissLatency::cpu09.data 204927.494713                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.avgMissLatency::total 204927.494713                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.mshrHits::cpu09.data       422655                       # number of ReadReq MSHR hits (Count)
system.cpu9.dcache.ReadReq.mshrHits::total       422655                       # number of ReadReq MSHR hits (Count)
system.cpu9.dcache.ReadReq.mshrMisses::cpu09.data        97976                       # number of ReadReq MSHR misses (Count)
system.cpu9.dcache.ReadReq.mshrMisses::total        97976                       # number of ReadReq MSHR misses (Count)
system.cpu9.dcache.ReadReq.mshrMissLatency::cpu09.data  35475740250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.ReadReq.mshrMissLatency::total  35475740250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.ReadReq.mshrMissRate::cpu09.data     0.049090                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.mshrMissRate::total     0.049090                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.avgMshrMissLatency::cpu09.data 362086.023618                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.avgMshrMissLatency::total 362086.023618                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.hits::cpu09.data       551068                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.hits::total        551068                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.misses::cpu09.data        74247                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.misses::total        74247                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.missLatency::cpu09.data  22386664229                       # number of WriteReq miss ticks (Tick)
system.cpu9.dcache.WriteReq.missLatency::total  22386664229                       # number of WriteReq miss ticks (Tick)
system.cpu9.dcache.WriteReq.accesses::cpu09.data       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.accesses::total       625315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.missRate::cpu09.data     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.missRate::total     0.118735                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.avgMissLatency::cpu09.data 301516.077808                       # average WriteReq miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.avgMissLatency::total 301516.077808                       # average WriteReq miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.mshrMisses::cpu09.data        74247                       # number of WriteReq MSHR misses (Count)
system.cpu9.dcache.WriteReq.mshrMisses::total        74247                       # number of WriteReq MSHR misses (Count)
system.cpu9.dcache.WriteReq.mshrMissLatency::cpu09.data  22349540729                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu9.dcache.WriteReq.mshrMissLatency::total  22349540729                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu9.dcache.WriteReq.mshrMissRate::cpu09.data     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.mshrMissRate::total     0.118735                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.avgMshrMissLatency::cpu09.data 301016.077808                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.avgMshrMissLatency::total 301016.077808                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dcache.tags.tagsInUse         1010.133552                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dcache.tags.totalRefs             2198590                       # Total number of references to valid blocks. (Count)
system.cpu9.dcache.tags.sampledRefs            172262                       # Sample count of references to valid blocks. (Count)
system.cpu9.dcache.tags.avgRefs             12.763059                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dcache.tags.warmupTick          340047000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dcache.tags.occupancies::cpu09.data  1010.133552                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.dcache.tags.avgOccs::cpu09.data     0.986459                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.avgOccs::total       0.986459                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu9.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu9.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.dcache.tags.tagAccesses           5414750                       # Number of tag accesses (Count)
system.cpu9.dcache.tags.dataAccesses          5414750                       # Number of data accesses (Count)
system.cpu9.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.decode.idleCycles                  664151                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles             96272238                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                  2884888                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles               395275                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                   163                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved             1476469                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts              19397960                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                  215                       # Number of squashed instructions handled by decode (Count)
system.cpu9.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.fetch.icacheStallCycles            827442                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu9.fetch.insts                      11226397                       # Number of instructions fetch has processed (Count)
system.cpu9.fetch.branches                    2691387                       # Number of branches that fetch encountered (Count)
system.cpu9.fetch.predictedBranches           1476934                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                     99388996                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                    400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.cacheLines                   823068                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                   48                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples         100216715                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             0.193599                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            1.117461                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                96633276     96.42%     96.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                  428117      0.43%     96.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                   72751      0.07%     96.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                  297270      0.30%     97.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                 1010977      1.01%     98.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                   33902      0.03%     98.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                   49564      0.05%     98.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                  101209      0.10%     98.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                 1589649      1.59%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total           100216715                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.branchRate                 0.026848                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetch.rate                       0.111990                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.icache.demandHits::cpu09.inst       822992                       # number of demand (read+write) hits (Count)
system.cpu9.icache.demandHits::total           822992                       # number of demand (read+write) hits (Count)
system.cpu9.icache.overallHits::cpu09.inst       822992                       # number of overall hits (Count)
system.cpu9.icache.overallHits::total          822992                       # number of overall hits (Count)
system.cpu9.icache.demandMisses::cpu09.inst           76                       # number of demand (read+write) misses (Count)
system.cpu9.icache.demandMisses::total             76                       # number of demand (read+write) misses (Count)
system.cpu9.icache.overallMisses::cpu09.inst           76                       # number of overall misses (Count)
system.cpu9.icache.overallMisses::total            76                       # number of overall misses (Count)
system.cpu9.icache.demandMissLatency::cpu09.inst     11297250                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.icache.demandMissLatency::total     11297250                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.icache.overallMissLatency::cpu09.inst     11297250                       # number of overall miss ticks (Tick)
system.cpu9.icache.overallMissLatency::total     11297250                       # number of overall miss ticks (Tick)
system.cpu9.icache.demandAccesses::cpu09.inst       823068                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.demandAccesses::total       823068                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::cpu09.inst       823068                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::total       823068                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.demandMissRate::cpu09.inst     0.000092                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.demandMissRate::total     0.000092                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.overallMissRate::cpu09.inst     0.000092                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.overallMissRate::total     0.000092                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.demandAvgMissLatency::cpu09.inst 148648.026316                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.icache.demandAvgMissLatency::total 148648.026316                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.icache.overallAvgMissLatency::cpu09.inst 148648.026316                       # average overall miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMissLatency::total 148648.026316                       # average overall miss latency ((Tick/Count))
system.cpu9.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.demandMshrHits::cpu09.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.icache.overallMshrHits::cpu09.inst           16                       # number of overall MSHR hits (Count)
system.cpu9.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu9.icache.demandMshrMisses::cpu09.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.icache.overallMshrMisses::cpu09.inst           60                       # number of overall MSHR misses (Count)
system.cpu9.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu9.icache.demandMshrMissLatency::cpu09.inst      9555500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.icache.demandMshrMissLatency::total      9555500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.icache.overallMshrMissLatency::cpu09.inst      9555500                       # number of overall MSHR miss ticks (Tick)
system.cpu9.icache.overallMshrMissLatency::total      9555500                       # number of overall MSHR miss ticks (Tick)
system.cpu9.icache.demandMshrMissRate::cpu09.inst     0.000073                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.icache.demandMshrMissRate::total     0.000073                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.icache.overallMshrMissRate::cpu09.inst     0.000073                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.icache.overallMshrMissRate::total     0.000073                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.icache.demandAvgMshrMissLatency::cpu09.inst 159258.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.demandAvgMshrMissLatency::total 159258.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMshrMissLatency::cpu09.inst 159258.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMshrMissLatency::total 159258.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.replacements                     0                       # number of replacements (Count)
system.cpu9.icache.ReadReq.hits::cpu09.inst       822992                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.hits::total         822992                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.misses::cpu09.inst           76                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.misses::total           76                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.missLatency::cpu09.inst     11297250                       # number of ReadReq miss ticks (Tick)
system.cpu9.icache.ReadReq.missLatency::total     11297250                       # number of ReadReq miss ticks (Tick)
system.cpu9.icache.ReadReq.accesses::cpu09.inst       823068                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.accesses::total       823068                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.missRate::cpu09.inst     0.000092                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.missRate::total     0.000092                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.avgMissLatency::cpu09.inst 148648.026316                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.avgMissLatency::total 148648.026316                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.mshrHits::cpu09.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu9.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu9.icache.ReadReq.mshrMisses::cpu09.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu9.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu9.icache.ReadReq.mshrMissLatency::cpu09.inst      9555500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.icache.ReadReq.mshrMissLatency::total      9555500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.icache.ReadReq.mshrMissRate::cpu09.inst     0.000073                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.mshrMissRate::total     0.000073                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.avgMshrMissLatency::cpu09.inst 159258.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.avgMshrMissLatency::total 159258.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.icache.tags.tagsInUse           55.669290                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.icache.tags.totalRefs              823052                       # Total number of references to valid blocks. (Count)
system.cpu9.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu9.icache.tags.avgRefs          13717.533333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.icache.tags.warmupTick          340028000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.icache.tags.occupancies::cpu09.inst    55.669290                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.icache.tags.avgOccs::cpu09.inst     0.108729                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.avgOccs::total       0.108729                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu9.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu9.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.icache.tags.tagAccesses           1646196                       # Number of tag accesses (Count)
system.cpu9.icache.tags.dataAccesses          1646196                       # Number of data accesses (Count)
system.cpu9.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                      163                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                   2316159                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                12144707                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts              19396632                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                 1996121                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                 625726                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                     4814                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                12129063                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                 257                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                19393541                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount               19393455                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                 14227933                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                 19373972                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       0.193461                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.734384                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu9.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                   1480                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                   368                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                 29826                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples           1994633                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean           231.951459                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev          589.243459                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9               1458896     73.14%     73.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19                4713      0.24%     73.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29               14188      0.71%     74.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39               18714      0.94%     75.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49               12131      0.61%     75.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59                7210      0.36%     76.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69                8935      0.45%     76.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79                8418      0.42%     76.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89                6119      0.31%     77.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99                6547      0.33%     77.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109              6863      0.34%     77.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119              5433      0.27%     78.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129              5139      0.26%     78.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139              5636      0.28%     78.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149              5330      0.27%     78.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159              4050      0.20%     79.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169              3858      0.19%     79.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179              3283      0.16%     79.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189              2880      0.14%     79.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199              3384      0.17%     79.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209              3866      0.19%     79.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219              3220      0.16%     80.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229              2915      0.15%     80.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239              3340      0.17%     80.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249              2982      0.15%     80.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259              2651      0.13%     80.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269              2829      0.14%     80.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279              2948      0.15%     81.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289              3026      0.15%     81.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299              3293      0.17%     81.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows          371836     18.64%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            7025                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total             1994633                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                1995945                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                 625495                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                     1694                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                     1179                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                 823080                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu9.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::mean  10918172250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::min_value  10918172250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::max_value  10918172250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON  25401133250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::CLK_GATED  10918172250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                   163                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                  793644                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles               20046981                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                  3127326                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles             76248322                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts              19397289                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents                67748                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents               3808875                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents               1675879                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents              74313208                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.renamedOperands           35699551                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                   65470590                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                18217474                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                  3187672                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps             35672770                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                   26652                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                  2110770                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                       119351689                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       38791710                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                11215722                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                  19381901                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_writebacks::samples   2505698.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu00.inst::samples      2555.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu00.data::samples    551988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu01.inst::samples       130.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu01.data::samples    172186.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu02.inst::samples       126.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu02.data::samples    172110.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu03.inst::samples       114.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu03.data::samples    172098.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu04.inst::samples        70.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu04.data::samples    172086.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu05.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu05.data::samples    172102.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu06.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu06.data::samples    172112.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu07.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu07.data::samples    172114.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu08.inst::samples        68.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu08.data::samples    172134.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu09.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu09.data::samples    172080.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu10.inst::samples        72.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu10.data::samples    172066.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu11.inst::samples        70.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu11.data::samples    172058.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu12.inst::samples        72.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu12.data::samples    172044.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu13.inst::samples        72.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu13.data::samples    172059.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu14.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu14.data::samples    172137.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu15.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu15.data::samples    172064.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu16.inst::samples        68.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu16.data::samples    172071.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu17.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu17.data::samples    172078.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu18.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu18.data::samples    172001.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu19.inst::samples        68.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu19.data::samples    172011.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu20.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu20.data::samples    172048.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu21.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu21.data::samples    172064.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu22.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu22.data::samples    172082.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu23.inst::samples        68.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu23.data::samples    172092.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu24.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu24.data::samples    172082.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu25.inst::samples        70.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu25.data::samples    172050.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu26.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu26.data::samples    172026.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu27.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu27.data::samples    172024.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu28.inst::samples        72.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu28.data::samples    172012.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu29.inst::samples        68.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu29.data::samples    172046.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu30.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu30.data::samples    172112.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu31.inst::samples        68.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu31.data::samples    172050.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.021991836000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds       156449                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds       156449                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            5977879                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState           2366522                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                    2945822                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                   1252880                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                  5891644                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                 2505760                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                   566                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                   62                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                     38.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     49.71                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                  1449655                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                    90544                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5              5891644                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5             2505760                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                  68286                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                  68412                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                  64801                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                  64861                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                  62106                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                  62217                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                   1930                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                   2257                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                   3041                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                   3902                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                  6041                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                  7244                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                 11362                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                 13297                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                 19145                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                 20855                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                 26593                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                 28284                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                 32477                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                 33357                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                 35986                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                 36878                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                 38208                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                 37610                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                 37942                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                 35916                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                 35238                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                 36152                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                 33757                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                 34926                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                 31548                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                 33544                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                 31297                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                 34065                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                 33626                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                 37123                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                 39198                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                 43165                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                 47076                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                 51577                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                 56052                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                 60474                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                 64942                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                 69669                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                 74084                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                 78791                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                 83288                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                 87724                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                 91942                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                 95984                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                 99880                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                104052                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                107703                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                111732                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                116269                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                122225                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                129896                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                139370                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                153264                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                174368                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                197704                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                274633                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62               1110866                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                940866                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                   258                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                   281                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                   426                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                   453                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                   506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                   529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                   544                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                   559                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                   586                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                   600                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                   605                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                   613                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                   641                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                   654                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                   665                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                   686                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                   723                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                   749                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                   336                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                   241                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                   262                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                   274                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                   287                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                   297                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                  3599                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                  7173                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                 14790                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                 22281                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                 34022                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                 45890                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                 61636                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                 72512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                 93469                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                109847                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                137957                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                148639                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                168440                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                180000                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                193512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                234673                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                222751                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                173299                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                148661                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                123553                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                 93542                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                 72797                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                 50263                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                 56240                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                 24362                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples       156449                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     37.654852                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev   927.824805                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-8191       156445    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::8192-16383            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::360448-368639            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total       156449                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples       156449                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     16.015890                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    16.012024                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     0.475470                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16          155991     99.71%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17              29      0.02%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18             212      0.14%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19              46      0.03%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20              37      0.02%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21              18      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22              12      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::23              13      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24              16      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::25               5      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::26               9      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::27               8      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::28               5      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::29               3      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::30               5      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::31               4      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::32               3      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::33               4      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::34               2      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::35               3      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::36               2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::37               3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::38               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::40               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::42               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::43               2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::44               3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::45               2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::47               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::48               2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::50               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::54               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::55               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::57               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::59               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::60               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total       156449                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                  18112                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys              188532608                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            80184320                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             5190975031.17178249                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             2207760277.79495955                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  36319302000                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                      8650.13                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu00.inst        81760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu00.data     17663616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu01.inst         4160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu01.data      5509952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu02.inst         4032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu02.data      5507520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu03.inst         3648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu03.data      5507136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu04.inst         2240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu04.data      5506752                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu05.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu05.data      5507264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu06.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu06.data      5507584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu07.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu07.data      5507648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu08.inst         2176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu08.data      5508288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu09.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu09.data      5506560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu10.inst         2304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu10.data      5506112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu11.inst         2240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu11.data      5505856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu12.inst         2304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu12.data      5505408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu13.inst         2304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu13.data      5505888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu14.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu14.data      5508384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu15.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu15.data      5506048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu16.inst         2176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu16.data      5506272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu17.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu17.data      5506496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu18.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu18.data      5504032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu19.inst         2176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu19.data      5504352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu20.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu20.data      5505536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu21.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu21.data      5506048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu22.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu22.data      5506624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu23.inst         2176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu23.data      5506944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu24.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu24.data      5506624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu25.inst         2240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu25.data      5505600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu26.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu26.data      5504832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu27.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu27.data      5504768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu28.inst         2304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu28.data      5504384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu29.inst         2176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu29.data      5505472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu30.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu30.data      5507584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu31.inst         2176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu31.data      5505600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     80181440                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu00.inst 2251144.367284225766                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu00.data 486342339.337958931923                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu01.inst 114539.635126007561                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu01.data 151708627.798513382673                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu02.inst 111015.338660591951                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu02.data 151641666.165670484304                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu03.inst 100442.449264345094                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu03.data 151631093.276274234056                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu04.inst 61675.188144773303                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu04.data 151620520.386877983809                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu05.inst 56388.743446649874                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu05.data 151634617.572739630938                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu06.inst 56388.743446649874                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu06.data 151643428.313903182745                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu07.inst 56388.743446649874                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu07.data 151645190.462135881186                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu08.inst 59913.039912065491                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu08.data 151662811.944462954998                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu09.inst 56388.743446649874                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu09.data 151615233.942179858685                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu10.inst 63437.336377481115                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu10.data 151602898.904550909996                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu11.inst 61675.188144773303                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu11.data 151595850.311620056629                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu12.inst 63437.336377481115                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu12.data 151583515.273991107941                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu13.inst 63437.336377481115                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu13.data 151596731.385736435652                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu14.inst 56388.743446649874                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu14.data 151665455.166812032461                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu15.inst 56388.743446649874                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu15.data 151601136.756318181753                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu16.inst 59913.039912065491                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu16.data 151607304.275132685900                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu17.inst 56388.743446649874                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu17.data 151613471.793947160244                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu18.inst 56388.743446649874                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu18.data 151545629.086987912655                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu19.inst 59913.039912065491                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu19.data 151554439.828151434660                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu20.inst 56388.743446649874                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu20.data 151587039.570456534624                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu21.inst 56388.743446649874                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu21.data 151601136.756318181753                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu22.inst 56388.743446649874                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu22.data 151616996.090412557125                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu23.inst 59913.039912065491                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu23.data 151625806.831576108932                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu24.inst 56388.743446649874                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu24.data 151616996.090412557125                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu25.inst 61675.188144773303                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu25.data 151588801.718689233065                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu26.inst 56388.743446649874                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu26.data 151567655.939896732569                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu27.inst 56388.743446649874                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu27.data 151565893.791664034128                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu28.inst 63437.336377481115                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu28.data 151555320.902267783880                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu29.inst 59913.039912065491                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu29.data 151585277.422223836184                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu30.inst 56388.743446649874                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu30.data 151643428.313903182745                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu31.inst 59913.039912065491                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu31.data 151588801.718689233065                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 2207680981.124487400055                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu00.inst         2730                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu00.data       552040                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu01.inst          136                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu01.data       172188                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu02.inst          132                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu02.data       172112                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu03.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu03.data       172100                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu04.inst           70                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu04.data       172088                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu05.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu05.data       172104                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu06.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu06.data       172114                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu07.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu07.data       172116                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu08.inst           68                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu08.data       172136                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu09.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu09.data       172082                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu10.inst           72                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu10.data       172072                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu11.inst           70                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu11.data       172062                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu12.inst           72                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu12.data       172054                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu13.inst           72                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu13.data       172068                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu14.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu14.data       172152                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu15.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu15.data       172082                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu16.inst           68                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu16.data       172092                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu17.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu17.data       172116                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu18.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu18.data       172026                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu19.inst           68                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu19.data       172036                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu20.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu20.data       172076                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu21.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu21.data       172102                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu22.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu22.data       172114                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu23.inst           68                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu23.data       172124                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu24.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu24.data       172084                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu25.inst           70                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu25.data       172050                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu26.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu26.data       172026                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu27.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu27.data       172024                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu28.inst           72                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu28.data       172012                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu29.inst           68                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu29.data       172046                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu30.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu30.data       172112                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu31.inst           68                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu31.data       172050                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks      2505760                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu00.inst    108013252                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu00.data  54476339470                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu01.inst     11325500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu01.data  39682108506                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu02.inst     10074500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu02.data  38200864924                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu03.inst     12683000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu03.data  39956145484                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu04.inst      9500998                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu04.data  39556750402                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu05.inst      7926000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu05.data  37539038754                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu06.inst      8241500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu06.data  39509149336                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu07.inst      8330500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu07.data  38937575084                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu08.inst      8587000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu08.data  37843824446                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu09.inst      9101000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu09.data  39191441932                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu10.inst     10083000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu10.data  38391720936                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu11.inst      8189000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu11.data  39199795186                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu12.inst      9377500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu12.data  39262476248                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu13.inst      9316500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu13.data  38123075476                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu14.inst      9651000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu14.data  39329533238                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu15.inst      8536000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu15.data  39276134378                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu16.inst      8951000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu16.data  37437792088                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu17.inst      7272000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu17.data  39394243520                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu18.inst      7999500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu18.data  38478260154                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu19.inst      7983500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu19.data  39498423410                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu20.inst      7016000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu20.data  39932439504                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu21.inst      7375502                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu21.data  38353434524                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu22.inst      6822500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu22.data  39732429108                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu23.inst      6277000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu23.data  39193088936                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu24.inst      7109500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu24.data  37616224270                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu25.inst      6591500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu25.data  39779980366                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu26.inst      7912500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu26.data  38529820890                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu27.inst      7139500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu27.data  39188535838                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu28.inst      7215500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu28.data  39892274738                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu29.inst      6784500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu29.data  38281020442                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu30.inst      7910000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu30.data  39651798728                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu31.inst      7164500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu31.data  39430382894                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 1552121199890                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu00.inst     39565.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu00.data     98681.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu01.inst     83275.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu01.data    230458.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu02.inst     76321.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu02.data    221953.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu03.inst    105691.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu03.data    232168.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu04.inst    135728.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu04.data    229863.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu05.inst    123843.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu05.data    218118.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu06.inst    128773.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu06.data    229552.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu07.inst    130164.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu07.data    226228.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu08.inst    126279.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu08.data    219848.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu09.inst    142203.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu09.data    227748.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu10.inst    140041.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu10.data    223114.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu11.inst    116985.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu11.data    227823.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu12.inst    130243.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu12.data    228198.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu13.inst    129395.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu13.data    221558.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu14.inst    150796.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu14.data    228458.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu15.inst    133375.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu15.data    228240.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu16.inst    131632.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu16.data    217545.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu17.inst    113625.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu17.data    228881.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu18.inst    124992.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu18.data    223677.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu19.inst    117404.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu19.data    229593.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu20.inst    109625.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu20.data    232062.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu21.inst    115242.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu21.data    222852.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu22.inst    106601.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu22.data    230849.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu23.inst     92308.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu23.data    227702.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu24.inst    111085.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu24.data    218592.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu25.inst     94164.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu25.data    231211.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu26.inst    123632.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu26.data    223976.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu27.inst    111554.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu27.data    227808.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu28.inst    100215.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu28.data    231915.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu29.inst     99772.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu29.data    222504.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu30.inst    123593.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu30.data    230383.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu31.inst    105360.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu31.data    229179.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks    619421.33                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu00.inst        87360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu00.data     17665280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu01.inst         4352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu01.data      5510016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu02.inst         4224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu02.data      5507584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu03.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu03.data      5507200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu04.inst         2240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu04.data      5506816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu05.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu05.data      5507328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu06.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu06.data      5507648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu07.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu07.data      5507712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu08.inst         2176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu08.data      5508352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu09.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu09.data      5506624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu10.inst         2304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu10.data      5506304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu11.inst         2240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu11.data      5505984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu12.inst         2304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu12.data      5505728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu13.inst         2304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu13.data      5506176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu14.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu14.data      5508864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu15.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu15.data      5506624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu16.inst         2176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu16.data      5506944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu17.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu17.data      5507712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu18.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu18.data      5504832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu19.inst         2176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu19.data      5505152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu20.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu20.data      5506432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu21.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu21.data      5507264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu22.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu22.data      5507648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu23.inst         2176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu23.data      5507968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu24.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu24.data      5506688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu25.inst         2240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu25.data      5505600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu26.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu26.data      5504832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu27.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu27.data      5504768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu28.inst         2304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu28.data      5504384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu29.inst         2176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu29.data      5505472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu30.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu30.data      5507584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu31.inst         2176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu31.data      5505600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total     188532608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu00.inst        87360                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu01.inst         4352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu02.inst         4224                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu03.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu04.inst         2240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu05.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu06.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu07.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu08.inst         2176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu09.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu10.inst         2304                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu11.inst         2240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu12.inst         2304                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu13.inst         2304                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu14.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu15.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu16.inst         2176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu17.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu18.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu19.inst         2176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu20.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu21.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu22.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu23.inst         2176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu24.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu25.inst         2240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu26.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu27.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu28.inst         2304                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu29.inst         2176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu30.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu31.inst         2176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total       159488                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     80116416                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     80116416                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu00.inst         1365                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu00.data       276020                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu01.inst           68                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu01.data        86094                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu02.inst           66                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu02.data        86056                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu03.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu03.data        86050                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu04.inst           35                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu04.data        86044                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu05.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu05.data        86052                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu06.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu06.data        86057                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu07.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu07.data        86058                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu08.inst           34                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu08.data        86068                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu09.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu09.data        86041                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu10.inst           36                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu10.data        86036                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu11.inst           35                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu11.data        86031                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu12.inst           36                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu12.data        86027                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu13.inst           36                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu13.data        86034                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu14.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu14.data        86076                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu15.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu15.data        86041                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu16.inst           34                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu16.data        86046                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu17.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu17.data        86058                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu18.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu18.data        86013                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu19.inst           34                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu19.data        86018                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu20.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu20.data        86038                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu21.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu21.data        86051                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu22.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu22.data        86057                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu23.inst           34                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu23.data        86062                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu24.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu24.data        86042                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu25.inst           35                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu25.data        86025                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu26.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu26.data        86013                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu27.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu27.data        86012                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu28.inst           36                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu28.data        86006                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu29.inst           34                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu29.data        86023                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu30.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu30.data        86056                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu31.inst           34                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu31.data        86025                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total        2945822                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks      1251819                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total       1251819                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu00.inst      2405332                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu00.data    486388155                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu01.inst       119826                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu01.data    151710390                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu02.inst       116302                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu02.data    151643428                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu03.inst       105729                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu03.data    151632855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu04.inst        61675                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu04.data    151622283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu05.inst        56389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu05.data    151636380                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu06.inst        56389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu06.data    151645190                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu07.inst        56389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu07.data    151646953                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu08.inst        59913                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu08.data    151664574                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu09.inst        56389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu09.data    151616996                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu10.inst        63437                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu10.data    151608185                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu11.inst        61675                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu11.data    151599375                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu12.inst        63437                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu12.data    151592326                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu13.inst        63437                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu13.data    151604661                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu14.inst        56389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu14.data    151678671                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu15.inst        56389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu15.data    151616996                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu16.inst        59913                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu16.data    151625807                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu17.inst        56389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu17.data    151646953                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu18.inst        56389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu18.data    151567656                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu19.inst        59913                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu19.data    151576467                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu20.inst        56389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu20.data    151611710                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu21.inst        56389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu21.data    151634618                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu22.inst        56389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu22.data    151645190                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu23.inst        59913                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu23.data    151654001                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu24.inst        56389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu24.data    151618758                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu25.inst        61675                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu25.data    151588802                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu26.inst        56389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu26.data    151567656                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu27.inst        56389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu27.data    151565894                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu28.inst        63437                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu28.data    151555321                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu29.inst        59913                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu29.data    151585277                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu30.inst        56389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu30.data    151643428                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu31.inst        59913                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu31.data    151588802                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total       5190975031                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu00.inst      2405332                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu01.inst       119826                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu02.inst       116302                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu03.inst       105729                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu04.inst        61675                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu05.inst        56389                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu06.inst        56389                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu07.inst        56389                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu08.inst        59913                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu09.inst        56389                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu10.inst        63437                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu11.inst        61675                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu12.inst        63437                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu13.inst        63437                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu14.inst        56389                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu15.inst        56389                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu16.inst        59913                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu17.inst        56389                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu18.inst        56389                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu19.inst        59913                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu20.inst        56389                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu21.inst        56389                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu22.inst        56389                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu23.inst        59913                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu24.inst        56389                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu25.inst        61675                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu26.inst        56389                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu27.inst        56389                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu28.inst        63437                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu29.inst        59913                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu30.inst        56389                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu31.inst        59913                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total      4391273                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks   2205890639                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total      2205890639                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks   2205890639                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu00.inst      2405332                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu00.data    486388155                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu01.inst       119826                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu01.data    151710390                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu02.inst       116302                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu02.data    151643428                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu03.inst       105729                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu03.data    151632855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu04.inst        61675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu04.data    151622283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu05.inst        56389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu05.data    151636380                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu06.inst        56389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu06.data    151645190                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu07.inst        56389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu07.data    151646953                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu08.inst        59913                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu08.data    151664574                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu09.inst        56389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu09.data    151616996                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu10.inst        63437                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu10.data    151608185                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu11.inst        61675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu11.data    151599375                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu12.inst        63437                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu12.data    151592326                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu13.inst        63437                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu13.data    151604661                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu14.inst        56389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu14.data    151678671                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu15.inst        56389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu15.data    151616996                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu16.inst        59913                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu16.data    151625807                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu17.inst        56389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu17.data    151646953                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu18.inst        56389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu18.data    151567656                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu19.inst        59913                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu19.data    151576467                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu20.inst        56389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu20.data    151611710                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu21.inst        56389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu21.data    151634618                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu22.inst        56389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu22.data    151645190                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu23.inst        59913                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu23.data    151654001                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu24.inst        56389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu24.data    151618758                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu25.inst        61675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu25.data    151588802                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu26.inst        56389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu26.data    151567656                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu27.inst        56389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu27.data    151565894                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu28.inst        63437                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu28.data    151555321                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu29.inst        59913                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu29.data    151585277                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu30.inst        56389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu30.data    151643428                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu31.inst        59913                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu31.data    151588802                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      7396865670                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts             5891078                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts            2505670                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0       368462                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1       368532                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2       367907                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3       367284                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4       367405                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5       368868                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6       368069                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7       368613                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8       367974                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9       368610                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10       368049                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11       367572                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12       368061                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13       368943                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14       368621                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15       368108                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0       156468                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1       156582                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2       156744                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3       156186                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4       156204                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5       156524                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6       156753                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7       156148                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8       156470                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9       156986                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10       156650                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11       156190                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12       156727                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13       157104                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14       157226                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15       156708                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat           1145411023962                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat          11782156000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat      1263232583962                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat              194431.48                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat         214431.48                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits            2891031                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits           1564046                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           49.07                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          62.42                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples      3941671                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean    68.168027                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    65.739108                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev    21.029612                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-63       197769      5.02%      5.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-127      3425416     86.90%     91.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-191       303241      7.69%     99.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::192-255        13890      0.35%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-319          990      0.03%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::320-383          143      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-447           52      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::448-511           28      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-575          142      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total      3941671                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead            188514496                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          80181440                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW            5190.476343                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW            2207.680981                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                  46.24                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead              32.44                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite             13.80                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              53.06                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE   7566616253                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   2056120000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  26696569247                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples   2503384.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu00.inst::samples      2579.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu00.data::samples    551377.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu01.inst::samples       114.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu01.data::samples    172166.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu02.inst::samples       114.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu02.data::samples    172274.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu03.inst::samples       108.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu03.data::samples    172242.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu04.inst::samples        58.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu04.data::samples    172128.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu05.inst::samples        54.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu05.data::samples    172120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu06.inst::samples        54.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu06.data::samples    172104.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu07.inst::samples        54.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu07.data::samples    172066.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu08.inst::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu08.data::samples    172086.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu09.inst::samples        54.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu09.data::samples    172137.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu10.inst::samples        58.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu10.data::samples    172160.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu11.inst::samples        58.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu11.data::samples    172120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu12.inst::samples        60.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu12.data::samples    172159.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu13.inst::samples        62.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu13.data::samples    172149.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu14.inst::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu14.data::samples    172059.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu15.inst::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu15.data::samples    172090.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu16.inst::samples        58.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu16.data::samples    172094.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu17.inst::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu17.data::samples    172062.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu18.inst::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu18.data::samples    172182.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu19.inst::samples        58.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu19.data::samples    172134.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu20.inst::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu20.data::samples    172088.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu21.inst::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu21.data::samples    172084.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu22.inst::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu22.data::samples    172081.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu23.inst::samples        58.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu23.data::samples    172032.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu24.inst::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu24.data::samples    172048.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu25.inst::samples        62.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu25.data::samples    172108.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu26.inst::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu26.data::samples    172118.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu27.inst::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu27.data::samples    172084.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu28.inst::samples        62.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu28.data::samples    172126.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu29.inst::samples        58.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu29.data::samples    172126.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu30.inst::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu30.data::samples    172030.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu31.inst::samples        58.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu31.data::samples    172068.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.022002528000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds       156289                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds       156289                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            5978150                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState           2365462                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                    2946003                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                   1251716                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                  5892006                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                 2503432                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                   591                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                   48                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                     37.59                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     43.21                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                  1404739                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                   114069                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5              5892006                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5             2503432                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                  68113                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                  68209                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                  64780                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                  64884                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                  62130                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                  62315                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                   2079                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                   2269                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                   2745                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                   3394                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                  4527                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                  5957                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                  8190                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                 10927                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                 14634                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                 18208                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                 22450                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                 25757                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                 29773                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                 31924                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                 34829                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                 37269                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                 42731                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                 44218                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                 45984                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                 47120                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                 47696                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                 48363                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                 48339                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                 47986                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                 46897                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                 47006                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                 46869                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                 47898                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                 48399                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                 50670                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                 52432                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                 55562                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                 58688                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                 62468                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                 65936                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                 69329                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                 72461                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                 75390                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                 77277                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                 79317                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                 80965                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                 82597                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                 83863                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                 85452                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                 86579                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                 88873                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                 91320                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                 95135                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                 98877                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                104665                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                112653                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                124071                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                141144                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                165929                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                192185                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                274960                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62               1090172                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                917576                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                   227                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                   244                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                   402                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                   439                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                   477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                   498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                   535                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                   542                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                   554                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                   580                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                   593                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                   617                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                   646                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                   664                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                   686                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                   707                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                   739                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                   798                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                   449                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                   375                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                   377                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                   391                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                   442                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                   475                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                  3587                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                  6722                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                 14792                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                 22713                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                 40828                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                 55299                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                 81739                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                 89886                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                103351                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                112508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                127502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                142316                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                163886                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                180070                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                194304                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                240153                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                221100                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                170573                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                146888                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                116372                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                 77157                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                 55062                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                 39642                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                 53680                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                 30782                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples       156289                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     37.695558                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev   928.680599                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-8191       156285    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::8192-16383            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::360448-368639            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total       156289                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples       156289                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     16.017512                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    16.013119                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     0.504643                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16-17       155858     99.72%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18-19          235      0.15%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20-21           63      0.04%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22-23           22      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24-25           26      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26-27           14      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::28-29           14      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::30-31           10      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::32-33           15      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::34-35            5      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::36-37            4      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::38-39            7      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::40-41            3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::42-43            3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::44-45            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::50-51            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::52-53            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::54-55            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::60-61            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::62-63            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::64-65            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total       156289                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                  18912                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys              188544192                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            80109824                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             5191293980.00190258                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             2205709137.25208759                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  36319155500                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                      8652.12                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu00.inst        82528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu00.data     17644064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu01.inst         3648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu01.data      5509312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu02.inst         3648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu02.data      5512768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu03.inst         3456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu03.data      5511744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu04.inst         1856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu04.data      5508096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu05.inst         1728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu05.data      5507840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu06.inst         1728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu06.data      5507328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu07.inst         1728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu07.data      5506112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu08.inst         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu08.data      5506752                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu09.inst         1728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu09.data      5508384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu10.inst         1856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu10.data      5509120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu11.inst         1856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu11.data      5507840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu12.inst         1920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu12.data      5509088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu13.inst         1984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu13.data      5508768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu14.inst         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu14.data      5505888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu15.inst         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu15.data      5506880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu16.inst         1856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu16.data      5507008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu17.inst         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu17.data      5505984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu18.inst         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu18.data      5509824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu19.inst         1856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu19.data      5508288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu20.inst         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu20.data      5506816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu21.inst         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu21.data      5506688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu22.inst         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu22.data      5506592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu23.inst         1856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu23.data      5505024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu24.inst         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu24.data      5505536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu25.inst         1984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu25.data      5507456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu26.inst         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu26.data      5507776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu27.inst         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu27.data      5506688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu28.inst         1984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu28.data      5508032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu29.inst         1856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu29.data      5508032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu30.inst         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu30.data      5504960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu31.inst         1856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu31.data      5506176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     80107552                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu00.inst 2272290.146076719277                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu00.data 485804003.052866697311                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu01.inst 100442.449264345094                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu01.data 151691006.316186279058                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu02.inst 100442.449264345094                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu02.data 151786162.320752501488                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu03.inst 95156.004566221673                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu03.data 151757967.949029177427                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu04.inst 51102.298748526453                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu04.data 151657525.499764829874                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu05.inst 47578.002283110836                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu05.data 151650476.906834006310                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu06.inst 47578.002283110836                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu06.data 151636379.720972359180                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu07.inst 47578.002283110836                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu07.data 151602898.904550909996                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu08.inst 49340.150515818641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu08.data 151620520.386877983809                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu09.inst 47578.002283110836                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu09.data 151665455.166812032461                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu10.inst 51102.298748526453                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu10.data 151685719.871488183737                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu11.inst 51102.298748526453                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu11.data 151650476.906834006310                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu12.inst 52864.446981234258                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu12.data 151684838.797371804714                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu13.inst 54626.595213942070                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu13.data 151676028.056208282709                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu14.inst 49340.150515818641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu14.data 151596731.385736435652                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu15.inst 49340.150515818641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu15.data 151624044.683343410492                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu16.inst 51102.298748526453                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu16.data 151627568.979808807373                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu17.inst 49340.150515818641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu17.data 151599374.608085483313                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu18.inst 49340.150515818641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu18.data 151705103.502047955990                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu19.inst 51102.298748526453                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu19.data 151662811.944462954998                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu20.inst 49340.150515818641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu20.data 151622282.535110682249                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu21.inst 49340.150515818641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu21.data 151618758.238645285368                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu22.inst 49340.150515818641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu22.data 151616115.016296207905                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu23.inst 51102.298748526453                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu23.data 151572942.384594857693                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu24.inst 49340.150515818641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu24.data 151587039.570456534624                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu25.inst 54626.595213942070                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu25.data 151639904.017437756062                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu26.inst 49340.150515818641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu26.data 151648714.758601307869                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu27.inst 49340.150515818641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu27.data 151618758.238645285368                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu28.inst 54626.595213942070                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu28.data 151655763.351532131433                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu29.inst 51102.298748526453                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu29.data 151655763.351532131433                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu30.inst 49340.150515818641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu30.data 151571180.236362159252                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu31.inst 51102.298748526453                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu31.data 151604661.052783608437                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 2205646580.989826202393                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu00.inst         2740                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu00.data       551444                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu01.inst          124                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu01.data       172168                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu02.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu02.data       172274                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu03.inst          114                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu03.data       172242                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu04.inst           60                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu04.data       172128                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu05.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu05.data       172120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu06.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu06.data       172104                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu07.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu07.data       172066                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu08.inst           58                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu08.data       172086                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu09.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu09.data       172138                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu10.inst           60                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu10.data       172160                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu11.inst           60                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu11.data       172122                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu12.inst           62                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu12.data       172164                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu13.inst           62                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu13.data       172164                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu14.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu14.data       172070                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu15.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu15.data       172104                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu16.inst           58                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu16.data       172116                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu17.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu17.data       172102                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu18.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu18.data       172192                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu19.inst           58                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu19.data       172160                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu20.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu20.data       172124                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu21.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu21.data       172122                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu22.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu22.data       172106                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu23.inst           58                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu23.data       172070                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu24.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu24.data       172048                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu25.inst           62                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu25.data       172108                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu26.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu26.data       172156                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu27.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu27.data       172084                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu28.inst           62                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu28.data       172126                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu29.inst           58                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu29.data       172126                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu30.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu30.data       172030                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu31.inst           58                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu31.data       172068                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks      2503432                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu00.inst    110170512                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu00.data  53462835584                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu01.inst      6948500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu01.data  38807984714                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu02.inst      8867498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu02.data  37186424544                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu03.inst      6849504                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu03.data  38660685728                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu04.inst      4654998                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu04.data  38605484683                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu05.inst      4845500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu05.data  36591594510                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu06.inst      4728500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu06.data  38420856158                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu07.inst      4900498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu07.data  38000777040                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu08.inst      4680500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu08.data  36956597616                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu09.inst      4729000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu09.data  38160896686                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu10.inst      4597500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu10.data  37500643974                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu11.inst      5220500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu11.data  38261069212                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu12.inst      4522500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu12.data  38528257454                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu13.inst      4685998                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu13.data  37384718009                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu14.inst      5086500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu14.data  38282959231                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu15.inst      4792500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu15.data  38554741066                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu16.inst      5278998                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu16.data  36742140881                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu17.inst      5247000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu17.data  38459948198                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu18.inst      4964498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu18.data  37620919420                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu19.inst      4590500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu19.data  38399919738                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu20.inst      4766000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu20.data  38895310184                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu21.inst      5245500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu21.data  37364434082                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu22.inst      3924500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu22.data  38751047737                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu23.inst      4220000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu23.data  38450364617                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu24.inst      4618498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu24.data  36642527530                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu25.inst      4706000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu25.data  38674788118                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu26.inst      4439500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu26.data  37657183004                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu27.inst      4451998                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu27.data  38015212744                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu28.inst      5019500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu28.data  39182784696                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu29.inst      4284000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu29.data  37414831080                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu30.inst      4449000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu30.data  38531515712                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu31.inst      4429998                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu31.data  38779044088                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 1545919503333                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu00.inst     40208.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu00.data     96950.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu01.inst     56036.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu01.data    225407.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu02.inst     73895.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu02.data    215856.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu03.inst     60083.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu03.data    224455.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu04.inst     77583.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu04.data    224283.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu05.inst     86526.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu05.data    212593.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu06.inst     84437.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu06.data    223242.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu07.inst     87508.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu07.data    220850.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu08.inst     80698.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu08.data    214756.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu09.inst     84446.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu09.data    221687.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu10.inst     76625.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu10.data    217824.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu11.inst     87008.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu11.data    222290.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu12.inst     72943.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu12.data    223788.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu13.inst     75580.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu13.data    217145.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu14.inst     90830.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu14.data    222484.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu15.inst     85580.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu15.data    224020.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu16.inst     91017.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu16.data    213473.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu17.inst     93696.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu17.data    223471.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu18.inst     88651.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu18.data    218482.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu19.inst     79146.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu19.data    223047.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu20.inst     85107.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu20.data    225972.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu21.inst     93669.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu21.data    217081.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu22.inst     70080.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu22.data    225158.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu23.inst     72758.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu23.data    223457.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu24.inst     82473.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu24.data    212978.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu25.inst     75903.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu25.data    224712.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu26.inst     79276.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu26.data    218738.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu27.inst     79499.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu27.data    220910.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu28.inst     80959.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu28.data    227640.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu29.inst     73862.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu29.data    217368.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu30.inst     79446.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu30.data    223981.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu31.inst     76379.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu31.data    225370.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks    617520.07                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu00.inst        87616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu00.data     17646208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu01.inst         3968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu01.data      5509376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu02.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu02.data      5512768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu03.inst         3648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu03.data      5511744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu04.inst         1920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu04.data      5508096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu05.inst         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu05.data      5507840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu06.inst         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu06.data      5507328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu07.inst         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu07.data      5506112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu08.inst         1856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu08.data      5506752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu09.inst         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu09.data      5508416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu10.inst         1920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu10.data      5509120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu11.inst         1920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu11.data      5507904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu12.inst         1984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu12.data      5509248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu13.inst         1984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu13.data      5509248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu14.inst         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu14.data      5506240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu15.inst         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu15.data      5507328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu16.inst         1856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu16.data      5507712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu17.inst         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu17.data      5507264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu18.inst         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu18.data      5510144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu19.inst         1856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu19.data      5509120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu20.inst         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu20.data      5507968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu21.inst         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu21.data      5507904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu22.inst         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu22.data      5507392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu23.inst         1856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu23.data      5506240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu24.inst         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu24.data      5505536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu25.inst         1984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu25.data      5507456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu26.inst         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu26.data      5508992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu27.inst         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu27.data      5506688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu28.inst         1984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu28.data      5508032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu29.inst         1856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu29.data      5508032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu30.inst         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu30.data      5504960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu31.inst         1856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu31.data      5506176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total     188544128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu00.inst        87616                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu01.inst         3968                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu02.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu03.inst         3648                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu04.inst         1920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu05.inst         1792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu06.inst         1792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu07.inst         1792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu08.inst         1856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu09.inst         1792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu10.inst         1920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu11.inst         1920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu12.inst         1984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu13.inst         1984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu14.inst         1792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu15.inst         1792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu16.inst         1856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu17.inst         1792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu18.inst         1792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu19.inst         1856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu20.inst         1792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu21.inst         1792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu22.inst         1792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu23.inst         1856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu24.inst         1792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu25.inst         1984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu26.inst         1792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu27.inst         1792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu28.inst         1984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu29.inst         1856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu30.inst         1792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu31.inst         1856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total       150784                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     80041152                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     80041152                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu00.inst         1369                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu00.data       275722                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu01.inst           62                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu01.data        86084                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu02.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu02.data        86137                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu03.inst           57                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu03.data        86121                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu04.inst           30                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu04.data        86064                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu05.inst           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu05.data        86060                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu06.inst           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu06.data        86052                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu07.inst           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu07.data        86033                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu08.inst           29                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu08.data        86043                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu09.inst           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu09.data        86069                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu10.inst           30                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu10.data        86080                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu11.inst           30                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu11.data        86061                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu12.inst           31                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu12.data        86082                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu13.inst           31                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu13.data        86082                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu14.inst           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu14.data        86035                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu15.inst           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu15.data        86052                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu16.inst           29                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu16.data        86058                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu17.inst           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu17.data        86051                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu18.inst           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu18.data        86096                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu19.inst           29                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu19.data        86080                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu20.inst           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu20.data        86062                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu21.inst           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu21.data        86061                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu22.inst           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu22.data        86053                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu23.inst           29                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu23.data        86035                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu24.inst           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu24.data        86024                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu25.inst           31                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu25.data        86054                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu26.inst           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu26.data        86078                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu27.inst           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu27.data        86042                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu28.inst           31                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu28.data        86063                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu29.inst           29                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu29.data        86063                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu30.inst           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu30.data        86015                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu31.inst           29                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu31.data        86034                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total        2946002                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks      1250643                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total       1250643                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu00.inst      2412381                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu00.data    485863035                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu01.inst       109253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu01.data    151692768                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu02.inst       105729                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu02.data    151786162                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu03.inst       100442                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu03.data    151757968                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu04.inst        52864                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu04.data    151657525                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu05.inst        49340                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu05.data    151650477                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu06.inst        49340                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu06.data    151636380                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu07.inst        49340                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu07.data    151602899                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu08.inst        51102                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu08.data    151620520                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu09.inst        49340                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu09.data    151666336                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu10.inst        52864                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu10.data    151685720                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu11.inst        52864                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu11.data    151652239                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu12.inst        54627                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu12.data    151689244                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu13.inst        54627                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu13.data    151689244                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu14.inst        49340                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu14.data    151606423                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu15.inst        49340                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu15.data    151636380                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu16.inst        51102                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu16.data    151646953                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu17.inst        49340                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu17.data    151634618                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu18.inst        49340                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu18.data    151713914                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu19.inst        51102                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu19.data    151685720                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu20.inst        49340                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu20.data    151654001                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu21.inst        49340                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu21.data    151652239                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu22.inst        49340                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu22.data    151638142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu23.inst        51102                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu23.data    151606423                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu24.inst        49340                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu24.data    151587040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu25.inst        54627                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu25.data    151639904                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu26.inst        49340                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu26.data    151682196                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu27.inst        49340                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu27.data    151618758                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu28.inst        54627                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu28.data    151655763                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu29.inst        51102                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu29.data    151655763                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu30.inst        49340                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu30.data    151571180                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu31.inst        51102                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu31.data    151604661                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total       5191292218                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu00.inst      2412381                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu01.inst       109253                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu02.inst       105729                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu03.inst       100442                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu04.inst        52864                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu05.inst        49340                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu06.inst        49340                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu07.inst        49340                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu08.inst        51102                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu09.inst        49340                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu10.inst        52864                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu11.inst        52864                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu12.inst        54627                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu13.inst        54627                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu14.inst        49340                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu15.inst        49340                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu16.inst        51102                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu17.inst        49340                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu18.inst        49340                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu19.inst        51102                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu20.inst        49340                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu21.inst        49340                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu22.inst        49340                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu23.inst        51102                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu24.inst        49340                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu25.inst        54627                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu26.inst        49340                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu27.inst        49340                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu28.inst        54627                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu29.inst        51102                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu30.inst        49340                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu31.inst        51102                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total      4151621                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks   2203818352                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total      2203818352                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks   2203818352                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu00.inst      2412381                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu00.data    485863035                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu01.inst       109253                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu01.data    151692768                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu02.inst       105729                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu02.data    151786162                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu03.inst       100442                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu03.data    151757968                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu04.inst        52864                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu04.data    151657525                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu05.inst        49340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu05.data    151650477                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu06.inst        49340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu06.data    151636380                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu07.inst        49340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu07.data    151602899                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu08.inst        51102                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu08.data    151620520                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu09.inst        49340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu09.data    151666336                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu10.inst        52864                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu10.data    151685720                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu11.inst        52864                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu11.data    151652239                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu12.inst        54627                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu12.data    151689244                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu13.inst        54627                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu13.data    151689244                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu14.inst        49340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu14.data    151606423                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu15.inst        49340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu15.data    151636380                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu16.inst        51102                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu16.data    151646953                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu17.inst        49340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu17.data    151634618                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu18.inst        49340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu18.data    151713914                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu19.inst        51102                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu19.data    151685720                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu20.inst        49340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu20.data    151654001                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu21.inst        49340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu21.data    151652239                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu22.inst        49340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu22.data    151638142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu23.inst        51102                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu23.data    151606423                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu24.inst        49340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu24.data    151587040                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu25.inst        54627                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu25.data    151639904                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu26.inst        49340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu26.data    151682196                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu27.inst        49340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu27.data    151618758                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu28.inst        54627                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu28.data    151655763                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu29.inst        51102                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu29.data    151655763                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu30.inst        49340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu30.data    151571180                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu31.inst        51102                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu31.data    151604661                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      7395110570                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts             5891415                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts            2503361                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0       368384                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1       368199                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2       370102                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3       367206                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4       367476                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5       367468                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6       367951                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7       367376                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8       368022                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9       368134                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10       368081                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11       367586                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12       370179                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13       368545                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14       368612                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15       368094                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0       156440                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1       156326                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2       156528                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3       156132                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4       156204                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5       156240                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6       156566                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7       156142                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8       156436                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9       156608                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10       156500                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11       156196                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12       156526                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13       156820                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14       157055                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15       156642                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat           1115385114036                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat          11782830000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat      1233213414036                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat              189323.81                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat         209323.81                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits            2888353                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits           1565486                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           49.03                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          62.54                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples      3940937                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean    68.164711                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    65.726033                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev    21.068237                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-63       198948      5.05%      5.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-127      3424647     86.90%     91.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-191       300997      7.64%     99.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::192-255        14945      0.38%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-319         1086      0.03%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::320-383          132      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-447           60      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::448-511           14      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-575          108      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total      3940937                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead            188525280                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          80107552                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW            5190.773265                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW            2205.646581                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                  46.23                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead              32.44                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite             13.79                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              53.05                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE   7573834501                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   2056120000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  26689350999                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3519192                       # Transaction distribution (Count)
system.membus.transDist::ReadRespWithInvalidate           14                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2502462                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          2227                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3356395                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               422                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp              295                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2382089                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2382089                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            4851                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3514356                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls0.port         3842                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls1.port         3852                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::total         7694                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls0.port       831912                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls1.port       831142                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::total      1663054                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls0.port          136                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls1.port          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::total          262                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls0.port       257920                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls1.port       257854                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::total       515774                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls0.port          132                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls1.port          121                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::total          253                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls0.port       257733                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls1.port       257955                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::total       515688                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls0.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls1.port          115                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::total          235                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls0.port       257721                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls1.port       257944                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::total       515665                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls0.port           70                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls1.port           60                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::total          130                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls0.port       257673                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls1.port       257783                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::total       515456                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls0.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls1.port           56                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls0.port       257699                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls1.port       257787                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::total       515486                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls0.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls1.port           56                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls0.port       257726                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls1.port       257712                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::total       515438                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls0.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls1.port           56                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls0.port       257749                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls1.port       257672                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::total       515421                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls0.port           68                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls1.port           58                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls0.port       257770                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls1.port       257693                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::total       515463                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls0.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls1.port           56                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls0.port       257723                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls1.port       257753                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::total       515476                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls0.port           72                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls1.port           60                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::total          132                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls0.port       257656                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls1.port       257798                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::total       515454                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls0.port           70                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls1.port           60                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::total          130                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls0.port       257651                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls1.port       257781                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::total       515432                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls0.port           72                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls1.port           62                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::total          134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls0.port       257639                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls1.port       257823                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::total       515462                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls0.port           72                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls1.port           62                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::total          134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls0.port       257661                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls1.port       257833                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::total       515494                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls0.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls1.port           56                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls0.port       257771                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls1.port       257670                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::total       515441                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls0.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls1.port           56                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls0.port       257716                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls1.port       257708                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::total       515424                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu16.icache.mem_side_port::system.mem_ctrls0.port           68                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu16.icache.mem_side_port::system.mem_ctrls1.port           58                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu16.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu16.dcache.mem_side_port::system.mem_ctrls0.port       257726                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu16.dcache.mem_side_port::system.mem_ctrls1.port       257719                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu16.dcache.mem_side_port::total       515445                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu17.icache.mem_side_port::system.mem_ctrls0.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu17.icache.mem_side_port::system.mem_ctrls1.port           56                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu17.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu17.dcache.mem_side_port::system.mem_ctrls0.port       257763                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu17.dcache.mem_side_port::system.mem_ctrls1.port       257710                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu17.dcache.mem_side_port::total       515473                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu18.icache.mem_side_port::system.mem_ctrls0.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu18.icache.mem_side_port::system.mem_ctrls1.port           56                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu18.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu18.dcache.mem_side_port::system.mem_ctrls0.port       257609                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu18.dcache.mem_side_port::system.mem_ctrls1.port       257827                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu18.dcache.mem_side_port::total       515436                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu19.icache.mem_side_port::system.mem_ctrls0.port           68                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu19.icache.mem_side_port::system.mem_ctrls1.port           58                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu19.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu19.dcache.mem_side_port::system.mem_ctrls0.port       257618                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu19.dcache.mem_side_port::system.mem_ctrls1.port       257813                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu19.dcache.mem_side_port::total       515431                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu20.icache.mem_side_port::system.mem_ctrls0.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu20.icache.mem_side_port::system.mem_ctrls1.port           56                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu20.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu20.dcache.mem_side_port::system.mem_ctrls0.port       257662                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu20.dcache.mem_side_port::system.mem_ctrls1.port       257775                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu20.dcache.mem_side_port::total       515437                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu21.icache.mem_side_port::system.mem_ctrls0.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu21.icache.mem_side_port::system.mem_ctrls1.port           56                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu21.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu21.dcache.mem_side_port::system.mem_ctrls0.port       257692                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu21.dcache.mem_side_port::system.mem_ctrls1.port       257786                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu21.dcache.mem_side_port::total       515478                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu22.icache.mem_side_port::system.mem_ctrls0.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu22.icache.mem_side_port::system.mem_ctrls1.port           56                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu22.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu22.dcache.mem_side_port::system.mem_ctrls0.port       257725                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu22.dcache.mem_side_port::system.mem_ctrls1.port       257711                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu22.dcache.mem_side_port::total       515436                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu23.icache.mem_side_port::system.mem_ctrls0.port           68                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu23.icache.mem_side_port::system.mem_ctrls1.port           58                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu23.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu23.dcache.mem_side_port::system.mem_ctrls0.port       257757                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu23.dcache.mem_side_port::system.mem_ctrls1.port       257673                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu23.dcache.mem_side_port::total       515430                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu24.icache.mem_side_port::system.mem_ctrls0.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu24.icache.mem_side_port::system.mem_ctrls1.port           56                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu24.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu24.dcache.mem_side_port::system.mem_ctrls0.port       257752                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu24.dcache.mem_side_port::system.mem_ctrls1.port       257674                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu24.dcache.mem_side_port::total       515426                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu25.icache.mem_side_port::system.mem_ctrls0.port           70                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu25.icache.mem_side_port::system.mem_ctrls1.port           62                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu25.icache.mem_side_port::total          132                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu25.dcache.mem_side_port::system.mem_ctrls0.port       257731                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu25.dcache.mem_side_port::system.mem_ctrls1.port       257742                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu25.dcache.mem_side_port::total       515473                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu26.icache.mem_side_port::system.mem_ctrls0.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu26.icache.mem_side_port::system.mem_ctrls1.port           56                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu26.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu26.dcache.mem_side_port::system.mem_ctrls0.port       257646                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu26.dcache.mem_side_port::system.mem_ctrls1.port       257791                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu26.dcache.mem_side_port::total       515437                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu27.icache.mem_side_port::system.mem_ctrls0.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu27.icache.mem_side_port::system.mem_ctrls1.port           56                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu27.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu27.dcache.mem_side_port::system.mem_ctrls0.port       257645                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu27.dcache.mem_side_port::system.mem_ctrls1.port       257757                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu27.dcache.mem_side_port::total       515402                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu28.icache.mem_side_port::system.mem_ctrls0.port           72                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu28.icache.mem_side_port::system.mem_ctrls1.port           62                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu28.icache.mem_side_port::total          134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu28.dcache.mem_side_port::system.mem_ctrls0.port       257637                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu28.dcache.mem_side_port::system.mem_ctrls1.port       257803                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu28.dcache.mem_side_port::total       515440                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu29.icache.mem_side_port::system.mem_ctrls0.port           68                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu29.icache.mem_side_port::system.mem_ctrls1.port           58                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu29.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu29.dcache.mem_side_port::system.mem_ctrls0.port       257678                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu29.dcache.mem_side_port::system.mem_ctrls1.port       257812                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu29.dcache.mem_side_port::total       515490                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu30.icache.mem_side_port::system.mem_ctrls0.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu30.icache.mem_side_port::system.mem_ctrls1.port           56                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu30.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu30.dcache.mem_side_port::system.mem_ctrls0.port       257769                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu30.dcache.mem_side_port::system.mem_ctrls1.port       257650                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu30.dcache.mem_side_port::total       515419                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu31.icache.mem_side_port::system.mem_ctrls0.port           68                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu31.icache.mem_side_port::system.mem_ctrls1.port           58                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu31.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu31.dcache.mem_side_port::system.mem_ctrls0.port       257728                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu31.dcache.mem_side_port::system.mem_ctrls1.port       257691                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu31.dcache.mem_side_port::total       515419                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17654626                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls0.port       158400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls1.port       158848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::total       317248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls0.port     20324416                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls1.port     20305024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::total     40629440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls0.port         4352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls1.port         4096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::total         8448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls0.port      8010048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls1.port      8005696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::total     16015744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls0.port         4224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls1.port         3904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::total         8128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls0.port      8006080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls1.port      8010048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::total     16016128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls1.port         3712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::total         7552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls0.port      8005760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls1.port      8009088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::total     16014848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls0.port         2240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls1.port         1920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::total         4160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls0.port      8004992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls1.port      8004928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::total     16009920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls0.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls1.port         1792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls0.port      8005248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls1.port      8004544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::total     16009792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls0.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls1.port         1792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls0.port      8006720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls1.port      8002816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::total     16009536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls0.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls1.port         1792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls0.port      8006848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls1.port      8001536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::total     16008384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls0.port         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls1.port         1856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls0.port      8007552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls1.port      8002240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::total     16009792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls0.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls1.port         1792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls0.port      8005824                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls1.port      8004032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::total     16009856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls0.port         2304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls1.port         1920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::total         4224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls0.port      8004224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls1.port      8005760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::total     16009984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls0.port         2240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls1.port         1920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::total         4160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls0.port      8004032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls1.port      8004736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::total     16008768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls0.port         2304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls1.port         1984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::total         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls0.port      8003840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls1.port      8006016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::total     16009856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls0.port         2304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls1.port         1984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::total         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls0.port      8004160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls1.port      8005952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::total     16010112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls0.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls1.port         1792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls0.port      8007936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls1.port      8001728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::total     16009664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls0.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls1.port         1792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls0.port      8005760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls1.port      8002752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::total     16008512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu16.icache.mem_side_port::system.mem_ctrls0.port         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu16.icache.mem_side_port::system.mem_ctrls1.port         1856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu16.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu16.dcache.mem_side_port::system.mem_ctrls0.port      8006080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu16.dcache.mem_side_port::system.mem_ctrls1.port      8003136                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu16.dcache.mem_side_port::total     16009216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu17.icache.mem_side_port::system.mem_ctrls0.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu17.icache.mem_side_port::system.mem_ctrls1.port         1792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu17.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu17.dcache.mem_side_port::system.mem_ctrls0.port      8006976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu17.dcache.mem_side_port::system.mem_ctrls1.port      8002816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu17.dcache.mem_side_port::total     16009792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu18.icache.mem_side_port::system.mem_ctrls0.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu18.icache.mem_side_port::system.mem_ctrls1.port         1792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu18.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu18.dcache.mem_side_port::system.mem_ctrls0.port      8002688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu18.dcache.mem_side_port::system.mem_ctrls1.port      8006784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu18.dcache.mem_side_port::total     16009472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu19.icache.mem_side_port::system.mem_ctrls0.port         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu19.icache.mem_side_port::system.mem_ctrls1.port         1856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu19.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu19.dcache.mem_side_port::system.mem_ctrls0.port      8003200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu19.dcache.mem_side_port::system.mem_ctrls1.port      8005888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu19.dcache.mem_side_port::total     16009088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu20.icache.mem_side_port::system.mem_ctrls0.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu20.icache.mem_side_port::system.mem_ctrls1.port         1792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu20.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu20.dcache.mem_side_port::system.mem_ctrls0.port      8004544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu20.dcache.mem_side_port::system.mem_ctrls1.port      8004736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu20.dcache.mem_side_port::total     16009280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu21.icache.mem_side_port::system.mem_ctrls0.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu21.icache.mem_side_port::system.mem_ctrls1.port         1792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu21.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu21.dcache.mem_side_port::system.mem_ctrls0.port      8005184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu21.dcache.mem_side_port::system.mem_ctrls1.port      8004608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu21.dcache.mem_side_port::total     16009792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu22.icache.mem_side_port::system.mem_ctrls0.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu22.icache.mem_side_port::system.mem_ctrls1.port         1792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu22.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu22.dcache.mem_side_port::system.mem_ctrls0.port      8006720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu22.dcache.mem_side_port::system.mem_ctrls1.port      8002880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu22.dcache.mem_side_port::total     16009600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu23.icache.mem_side_port::system.mem_ctrls0.port         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu23.icache.mem_side_port::system.mem_ctrls1.port         1856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu23.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu23.dcache.mem_side_port::system.mem_ctrls0.port      8007104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu23.dcache.mem_side_port::system.mem_ctrls1.port      8001664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu23.dcache.mem_side_port::total     16008768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu24.icache.mem_side_port::system.mem_ctrls0.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu24.icache.mem_side_port::system.mem_ctrls1.port         1792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu24.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu24.dcache.mem_side_port::system.mem_ctrls0.port      8005760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu24.dcache.mem_side_port::system.mem_ctrls1.port      8001024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu24.dcache.mem_side_port::total     16006784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu25.icache.mem_side_port::system.mem_ctrls0.port         2240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu25.icache.mem_side_port::system.mem_ctrls1.port         1984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu25.icache.mem_side_port::total         4224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu25.dcache.mem_side_port::system.mem_ctrls0.port      8004864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu25.dcache.mem_side_port::system.mem_ctrls1.port      8003072                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu25.dcache.mem_side_port::total     16007936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu26.icache.mem_side_port::system.mem_ctrls0.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu26.icache.mem_side_port::system.mem_ctrls1.port         1792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu26.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu26.dcache.mem_side_port::system.mem_ctrls0.port      8002688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu26.dcache.mem_side_port::system.mem_ctrls1.port      8005632                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu26.dcache.mem_side_port::total     16008320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu27.icache.mem_side_port::system.mem_ctrls0.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu27.icache.mem_side_port::system.mem_ctrls1.port         1792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu27.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu27.dcache.mem_side_port::system.mem_ctrls0.port      8002688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu27.dcache.mem_side_port::system.mem_ctrls1.port      8003520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu27.dcache.mem_side_port::total     16006208                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu28.icache.mem_side_port::system.mem_ctrls0.port         2304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu28.icache.mem_side_port::system.mem_ctrls1.port         1984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu28.icache.mem_side_port::total         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu28.dcache.mem_side_port::system.mem_ctrls0.port      8002560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu28.dcache.mem_side_port::system.mem_ctrls1.port      8004864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu28.dcache.mem_side_port::total     16007424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu29.icache.mem_side_port::system.mem_ctrls0.port         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu29.icache.mem_side_port::system.mem_ctrls1.port         1856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu29.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu29.dcache.mem_side_port::system.mem_ctrls0.port      8003584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu29.dcache.mem_side_port::system.mem_ctrls1.port      8004736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu29.dcache.mem_side_port::total     16008320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu30.icache.mem_side_port::system.mem_ctrls0.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu30.icache.mem_side_port::system.mem_ctrls1.port         1792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu30.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu30.dcache.mem_side_port::system.mem_ctrls0.port      8006784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu30.dcache.mem_side_port::system.mem_ctrls1.port      8000512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu30.dcache.mem_side_port::total     16007296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu31.icache.mem_side_port::system.mem_ctrls0.port         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu31.icache.mem_side_port::system.mem_ctrls1.port         1856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu31.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu31.dcache.mem_side_port::system.mem_ctrls0.port      8004672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu31.dcache.mem_side_port::system.mem_ctrls1.port      8001728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu31.dcache.mem_side_port::total     16006400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                537376832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             9766                       # Total snoops (Count)
system.membus.snoopTraffic                     606144                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            8756112                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.024618                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.691730                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  8710180     99.48%     99.48% # Request fanout histogram (Count)
system.membus.snoopFanout::1                    35691      0.41%     99.88% # Request fanout histogram (Count)
system.membus.snoopFanout::2                      552      0.01%     99.89% # Request fanout histogram (Count)
system.membus.snoopFanout::3                      469      0.01%     99.89% # Request fanout histogram (Count)
system.membus.snoopFanout::4                      327      0.00%     99.90% # Request fanout histogram (Count)
system.membus.snoopFanout::5                      306      0.00%     99.90% # Request fanout histogram (Count)
system.membus.snoopFanout::6                      282      0.00%     99.91% # Request fanout histogram (Count)
system.membus.snoopFanout::7                      297      0.00%     99.91% # Request fanout histogram (Count)
system.membus.snoopFanout::8                      294      0.00%     99.91% # Request fanout histogram (Count)
system.membus.snoopFanout::9                      295      0.00%     99.92% # Request fanout histogram (Count)
system.membus.snoopFanout::10                     297      0.00%     99.92% # Request fanout histogram (Count)
system.membus.snoopFanout::11                     281      0.00%     99.92% # Request fanout histogram (Count)
system.membus.snoopFanout::12                     287      0.00%     99.93% # Request fanout histogram (Count)
system.membus.snoopFanout::13                     283      0.00%     99.93% # Request fanout histogram (Count)
system.membus.snoopFanout::14                     278      0.00%     99.93% # Request fanout histogram (Count)
system.membus.snoopFanout::15                     263      0.00%     99.93% # Request fanout histogram (Count)
system.membus.snoopFanout::16                     272      0.00%     99.94% # Request fanout histogram (Count)
system.membus.snoopFanout::17                     271      0.00%     99.94% # Request fanout histogram (Count)
system.membus.snoopFanout::18                     277      0.00%     99.94% # Request fanout histogram (Count)
system.membus.snoopFanout::19                     286      0.00%     99.95% # Request fanout histogram (Count)
system.membus.snoopFanout::20                     272      0.00%     99.95% # Request fanout histogram (Count)
system.membus.snoopFanout::21                     273      0.00%     99.95% # Request fanout histogram (Count)
system.membus.snoopFanout::22                     266      0.00%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::23                     273      0.00%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::24                     275      0.00%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::25                     273      0.00%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::26                     276      0.00%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::27                     276      0.00%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::28                     276      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::29                     267      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::30                     306      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::31                    1583      0.02%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::32                       6      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::33                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::34                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::35                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::36                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::37                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::38                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::39                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::40                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::41                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::42                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::43                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::44                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::45                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::46                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::47                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::48                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::49                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::50                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::51                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::52                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::53                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::54                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::55                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::56                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::57                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::58                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::59                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::60                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::61                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::62                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::63                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::64                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::65                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::66                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::67                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::68                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::69                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::70                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::71                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::72                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::73                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::74                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::75                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::76                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::77                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::78                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::79                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::80                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::81                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::82                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::83                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::84                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::85                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::86                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::87                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::88                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::89                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::90                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::91                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::92                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::93                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::94                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::95                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::96                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::97                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::98                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::99                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::100                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::101                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::102                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::103                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::104                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::105                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::106                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::107                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::108                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::109                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::110                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::111                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::112                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::113                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::114                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::115                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::116                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::117                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::118                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::119                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::120                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::121                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::122                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::123                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::124                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::125                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::126                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::127                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::128                      0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value               34                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              8756112                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  36319305500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer64.occupancy        13007987135                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer64.utilization              0.4                       # Layer utilization (Ratio)
system.membus.reqLayer65.occupancy        12997361032                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer65.utilization              0.4                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           13865241                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer101.occupancy           324500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer101.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer102.occupancy        870432254                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer102.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer106.occupancy           324500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer106.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer107.occupancy        871264225                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer107.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer11.occupancy            676499                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer11.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer111.occupancy           324000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer111.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer112.occupancy        871616155                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer112.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer116.occupancy           341500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer116.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer117.occupancy        870339523                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer117.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer12.occupancy         871033343                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer12.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer121.occupancy           323751                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer121.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer122.occupancy        870802815                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer122.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer126.occupancy           354750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer126.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer127.occupancy        870783785                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer127.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer131.occupancy           324999                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer131.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer132.occupancy        870293549                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer132.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer136.occupancy           324751                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer136.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer137.occupancy        871277422                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer137.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer141.occupancy           362250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer141.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer142.occupancy        871474798                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer142.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer146.occupancy           340750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer146.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer147.occupancy        870789801                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer147.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer151.occupancy           323500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer151.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer152.occupancy        871811746                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer152.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer156.occupancy           341251                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer156.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer157.occupancy        870576302                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer157.utilization            0.0                       # Layer utilization (Ratio)
system.membus.respLayer16.occupancy            626748                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer16.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer17.occupancy         871208198                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer17.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         2798353473                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer21.occupancy            350502                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer21.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer22.occupancy         869704205                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer26.occupancy            323000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer27.occupancy         871380127                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer27.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer31.occupancy            324500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer31.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer32.occupancy         871189503                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer32.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer36.occupancy            324999                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer36.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer37.occupancy         870331365                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer37.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer41.occupancy            341749                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer41.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer42.occupancy         871105334                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer42.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer46.occupancy            323000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer46.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer47.occupancy         871149307                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer47.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer51.occupancy            357250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer51.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer52.occupancy         870844103                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer52.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer56.occupancy            350250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer56.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer57.occupancy         871383404                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer57.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer6.occupancy             693499                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer61.occupancy            362499                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer61.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer62.occupancy         870905695                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer62.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer66.occupancy            362250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer66.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer67.occupancy         871956607                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer67.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer7.occupancy          871689477                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer7.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer71.occupancy            323250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer71.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer72.occupancy         870999693                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer72.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer76.occupancy            324750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer76.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer77.occupancy         870627347                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer77.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer81.occupancy            341751                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer81.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer82.occupancy         870324165                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer82.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer86.occupancy            326000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer86.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer87.occupancy         870635511                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer87.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer91.occupancy            323501                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer91.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer92.occupancy         870253426                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer92.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer96.occupancy            341000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer96.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer97.occupancy         871298165                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer97.utilization             0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       14821809                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      6064387                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests        48274                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
