0.6
2019.1
May 24 2019
15:06:07
E:/singlemips32cpu/cpu.sim/sim_1/synth/func/xsim/SingleCPU_tb_func_synth.v,1608261917,verilog,,E:/singlemips32cpu/cpu.srcs/sources_1/new/SingleCPU_tb.v,,ALU;ControlUnit;DataMemory;PC;RegisterFile;SingleCPU;glbl,,,,,,,,
E:/singlemips32cpu/cpu.srcs/sources_1/new/SingleCPU_tb.v,1605338528,verilog,,,,SingleCPU_tb,,,,,,,,
