Memory(num_in,num0,num1,num2);
	input [3:0] num_in;
	output [3:0] num0,num1,num2;
	
	reg num0=8;
	reg num1=8;
	reg num2=8;
	
	always@(num_in)begin
	if(num_in<=7)begin
		if(num0==8)
			num0=num_in;
		else if(num1==8)
			num1=num0;
			num0=num_in;
		else
			num2=num1;
			num1=num0;
			num0=num_in;
	end
	else begin
		if(num2==8)begin
			if(num1==8)
				num0=8;
			else
				num0=num1;
				num1=8;
		end
		else
			num0=num1;
			num1=num2;
			num2=8;
	end
	end
	
endmodule