// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module gaussian_filter_accel_xfapplygaussian7x7_3_16_s (
        ap_clk,
        ap_rst,
        src_buf1_read,
        src_buf1_read_7,
        src_buf1_read_8,
        src_buf1_read_9,
        src_buf1_read_10,
        src_buf1_read_11,
        src_buf1_read_12,
        src_buf2_read,
        src_buf2_read_7,
        src_buf2_read_8,
        src_buf2_read_9,
        src_buf2_read_10,
        src_buf2_read_11,
        src_buf2_read_12,
        src_buf3_read,
        src_buf3_read_7,
        src_buf3_read_8,
        src_buf3_read_9,
        src_buf3_read_10,
        src_buf3_read_11,
        src_buf3_read_12,
        src_buf4_read,
        src_buf4_read_7,
        src_buf4_read_8,
        src_buf4_read_9,
        src_buf4_read_10,
        src_buf4_read_11,
        src_buf4_read_12,
        src_buf5_read,
        src_buf5_read_7,
        src_buf5_read_8,
        src_buf5_read_9,
        src_buf5_read_10,
        src_buf5_read_11,
        src_buf5_read_12,
        src_buf6_read,
        src_buf6_read_7,
        src_buf6_read_8,
        src_buf6_read_9,
        src_buf6_read_10,
        src_buf6_read_11,
        src_buf6_read_12,
        src_buf7_read,
        src_buf7_read_7,
        src_buf7_read_8,
        src_buf7_read_9,
        src_buf7_read_10,
        src_buf7_read_11,
        src_buf7_read_12,
        weights_read,
        weights_read_4,
        weights_read_5,
        weights_read_6,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [23:0] src_buf1_read;
input  [23:0] src_buf1_read_7;
input  [23:0] src_buf1_read_8;
input  [23:0] src_buf1_read_9;
input  [23:0] src_buf1_read_10;
input  [23:0] src_buf1_read_11;
input  [23:0] src_buf1_read_12;
input  [23:0] src_buf2_read;
input  [23:0] src_buf2_read_7;
input  [23:0] src_buf2_read_8;
input  [23:0] src_buf2_read_9;
input  [23:0] src_buf2_read_10;
input  [23:0] src_buf2_read_11;
input  [23:0] src_buf2_read_12;
input  [23:0] src_buf3_read;
input  [23:0] src_buf3_read_7;
input  [23:0] src_buf3_read_8;
input  [23:0] src_buf3_read_9;
input  [23:0] src_buf3_read_10;
input  [23:0] src_buf3_read_11;
input  [23:0] src_buf3_read_12;
input  [23:0] src_buf4_read;
input  [23:0] src_buf4_read_7;
input  [23:0] src_buf4_read_8;
input  [23:0] src_buf4_read_9;
input  [23:0] src_buf4_read_10;
input  [23:0] src_buf4_read_11;
input  [23:0] src_buf4_read_12;
input  [23:0] src_buf5_read;
input  [23:0] src_buf5_read_7;
input  [23:0] src_buf5_read_8;
input  [23:0] src_buf5_read_9;
input  [23:0] src_buf5_read_10;
input  [23:0] src_buf5_read_11;
input  [23:0] src_buf5_read_12;
input  [23:0] src_buf6_read;
input  [23:0] src_buf6_read_7;
input  [23:0] src_buf6_read_8;
input  [23:0] src_buf6_read_9;
input  [23:0] src_buf6_read_10;
input  [23:0] src_buf6_read_11;
input  [23:0] src_buf6_read_12;
input  [23:0] src_buf7_read;
input  [23:0] src_buf7_read_7;
input  [23:0] src_buf7_read_8;
input  [23:0] src_buf7_read_9;
input  [23:0] src_buf7_read_10;
input  [23:0] src_buf7_read_11;
input  [23:0] src_buf7_read_12;
input  [7:0] weights_read;
input  [7:0] weights_read_4;
input  [7:0] weights_read_5;
input  [7:0] weights_read_6;
output  [23:0] ap_return;
input   ap_ce;

reg[23:0] ap_return;

reg   [7:0] weights_read_1_reg_3628;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] weights_read_1_reg_3628_pp0_iter1_reg;
reg   [7:0] weights_read_1_reg_3628_pp0_iter2_reg;
reg   [7:0] weights_read_1_reg_3628_pp0_iter3_reg;
reg   [7:0] weights_read_1_reg_3628_pp0_iter4_reg;
reg   [7:0] weights_read_2_reg_3635;
reg   [7:0] weights_read_2_reg_3635_pp0_iter1_reg;
reg   [7:0] weights_read_2_reg_3635_pp0_iter2_reg;
reg   [7:0] weights_read_2_reg_3635_pp0_iter3_reg;
reg   [7:0] weights_read_3_reg_3640;
reg   [7:0] weights_read_3_reg_3640_pp0_iter1_reg;
reg   [7:0] weights_read_3_reg_3640_pp0_iter2_reg;
reg   [7:0] weights_read_3_reg_3640_pp0_iter3_reg;
reg   [7:0] weights_read_3_reg_3640_pp0_iter4_reg;
reg   [7:0] weights_read_3_reg_3640_pp0_iter5_reg;
reg   [7:0] weights_read_7_reg_3645;
reg   [7:0] weights_read_7_reg_3645_pp0_iter1_reg;
reg   [7:0] weights_read_7_reg_3645_pp0_iter2_reg;
reg   [7:0] weights_read_7_reg_3645_pp0_iter3_reg;
wire   [7:0] trunc_ln249_fu_452_p1;
reg   [7:0] trunc_ln249_reg_3652;
wire   [7:0] trunc_ln249_1_fu_456_p1;
reg   [7:0] trunc_ln249_1_reg_3657;
wire   [17:0] zext_ln249_7_fu_476_p1;
wire   [16:0] zext_ln249_8_fu_480_p1;
wire   [17:0] zext_ln249_10_fu_500_p1;
wire   [16:0] zext_ln249_11_fu_504_p1;
wire   [7:0] trunc_ln252_fu_508_p1;
reg   [7:0] trunc_ln252_reg_3702;
reg   [7:0] trunc_ln252_reg_3702_pp0_iter1_reg;
wire   [8:0] add_ln253_fu_528_p2;
reg   [8:0] add_ln253_reg_3707;
wire   [8:0] add_ln253_1_fu_550_p2;
reg   [8:0] add_ln253_1_reg_3712;
wire   [7:0] trunc_ln262_fu_660_p1;
reg   [7:0] trunc_ln262_reg_3717;
wire   [7:0] trunc_ln262_1_fu_664_p1;
reg   [7:0] trunc_ln262_1_reg_3722;
wire   [8:0] add_ln263_fu_684_p2;
reg   [8:0] add_ln263_reg_3727;
wire   [8:0] add_ln263_1_fu_706_p2;
reg   [8:0] add_ln263_1_reg_3732;
wire   [7:0] trunc_ln272_fu_816_p1;
reg   [7:0] trunc_ln272_reg_3737;
wire   [7:0] trunc_ln272_1_fu_820_p1;
reg   [7:0] trunc_ln272_1_reg_3742;
wire   [8:0] add_ln273_fu_840_p2;
reg   [8:0] add_ln273_reg_3747;
wire   [8:0] add_ln273_1_fu_862_p2;
reg   [8:0] add_ln273_1_reg_3752;
wire   [7:0] trunc_ln282_fu_972_p1;
reg   [7:0] trunc_ln282_reg_3757;
wire   [7:0] trunc_ln282_1_fu_976_p1;
reg   [7:0] trunc_ln282_1_reg_3762;
reg   [7:0] tmp_s_reg_3767;
reg   [7:0] tmp_1_reg_3772;
reg   [7:0] tmp_6_reg_3777;
reg   [7:0] tmp_6_reg_3777_pp0_iter1_reg;
wire   [8:0] add_ln253_6_fu_1094_p2;
reg   [8:0] add_ln253_6_reg_3782;
wire   [8:0] add_ln253_7_fu_1128_p2;
reg   [8:0] add_ln253_7_reg_3787;
reg   [7:0] tmp_19_reg_3792;
reg   [7:0] tmp_20_reg_3797;
wire   [8:0] add_ln263_6_fu_1334_p2;
reg   [8:0] add_ln263_6_reg_3802;
wire   [8:0] add_ln263_7_fu_1368_p2;
reg   [8:0] add_ln263_7_reg_3807;
reg   [7:0] tmp_33_reg_3812;
reg   [7:0] tmp_34_reg_3817;
wire   [8:0] add_ln273_6_fu_1574_p2;
reg   [8:0] add_ln273_6_reg_3822;
wire   [8:0] add_ln273_7_fu_1608_p2;
reg   [8:0] add_ln273_7_reg_3827;
reg   [7:0] tmp_47_reg_3832;
reg   [7:0] tmp_48_reg_3837;
reg   [7:0] tmp_49_reg_3842;
reg   [7:0] tmp_50_reg_3847;
reg   [7:0] tmp_55_reg_3852;
reg   [7:0] tmp_55_reg_3852_pp0_iter1_reg;
wire   [8:0] add_ln253_12_fu_1900_p2;
reg   [8:0] add_ln253_12_reg_3857;
wire   [8:0] add_ln253_13_fu_1934_p2;
reg   [8:0] add_ln253_13_reg_3862;
reg   [7:0] tmp_68_reg_3867;
reg   [7:0] tmp_69_reg_3872;
wire   [8:0] add_ln263_12_fu_2140_p2;
reg   [8:0] add_ln263_12_reg_3877;
wire   [8:0] add_ln263_13_fu_2174_p2;
reg   [8:0] add_ln263_13_reg_3882;
reg   [7:0] tmp_82_reg_3887;
reg   [7:0] tmp_83_reg_3892;
wire   [8:0] add_ln273_12_fu_2380_p2;
reg   [8:0] add_ln273_12_reg_3897;
wire   [8:0] add_ln273_13_fu_2414_p2;
reg   [8:0] add_ln273_13_reg_3902;
reg   [7:0] tmp_96_reg_3907;
reg   [7:0] tmp_97_reg_3912;
wire   [17:0] zext_ln249_4_fu_2598_p1;
wire   [16:0] zext_ln249_5_fu_2601_p1;
wire   [16:0] zext_ln252_3_fu_2604_p1;
wire   [17:0] grp_fu_3073_p4;
reg   [17:0] add_ln249_2_reg_3970;
reg   [17:0] add_ln249_2_reg_3970_pp0_iter4_reg;
wire   [17:0] grp_fu_3146_p4;
reg   [17:0] add_ln249_6_reg_4010;
reg   [17:0] add_ln249_6_reg_4010_pp0_iter4_reg;
wire   [17:0] grp_fu_3219_p4;
reg   [17:0] add_ln249_10_reg_4050;
reg   [17:0] add_ln249_10_reg_4050_pp0_iter4_reg;
wire   [27:0] zext_ln249_3_fu_2832_p1;
wire   [27:0] zext_ln249_9_fu_2835_p1;
wire   [17:0] grp_fu_3283_p4;
reg   [17:0] add_ln249_1_reg_4099;
wire   [18:0] grp_fu_3315_p4;
reg   [18:0] add_ln263_3_reg_4104;
reg   [18:0] add_ln263_3_reg_4104_pp0_iter5_reg;
wire   [18:0] grp_fu_3325_p4;
reg   [18:0] add_ln263_4_reg_4109;
reg   [18:0] add_ln263_4_reg_4109_pp0_iter5_reg;
wire   [17:0] grp_fu_3357_p4;
reg   [17:0] add_ln249_5_reg_4114;
wire   [18:0] grp_fu_3389_p4;
reg   [18:0] add_ln263_9_reg_4119;
reg   [18:0] add_ln263_9_reg_4119_pp0_iter5_reg;
wire   [18:0] grp_fu_3399_p4;
reg   [18:0] add_ln263_10_reg_4124;
reg   [18:0] add_ln263_10_reg_4124_pp0_iter5_reg;
wire   [17:0] grp_fu_3431_p4;
reg   [17:0] add_ln249_9_reg_4129;
wire   [18:0] grp_fu_3463_p4;
reg   [18:0] add_ln263_15_reg_4134;
reg   [18:0] add_ln263_15_reg_4134_pp0_iter5_reg;
wire   [18:0] grp_fu_3473_p4;
reg   [18:0] add_ln263_16_reg_4139;
reg   [18:0] add_ln263_16_reg_4139_pp0_iter5_reg;
wire   [26:0] zext_ln252_2_fu_2874_p1;
wire   [27:0] zext_ln249_6_fu_2895_p1;
wire   [27:0] grp_fu_3514_p4;
reg   [27:0] add_ln286_4_reg_4163;
reg   [27:0] add_ln286_4_reg_4163_pp0_iter8_reg;
wire   [27:0] grp_fu_3533_p4;
reg   [27:0] add_ln286_6_reg_4173;
reg   [27:0] add_ln286_6_reg_4173_pp0_iter8_reg;
wire   [27:0] grp_fu_3552_p4;
reg   [27:0] add_ln286_8_reg_4183;
reg   [27:0] add_ln286_8_reg_4183_pp0_iter8_reg;
wire   [0:0] icmp_ln290_fu_2952_p2;
reg   [0:0] icmp_ln290_reg_4203;
reg   [7:0] value_reg_4208;
wire   [0:0] icmp_ln290_1_fu_2986_p2;
reg   [0:0] icmp_ln290_1_reg_4213;
reg   [7:0] value_2_reg_4218;
wire   [0:0] icmp_ln290_2_fu_3020_p2;
reg   [0:0] icmp_ln290_2_reg_4223;
reg   [7:0] value_4_reg_4228;
wire    ap_block_pp0_stage0;
wire   [7:0] trunc_ln250_fu_460_p1;
wire   [7:0] trunc_ln250_1_fu_464_p1;
wire   [7:0] trunc_ln251_fu_484_p1;
wire   [7:0] trunc_ln251_1_fu_488_p1;
wire   [7:0] trunc_ln253_fu_512_p1;
wire   [7:0] trunc_ln253_1_fu_516_p1;
wire   [8:0] zext_ln253_1_fu_524_p1;
wire   [8:0] zext_ln253_fu_520_p1;
wire   [7:0] trunc_ln253_2_fu_534_p1;
wire   [7:0] trunc_ln253_3_fu_542_p1;
wire   [8:0] zext_ln253_3_fu_538_p1;
wire   [8:0] zext_ln253_4_fu_546_p1;
wire   [7:0] trunc_ln256_fu_556_p1;
wire   [7:0] trunc_ln256_1_fu_560_p1;
wire   [8:0] zext_ln256_2_fu_568_p1;
wire   [8:0] zext_ln256_1_fu_564_p1;
wire   [8:0] add_ln256_fu_572_p2;
wire   [7:0] trunc_ln256_2_fu_578_p1;
wire   [7:0] trunc_ln256_3_fu_590_p1;
wire   [8:0] zext_ln256_4_fu_586_p1;
wire   [8:0] zext_ln256_5_fu_594_p1;
wire   [8:0] add_ln256_1_fu_598_p2;
wire   [7:0] trunc_ln259_fu_608_p1;
wire   [7:0] trunc_ln259_1_fu_612_p1;
wire   [8:0] zext_ln259_2_fu_620_p1;
wire   [8:0] zext_ln259_1_fu_616_p1;
wire   [8:0] add_ln259_fu_624_p2;
wire   [7:0] trunc_ln259_2_fu_630_p1;
wire   [7:0] trunc_ln259_3_fu_642_p1;
wire   [8:0] zext_ln259_4_fu_638_p1;
wire   [8:0] zext_ln259_5_fu_646_p1;
wire   [8:0] add_ln259_1_fu_650_p2;
wire   [7:0] trunc_ln263_fu_668_p1;
wire   [7:0] trunc_ln263_1_fu_672_p1;
wire   [8:0] zext_ln263_1_fu_680_p1;
wire   [8:0] zext_ln263_fu_676_p1;
wire   [7:0] trunc_ln263_2_fu_690_p1;
wire   [7:0] trunc_ln263_3_fu_698_p1;
wire   [8:0] zext_ln263_3_fu_694_p1;
wire   [8:0] zext_ln263_4_fu_702_p1;
wire   [7:0] trunc_ln266_fu_712_p1;
wire   [7:0] trunc_ln266_1_fu_716_p1;
wire   [8:0] zext_ln266_2_fu_724_p1;
wire   [8:0] zext_ln266_1_fu_720_p1;
wire   [8:0] add_ln266_fu_728_p2;
wire   [7:0] trunc_ln266_2_fu_734_p1;
wire   [7:0] trunc_ln266_3_fu_746_p1;
wire   [8:0] zext_ln266_4_fu_742_p1;
wire   [8:0] zext_ln266_5_fu_750_p1;
wire   [8:0] add_ln266_1_fu_754_p2;
wire   [7:0] trunc_ln269_fu_764_p1;
wire   [7:0] trunc_ln269_1_fu_768_p1;
wire   [8:0] zext_ln269_2_fu_776_p1;
wire   [8:0] zext_ln269_1_fu_772_p1;
wire   [8:0] add_ln269_fu_780_p2;
wire   [7:0] trunc_ln269_2_fu_786_p1;
wire   [7:0] trunc_ln269_3_fu_798_p1;
wire   [8:0] zext_ln269_4_fu_794_p1;
wire   [8:0] zext_ln269_5_fu_802_p1;
wire   [8:0] add_ln269_1_fu_806_p2;
wire   [7:0] trunc_ln273_fu_824_p1;
wire   [7:0] trunc_ln273_1_fu_828_p1;
wire   [8:0] zext_ln273_1_fu_836_p1;
wire   [8:0] zext_ln273_fu_832_p1;
wire   [7:0] trunc_ln273_2_fu_846_p1;
wire   [7:0] trunc_ln273_3_fu_854_p1;
wire   [8:0] zext_ln273_3_fu_850_p1;
wire   [8:0] zext_ln273_4_fu_858_p1;
wire   [7:0] trunc_ln276_fu_868_p1;
wire   [7:0] trunc_ln276_1_fu_872_p1;
wire   [8:0] zext_ln276_2_fu_880_p1;
wire   [8:0] zext_ln276_1_fu_876_p1;
wire   [8:0] add_ln276_fu_884_p2;
wire   [7:0] trunc_ln276_2_fu_890_p1;
wire   [7:0] trunc_ln276_3_fu_902_p1;
wire   [8:0] zext_ln276_4_fu_898_p1;
wire   [8:0] zext_ln276_5_fu_906_p1;
wire   [8:0] add_ln276_1_fu_910_p2;
wire   [7:0] trunc_ln279_fu_920_p1;
wire   [7:0] trunc_ln279_1_fu_924_p1;
wire   [8:0] zext_ln279_2_fu_932_p1;
wire   [8:0] zext_ln279_1_fu_928_p1;
wire   [8:0] add_ln279_fu_936_p2;
wire   [7:0] trunc_ln279_2_fu_942_p1;
wire   [7:0] trunc_ln279_3_fu_954_p1;
wire   [8:0] zext_ln279_4_fu_950_p1;
wire   [8:0] zext_ln279_5_fu_958_p1;
wire   [8:0] add_ln279_1_fu_962_p2;
wire   [7:0] tmp_2_fu_1000_p4;
wire   [7:0] tmp_3_fu_1010_p4;
wire   [7:0] tmp_4_fu_1028_p4;
wire   [7:0] tmp_5_fu_1038_p4;
wire   [7:0] tmp_7_fu_1066_p4;
wire   [7:0] tmp_8_fu_1076_p4;
wire   [8:0] zext_ln253_11_fu_1090_p1;
wire   [8:0] zext_ln253_10_fu_1086_p1;
wire   [7:0] tmp_9_fu_1100_p4;
wire   [7:0] tmp_10_fu_1114_p4;
wire   [8:0] zext_ln253_18_fu_1110_p1;
wire   [8:0] zext_ln253_23_fu_1124_p1;
wire   [7:0] tmp_11_fu_1134_p4;
wire   [7:0] tmp_12_fu_1144_p4;
wire   [8:0] zext_ln256_8_fu_1158_p1;
wire   [8:0] zext_ln256_7_fu_1154_p1;
wire   [8:0] add_ln256_3_fu_1162_p2;
wire   [7:0] tmp_13_fu_1168_p4;
wire   [7:0] tmp_14_fu_1186_p4;
wire   [8:0] zext_ln256_11_fu_1182_p1;
wire   [8:0] zext_ln256_16_fu_1196_p1;
wire   [8:0] add_ln256_4_fu_1200_p2;
wire   [7:0] tmp_15_fu_1210_p4;
wire   [7:0] tmp_16_fu_1220_p4;
wire   [8:0] zext_ln259_8_fu_1234_p1;
wire   [8:0] zext_ln259_7_fu_1230_p1;
wire   [8:0] add_ln259_3_fu_1238_p2;
wire   [7:0] tmp_17_fu_1244_p4;
wire   [7:0] tmp_18_fu_1262_p4;
wire   [8:0] zext_ln259_11_fu_1258_p1;
wire   [8:0] zext_ln259_16_fu_1272_p1;
wire   [8:0] add_ln259_4_fu_1276_p2;
wire   [7:0] tmp_21_fu_1306_p4;
wire   [7:0] tmp_22_fu_1316_p4;
wire   [8:0] zext_ln263_11_fu_1330_p1;
wire   [8:0] zext_ln263_10_fu_1326_p1;
wire   [7:0] tmp_23_fu_1340_p4;
wire   [7:0] tmp_24_fu_1354_p4;
wire   [8:0] zext_ln263_18_fu_1350_p1;
wire   [8:0] zext_ln263_23_fu_1364_p1;
wire   [7:0] tmp_25_fu_1374_p4;
wire   [7:0] tmp_26_fu_1384_p4;
wire   [8:0] zext_ln266_8_fu_1398_p1;
wire   [8:0] zext_ln266_7_fu_1394_p1;
wire   [8:0] add_ln266_3_fu_1402_p2;
wire   [7:0] tmp_27_fu_1408_p4;
wire   [7:0] tmp_28_fu_1426_p4;
wire   [8:0] zext_ln266_11_fu_1422_p1;
wire   [8:0] zext_ln266_16_fu_1436_p1;
wire   [8:0] add_ln266_4_fu_1440_p2;
wire   [7:0] tmp_29_fu_1450_p4;
wire   [7:0] tmp_30_fu_1460_p4;
wire   [8:0] zext_ln269_8_fu_1474_p1;
wire   [8:0] zext_ln269_7_fu_1470_p1;
wire   [8:0] add_ln269_3_fu_1478_p2;
wire   [7:0] tmp_31_fu_1484_p4;
wire   [7:0] tmp_32_fu_1502_p4;
wire   [8:0] zext_ln269_11_fu_1498_p1;
wire   [8:0] zext_ln269_16_fu_1512_p1;
wire   [8:0] add_ln269_4_fu_1516_p2;
wire   [7:0] tmp_35_fu_1546_p4;
wire   [7:0] tmp_36_fu_1556_p4;
wire   [8:0] zext_ln273_11_fu_1570_p1;
wire   [8:0] zext_ln273_10_fu_1566_p1;
wire   [7:0] tmp_37_fu_1580_p4;
wire   [7:0] tmp_38_fu_1594_p4;
wire   [8:0] zext_ln273_18_fu_1590_p1;
wire   [8:0] zext_ln273_23_fu_1604_p1;
wire   [7:0] tmp_39_fu_1614_p4;
wire   [7:0] tmp_40_fu_1624_p4;
wire   [8:0] zext_ln276_8_fu_1638_p1;
wire   [8:0] zext_ln276_7_fu_1634_p1;
wire   [8:0] add_ln276_3_fu_1642_p2;
wire   [7:0] tmp_41_fu_1648_p4;
wire   [7:0] tmp_42_fu_1666_p4;
wire   [8:0] zext_ln276_11_fu_1662_p1;
wire   [8:0] zext_ln276_16_fu_1676_p1;
wire   [8:0] add_ln276_4_fu_1680_p2;
wire   [7:0] tmp_43_fu_1690_p4;
wire   [7:0] tmp_44_fu_1700_p4;
wire   [8:0] zext_ln279_8_fu_1714_p1;
wire   [8:0] zext_ln279_7_fu_1710_p1;
wire   [8:0] add_ln279_3_fu_1718_p2;
wire   [7:0] tmp_45_fu_1724_p4;
wire   [7:0] tmp_46_fu_1742_p4;
wire   [8:0] zext_ln279_11_fu_1738_p1;
wire   [8:0] zext_ln279_16_fu_1752_p1;
wire   [8:0] add_ln279_4_fu_1756_p2;
wire   [7:0] tmp_51_fu_1806_p4;
wire   [7:0] tmp_52_fu_1816_p4;
wire   [7:0] tmp_53_fu_1834_p4;
wire   [7:0] tmp_54_fu_1844_p4;
wire   [7:0] tmp_56_fu_1872_p4;
wire   [7:0] tmp_57_fu_1882_p4;
wire   [8:0] zext_ln253_21_fu_1896_p1;
wire   [8:0] zext_ln253_20_fu_1892_p1;
wire   [7:0] tmp_58_fu_1906_p4;
wire   [7:0] tmp_59_fu_1920_p4;
wire   [8:0] zext_ln253_31_fu_1916_p1;
wire   [8:0] zext_ln253_32_fu_1930_p1;
wire   [7:0] tmp_60_fu_1940_p4;
wire   [7:0] tmp_61_fu_1950_p4;
wire   [8:0] zext_ln256_14_fu_1964_p1;
wire   [8:0] zext_ln256_13_fu_1960_p1;
wire   [8:0] add_ln256_6_fu_1968_p2;
wire   [7:0] tmp_62_fu_1974_p4;
wire   [7:0] tmp_63_fu_1992_p4;
wire   [8:0] zext_ln256_18_fu_1988_p1;
wire   [8:0] zext_ln256_19_fu_2002_p1;
wire   [8:0] add_ln256_7_fu_2006_p2;
wire   [7:0] tmp_64_fu_2016_p4;
wire   [7:0] tmp_65_fu_2026_p4;
wire   [8:0] zext_ln259_14_fu_2040_p1;
wire   [8:0] zext_ln259_13_fu_2036_p1;
wire   [8:0] add_ln259_6_fu_2044_p2;
wire   [7:0] tmp_66_fu_2050_p4;
wire   [7:0] tmp_67_fu_2068_p4;
wire   [8:0] zext_ln259_18_fu_2064_p1;
wire   [8:0] zext_ln259_19_fu_2078_p1;
wire   [8:0] add_ln259_7_fu_2082_p2;
wire   [7:0] tmp_70_fu_2112_p4;
wire   [7:0] tmp_71_fu_2122_p4;
wire   [8:0] zext_ln263_21_fu_2136_p1;
wire   [8:0] zext_ln263_20_fu_2132_p1;
wire   [7:0] tmp_72_fu_2146_p4;
wire   [7:0] tmp_73_fu_2160_p4;
wire   [8:0] zext_ln263_31_fu_2156_p1;
wire   [8:0] zext_ln263_32_fu_2170_p1;
wire   [7:0] tmp_74_fu_2180_p4;
wire   [7:0] tmp_75_fu_2190_p4;
wire   [8:0] zext_ln266_14_fu_2204_p1;
wire   [8:0] zext_ln266_13_fu_2200_p1;
wire   [8:0] add_ln266_6_fu_2208_p2;
wire   [7:0] tmp_76_fu_2214_p4;
wire   [7:0] tmp_77_fu_2232_p4;
wire   [8:0] zext_ln266_18_fu_2228_p1;
wire   [8:0] zext_ln266_19_fu_2242_p1;
wire   [8:0] add_ln266_7_fu_2246_p2;
wire   [7:0] tmp_78_fu_2256_p4;
wire   [7:0] tmp_79_fu_2266_p4;
wire   [8:0] zext_ln269_14_fu_2280_p1;
wire   [8:0] zext_ln269_13_fu_2276_p1;
wire   [8:0] add_ln269_6_fu_2284_p2;
wire   [7:0] tmp_80_fu_2290_p4;
wire   [7:0] tmp_81_fu_2308_p4;
wire   [8:0] zext_ln269_18_fu_2304_p1;
wire   [8:0] zext_ln269_19_fu_2318_p1;
wire   [8:0] add_ln269_7_fu_2322_p2;
wire   [7:0] tmp_84_fu_2352_p4;
wire   [7:0] tmp_85_fu_2362_p4;
wire   [8:0] zext_ln273_21_fu_2376_p1;
wire   [8:0] zext_ln273_20_fu_2372_p1;
wire   [7:0] tmp_86_fu_2386_p4;
wire   [7:0] tmp_87_fu_2400_p4;
wire   [8:0] zext_ln273_31_fu_2396_p1;
wire   [8:0] zext_ln273_32_fu_2410_p1;
wire   [7:0] tmp_88_fu_2420_p4;
wire   [7:0] tmp_89_fu_2430_p4;
wire   [8:0] zext_ln276_14_fu_2444_p1;
wire   [8:0] zext_ln276_13_fu_2440_p1;
wire   [8:0] add_ln276_6_fu_2448_p2;
wire   [7:0] tmp_90_fu_2454_p4;
wire   [7:0] tmp_91_fu_2472_p4;
wire   [8:0] zext_ln276_18_fu_2468_p1;
wire   [8:0] zext_ln276_19_fu_2482_p1;
wire   [8:0] add_ln276_7_fu_2486_p2;
wire   [7:0] tmp_92_fu_2496_p4;
wire   [7:0] tmp_93_fu_2506_p4;
wire   [8:0] zext_ln279_14_fu_2520_p1;
wire   [8:0] zext_ln279_13_fu_2516_p1;
wire   [8:0] add_ln279_6_fu_2524_p2;
wire   [7:0] tmp_94_fu_2530_p4;
wire   [7:0] tmp_95_fu_2548_p4;
wire   [8:0] zext_ln279_18_fu_2544_p1;
wire   [8:0] zext_ln279_19_fu_2558_p1;
wire   [8:0] add_ln279_7_fu_2562_p2;
wire   [7:0] mul_ln252_fu_2733_p0;
wire   [7:0] mul_ln252_fu_2733_p1;
wire   [15:0] zext_ln252_4_fu_2730_p1;
wire   [15:0] mul_ln252_fu_2733_p2;
wire   [7:0] mul_ln252_1_fu_2746_p0;
wire   [7:0] mul_ln252_1_fu_2746_p1;
wire   [15:0] mul_ln252_1_fu_2746_p2;
wire   [7:0] mul_ln252_2_fu_2759_p0;
wire   [7:0] mul_ln252_2_fu_2759_p1;
wire   [15:0] mul_ln252_2_fu_2759_p2;
wire   [16:0] grp_fu_3064_p3;
wire   [17:0] grp_fu_3083_p3;
wire   [17:0] grp_fu_3092_p3;
wire   [17:0] grp_fu_3101_p3;
wire   [17:0] grp_fu_3110_p3;
wire   [17:0] grp_fu_3119_p3;
wire   [17:0] grp_fu_3128_p3;
wire   [16:0] grp_fu_3137_p3;
wire   [17:0] grp_fu_3156_p3;
wire   [17:0] grp_fu_3165_p3;
wire   [17:0] grp_fu_3174_p3;
wire   [17:0] grp_fu_3183_p3;
wire   [17:0] grp_fu_3192_p3;
wire   [17:0] grp_fu_3201_p3;
wire   [16:0] grp_fu_3210_p3;
wire   [17:0] grp_fu_3229_p3;
wire   [17:0] grp_fu_3238_p3;
wire   [17:0] grp_fu_3247_p3;
wire   [17:0] grp_fu_3256_p3;
wire   [17:0] grp_fu_3265_p3;
wire   [17:0] grp_fu_3274_p3;
wire   [18:0] grp_fu_3293_p4;
wire   [18:0] grp_fu_3304_p4;
wire   [18:0] grp_fu_3335_p4;
wire   [18:0] grp_fu_3346_p4;
wire   [18:0] grp_fu_3367_p4;
wire   [18:0] grp_fu_3378_p4;
wire   [18:0] grp_fu_3409_p4;
wire   [18:0] grp_fu_3420_p4;
wire   [18:0] grp_fu_3441_p4;
wire   [18:0] grp_fu_3452_p4;
wire   [18:0] grp_fu_3483_p4;
wire   [18:0] grp_fu_3494_p4;
wire   [27:0] grp_fu_3505_p3;
wire   [27:0] grp_fu_3524_p3;
wire   [27:0] grp_fu_3543_p3;
wire   [28:0] grp_fu_3562_p4;
wire   [28:0] grp_fu_3573_p4;
wire   [28:0] grp_fu_3584_p4;
wire   [29:0] zext_ln286_fu_2934_p1;
wire   [29:0] grp_fu_3595_p4;
(* use_dsp48 = "no" *) wire   [29:0] add_ln286_fu_2937_p2;
wire   [13:0] val_fu_2942_p4;
wire   [29:0] zext_ln286_1_fu_2968_p1;
wire   [29:0] grp_fu_3606_p4;
(* use_dsp48 = "no" *) wire   [29:0] add_ln286_1_fu_2971_p2;
wire   [13:0] val_1_fu_2976_p4;
wire   [29:0] zext_ln286_2_fu_3002_p1;
wire   [29:0] grp_fu_3617_p4;
(* use_dsp48 = "no" *) wire   [29:0] add_ln286_2_fu_3005_p2;
wire   [13:0] val_2_fu_3010_p4;
wire   [7:0] value_5_fu_3048_p3;
wire   [7:0] value_3_fu_3042_p3;
wire   [7:0] value_1_fu_3036_p3;
wire   [7:0] grp_fu_3064_p0;
wire   [7:0] grp_fu_3064_p1;
wire   [7:0] grp_fu_3064_p2;
wire   [7:0] grp_fu_3073_p0;
wire   [7:0] grp_fu_3073_p1;
wire   [7:0] grp_fu_3073_p2;
wire   [15:0] grp_fu_3073_p3;
wire   [8:0] grp_fu_3083_p0;
wire   [8:0] grp_fu_3083_p1;
wire   [7:0] grp_fu_3083_p2;
wire   [8:0] grp_fu_3092_p0;
wire   [8:0] grp_fu_3092_p1;
wire   [7:0] grp_fu_3092_p2;
wire   [8:0] grp_fu_3101_p0;
wire   [8:0] grp_fu_3101_p1;
wire   [7:0] grp_fu_3101_p2;
wire   [8:0] grp_fu_3110_p0;
wire   [8:0] grp_fu_3110_p1;
wire   [7:0] grp_fu_3110_p2;
wire   [8:0] grp_fu_3119_p0;
wire   [8:0] grp_fu_3119_p1;
wire   [7:0] grp_fu_3119_p2;
wire   [8:0] grp_fu_3128_p0;
wire   [8:0] grp_fu_3128_p1;
wire   [7:0] grp_fu_3128_p2;
wire   [7:0] grp_fu_3137_p0;
wire   [7:0] grp_fu_3137_p1;
wire   [7:0] grp_fu_3137_p2;
wire   [7:0] grp_fu_3146_p0;
wire   [7:0] grp_fu_3146_p1;
wire   [7:0] grp_fu_3146_p2;
wire   [15:0] grp_fu_3146_p3;
wire   [8:0] grp_fu_3156_p0;
wire   [8:0] grp_fu_3156_p1;
wire   [7:0] grp_fu_3156_p2;
wire   [8:0] grp_fu_3165_p0;
wire   [8:0] grp_fu_3165_p1;
wire   [7:0] grp_fu_3165_p2;
wire   [8:0] grp_fu_3174_p0;
wire   [8:0] grp_fu_3174_p1;
wire   [7:0] grp_fu_3174_p2;
wire   [8:0] grp_fu_3183_p0;
wire   [8:0] grp_fu_3183_p1;
wire   [7:0] grp_fu_3183_p2;
wire   [8:0] grp_fu_3192_p0;
wire   [8:0] grp_fu_3192_p1;
wire   [7:0] grp_fu_3192_p2;
wire   [8:0] grp_fu_3201_p0;
wire   [8:0] grp_fu_3201_p1;
wire   [7:0] grp_fu_3201_p2;
wire   [7:0] grp_fu_3210_p0;
wire   [7:0] grp_fu_3210_p1;
wire   [7:0] grp_fu_3210_p2;
wire   [7:0] grp_fu_3219_p0;
wire   [7:0] grp_fu_3219_p1;
wire   [7:0] grp_fu_3219_p2;
wire   [15:0] grp_fu_3219_p3;
wire   [8:0] grp_fu_3229_p0;
wire   [8:0] grp_fu_3229_p1;
wire   [7:0] grp_fu_3229_p2;
wire   [8:0] grp_fu_3238_p0;
wire   [8:0] grp_fu_3238_p1;
wire   [7:0] grp_fu_3238_p2;
wire   [8:0] grp_fu_3247_p0;
wire   [8:0] grp_fu_3247_p1;
wire   [7:0] grp_fu_3247_p2;
wire   [8:0] grp_fu_3256_p0;
wire   [8:0] grp_fu_3256_p1;
wire   [7:0] grp_fu_3256_p2;
wire   [8:0] grp_fu_3265_p0;
wire   [8:0] grp_fu_3265_p1;
wire   [7:0] grp_fu_3265_p2;
wire   [8:0] grp_fu_3274_p0;
wire   [8:0] grp_fu_3274_p1;
wire   [7:0] grp_fu_3274_p2;
wire   [7:0] grp_fu_3283_p0;
wire   [7:0] grp_fu_3283_p1;
wire   [7:0] grp_fu_3283_p2;
wire   [16:0] grp_fu_3283_p3;
wire   [8:0] grp_fu_3293_p0;
wire   [8:0] grp_fu_3293_p1;
wire   [7:0] grp_fu_3293_p2;
wire   [17:0] grp_fu_3293_p3;
wire   [7:0] grp_fu_3304_p0;
wire   [7:0] grp_fu_3304_p1;
wire   [7:0] grp_fu_3304_p2;
wire   [17:0] grp_fu_3304_p3;
wire   [8:0] grp_fu_3315_p0;
wire   [8:0] grp_fu_3315_p1;
wire   [7:0] grp_fu_3315_p2;
wire   [17:0] grp_fu_3315_p3;
wire   [7:0] grp_fu_3325_p0;
wire   [7:0] grp_fu_3325_p1;
wire   [7:0] grp_fu_3325_p2;
wire   [17:0] grp_fu_3325_p3;
wire   [8:0] grp_fu_3335_p0;
wire   [8:0] grp_fu_3335_p1;
wire   [7:0] grp_fu_3335_p2;
wire   [17:0] grp_fu_3335_p3;
wire   [7:0] grp_fu_3346_p0;
wire   [7:0] grp_fu_3346_p1;
wire   [7:0] grp_fu_3346_p2;
wire   [17:0] grp_fu_3346_p3;
wire   [7:0] grp_fu_3357_p0;
wire   [7:0] grp_fu_3357_p1;
wire   [7:0] grp_fu_3357_p2;
wire   [16:0] grp_fu_3357_p3;
wire   [8:0] grp_fu_3367_p0;
wire   [8:0] grp_fu_3367_p1;
wire   [7:0] grp_fu_3367_p2;
wire   [17:0] grp_fu_3367_p3;
wire   [7:0] grp_fu_3378_p0;
wire   [7:0] grp_fu_3378_p1;
wire   [7:0] grp_fu_3378_p2;
wire   [17:0] grp_fu_3378_p3;
wire   [8:0] grp_fu_3389_p0;
wire   [8:0] grp_fu_3389_p1;
wire   [7:0] grp_fu_3389_p2;
wire   [17:0] grp_fu_3389_p3;
wire   [7:0] grp_fu_3399_p0;
wire   [7:0] grp_fu_3399_p1;
wire   [7:0] grp_fu_3399_p2;
wire   [17:0] grp_fu_3399_p3;
wire   [8:0] grp_fu_3409_p0;
wire   [8:0] grp_fu_3409_p1;
wire   [7:0] grp_fu_3409_p2;
wire   [17:0] grp_fu_3409_p3;
wire   [7:0] grp_fu_3420_p0;
wire   [7:0] grp_fu_3420_p1;
wire   [7:0] grp_fu_3420_p2;
wire   [17:0] grp_fu_3420_p3;
wire   [7:0] grp_fu_3431_p0;
wire   [7:0] grp_fu_3431_p1;
wire   [7:0] grp_fu_3431_p2;
wire   [16:0] grp_fu_3431_p3;
wire   [8:0] grp_fu_3441_p0;
wire   [8:0] grp_fu_3441_p1;
wire   [7:0] grp_fu_3441_p2;
wire   [17:0] grp_fu_3441_p3;
wire   [7:0] grp_fu_3452_p0;
wire   [7:0] grp_fu_3452_p1;
wire   [7:0] grp_fu_3452_p2;
wire   [17:0] grp_fu_3452_p3;
wire   [8:0] grp_fu_3463_p0;
wire   [8:0] grp_fu_3463_p1;
wire   [7:0] grp_fu_3463_p2;
wire   [17:0] grp_fu_3463_p3;
wire   [7:0] grp_fu_3473_p0;
wire   [7:0] grp_fu_3473_p1;
wire   [7:0] grp_fu_3473_p2;
wire   [17:0] grp_fu_3473_p3;
wire   [8:0] grp_fu_3483_p0;
wire   [8:0] grp_fu_3483_p1;
wire   [7:0] grp_fu_3483_p2;
wire   [17:0] grp_fu_3483_p3;
wire   [7:0] grp_fu_3494_p0;
wire   [7:0] grp_fu_3494_p1;
wire   [7:0] grp_fu_3494_p2;
wire   [17:0] grp_fu_3494_p3;
wire   [18:0] grp_fu_3505_p0;
wire   [18:0] grp_fu_3505_p1;
wire   [7:0] grp_fu_3505_p2;
wire   [18:0] grp_fu_3514_p0;
wire   [18:0] grp_fu_3514_p1;
wire   [7:0] grp_fu_3514_p2;
wire   [15:0] grp_fu_3514_p3;
wire   [18:0] grp_fu_3524_p0;
wire   [18:0] grp_fu_3524_p1;
wire   [7:0] grp_fu_3524_p2;
wire   [18:0] grp_fu_3533_p0;
wire   [18:0] grp_fu_3533_p1;
wire   [7:0] grp_fu_3533_p2;
wire   [15:0] grp_fu_3533_p3;
wire   [18:0] grp_fu_3543_p0;
wire   [18:0] grp_fu_3543_p1;
wire   [7:0] grp_fu_3543_p2;
wire   [18:0] grp_fu_3552_p0;
wire   [18:0] grp_fu_3552_p1;
wire   [7:0] grp_fu_3552_p2;
wire   [15:0] grp_fu_3552_p3;
wire   [17:0] grp_fu_3562_p0;
wire   [17:0] grp_fu_3562_p1;
wire   [7:0] grp_fu_3562_p2;
wire   [27:0] grp_fu_3562_p3;
wire   [17:0] grp_fu_3573_p0;
wire   [17:0] grp_fu_3573_p1;
wire   [7:0] grp_fu_3573_p2;
wire   [27:0] grp_fu_3573_p3;
wire   [17:0] grp_fu_3584_p0;
wire   [17:0] grp_fu_3584_p1;
wire   [7:0] grp_fu_3584_p2;
wire   [27:0] grp_fu_3584_p3;
wire   [18:0] grp_fu_3595_p0;
wire   [18:0] grp_fu_3595_p1;
wire   [7:0] grp_fu_3595_p2;
wire   [28:0] grp_fu_3595_p3;
wire   [18:0] grp_fu_3606_p0;
wire   [18:0] grp_fu_3606_p1;
wire   [7:0] grp_fu_3606_p2;
wire   [28:0] grp_fu_3606_p3;
wire   [18:0] grp_fu_3617_p0;
wire   [18:0] grp_fu_3617_p1;
wire   [7:0] grp_fu_3617_p2;
wire   [28:0] grp_fu_3617_p3;
wire   [23:0] out_pix_fu_3054_p4;
reg    grp_fu_3064_ce;
reg    grp_fu_3073_ce;
reg    grp_fu_3083_ce;
reg    grp_fu_3092_ce;
reg    grp_fu_3101_ce;
reg    grp_fu_3110_ce;
reg    grp_fu_3119_ce;
reg    grp_fu_3128_ce;
reg    grp_fu_3137_ce;
reg    grp_fu_3146_ce;
reg    grp_fu_3156_ce;
reg    grp_fu_3165_ce;
reg    grp_fu_3174_ce;
reg    grp_fu_3183_ce;
reg    grp_fu_3192_ce;
reg    grp_fu_3201_ce;
reg    grp_fu_3210_ce;
reg    grp_fu_3219_ce;
reg    grp_fu_3229_ce;
reg    grp_fu_3238_ce;
reg    grp_fu_3247_ce;
reg    grp_fu_3256_ce;
reg    grp_fu_3265_ce;
reg    grp_fu_3274_ce;
reg    grp_fu_3283_ce;
reg    grp_fu_3293_ce;
reg    grp_fu_3304_ce;
reg    grp_fu_3315_ce;
reg    grp_fu_3325_ce;
reg    grp_fu_3335_ce;
reg    grp_fu_3346_ce;
reg    grp_fu_3357_ce;
reg    grp_fu_3367_ce;
reg    grp_fu_3378_ce;
reg    grp_fu_3389_ce;
reg    grp_fu_3399_ce;
reg    grp_fu_3409_ce;
reg    grp_fu_3420_ce;
reg    grp_fu_3431_ce;
reg    grp_fu_3441_ce;
reg    grp_fu_3452_ce;
reg    grp_fu_3463_ce;
reg    grp_fu_3473_ce;
reg    grp_fu_3483_ce;
reg    grp_fu_3494_ce;
reg    grp_fu_3505_ce;
reg    grp_fu_3514_ce;
reg    grp_fu_3524_ce;
reg    grp_fu_3533_ce;
reg    grp_fu_3543_ce;
reg    grp_fu_3552_ce;
reg    grp_fu_3562_ce;
reg    grp_fu_3573_ce;
reg    grp_fu_3584_ce;
reg    grp_fu_3595_ce;
reg    grp_fu_3606_ce;
reg    grp_fu_3617_ce;
reg    ap_ce_reg;
reg   [23:0] src_buf1_read_int_reg;
reg   [23:0] src_buf1_read_7_int_reg;
reg   [23:0] src_buf1_read_8_int_reg;
reg   [23:0] src_buf1_read_9_int_reg;
reg   [23:0] src_buf1_read_10_int_reg;
reg   [23:0] src_buf1_read_11_int_reg;
reg   [23:0] src_buf1_read_12_int_reg;
reg   [23:0] src_buf2_read_int_reg;
reg   [23:0] src_buf2_read_7_int_reg;
reg   [23:0] src_buf2_read_8_int_reg;
reg   [23:0] src_buf2_read_9_int_reg;
reg   [23:0] src_buf2_read_10_int_reg;
reg   [23:0] src_buf2_read_11_int_reg;
reg   [23:0] src_buf2_read_12_int_reg;
reg   [23:0] src_buf3_read_int_reg;
reg   [23:0] src_buf3_read_7_int_reg;
reg   [23:0] src_buf3_read_8_int_reg;
reg   [23:0] src_buf3_read_9_int_reg;
reg   [23:0] src_buf3_read_10_int_reg;
reg   [23:0] src_buf3_read_11_int_reg;
reg   [23:0] src_buf3_read_12_int_reg;
reg   [23:0] src_buf4_read_int_reg;
reg   [23:0] src_buf4_read_7_int_reg;
reg   [23:0] src_buf4_read_8_int_reg;
reg   [23:0] src_buf4_read_9_int_reg;
reg   [23:0] src_buf4_read_10_int_reg;
reg   [23:0] src_buf4_read_11_int_reg;
reg   [23:0] src_buf4_read_12_int_reg;
reg   [23:0] src_buf5_read_int_reg;
reg   [23:0] src_buf5_read_7_int_reg;
reg   [23:0] src_buf5_read_8_int_reg;
reg   [23:0] src_buf5_read_9_int_reg;
reg   [23:0] src_buf5_read_10_int_reg;
reg   [23:0] src_buf5_read_11_int_reg;
reg   [23:0] src_buf5_read_12_int_reg;
reg   [23:0] src_buf6_read_int_reg;
reg   [23:0] src_buf6_read_7_int_reg;
reg   [23:0] src_buf6_read_8_int_reg;
reg   [23:0] src_buf6_read_9_int_reg;
reg   [23:0] src_buf6_read_10_int_reg;
reg   [23:0] src_buf6_read_11_int_reg;
reg   [23:0] src_buf6_read_12_int_reg;
reg   [23:0] src_buf7_read_int_reg;
reg   [23:0] src_buf7_read_7_int_reg;
reg   [23:0] src_buf7_read_8_int_reg;
reg   [23:0] src_buf7_read_9_int_reg;
reg   [23:0] src_buf7_read_10_int_reg;
reg   [23:0] src_buf7_read_11_int_reg;
reg   [23:0] src_buf7_read_12_int_reg;
reg   [7:0] weights_read_int_reg;
reg   [7:0] weights_read_4_int_reg;
reg   [7:0] weights_read_5_int_reg;
reg   [7:0] weights_read_6_int_reg;
reg   [23:0] ap_return_int_reg;
wire   [8:0] grp_fu_3064_p00;
wire   [8:0] grp_fu_3064_p10;
wire   [8:0] grp_fu_3073_p00;
wire   [8:0] grp_fu_3073_p10;
wire   [17:0] grp_fu_3073_p30;
wire   [9:0] grp_fu_3083_p00;
wire   [9:0] grp_fu_3083_p10;
wire   [9:0] grp_fu_3092_p00;
wire   [9:0] grp_fu_3092_p10;
wire   [9:0] grp_fu_3101_p00;
wire   [9:0] grp_fu_3101_p10;
wire   [9:0] grp_fu_3110_p00;
wire   [9:0] grp_fu_3110_p10;
wire   [9:0] grp_fu_3119_p00;
wire   [9:0] grp_fu_3119_p10;
wire   [9:0] grp_fu_3128_p00;
wire   [9:0] grp_fu_3128_p10;
wire   [8:0] grp_fu_3137_p00;
wire   [8:0] grp_fu_3137_p10;
wire   [8:0] grp_fu_3146_p00;
wire   [8:0] grp_fu_3146_p10;
wire   [17:0] grp_fu_3146_p30;
wire   [9:0] grp_fu_3156_p00;
wire   [9:0] grp_fu_3156_p10;
wire   [9:0] grp_fu_3165_p00;
wire   [9:0] grp_fu_3165_p10;
wire   [9:0] grp_fu_3174_p00;
wire   [9:0] grp_fu_3174_p10;
wire   [9:0] grp_fu_3183_p00;
wire   [9:0] grp_fu_3183_p10;
wire   [9:0] grp_fu_3192_p00;
wire   [9:0] grp_fu_3192_p10;
wire   [9:0] grp_fu_3201_p00;
wire   [9:0] grp_fu_3201_p10;
wire   [8:0] grp_fu_3210_p00;
wire   [8:0] grp_fu_3210_p10;
wire   [8:0] grp_fu_3219_p00;
wire   [8:0] grp_fu_3219_p10;
wire   [17:0] grp_fu_3219_p30;
wire   [9:0] grp_fu_3229_p00;
wire   [9:0] grp_fu_3229_p10;
wire   [9:0] grp_fu_3238_p00;
wire   [9:0] grp_fu_3238_p10;
wire   [9:0] grp_fu_3247_p00;
wire   [9:0] grp_fu_3247_p10;
wire   [9:0] grp_fu_3256_p00;
wire   [9:0] grp_fu_3256_p10;
wire   [9:0] grp_fu_3265_p00;
wire   [9:0] grp_fu_3265_p10;
wire   [9:0] grp_fu_3274_p00;
wire   [9:0] grp_fu_3274_p10;
wire   [8:0] grp_fu_3283_p00;
wire   [8:0] grp_fu_3283_p10;
wire   [17:0] grp_fu_3283_p30;
wire   [9:0] grp_fu_3293_p00;
wire   [9:0] grp_fu_3293_p10;
wire   [18:0] grp_fu_3293_p30;
wire   [8:0] grp_fu_3304_p00;
wire   [8:0] grp_fu_3304_p10;
wire   [18:0] grp_fu_3304_p30;
wire   [9:0] grp_fu_3315_p00;
wire   [9:0] grp_fu_3315_p10;
wire   [18:0] grp_fu_3315_p30;
wire   [8:0] grp_fu_3325_p00;
wire   [8:0] grp_fu_3325_p10;
wire   [18:0] grp_fu_3325_p30;
wire   [9:0] grp_fu_3335_p00;
wire   [9:0] grp_fu_3335_p10;
wire   [18:0] grp_fu_3335_p30;
wire   [8:0] grp_fu_3346_p00;
wire   [8:0] grp_fu_3346_p10;
wire   [18:0] grp_fu_3346_p30;
wire   [8:0] grp_fu_3357_p00;
wire   [8:0] grp_fu_3357_p10;
wire   [17:0] grp_fu_3357_p30;
wire   [9:0] grp_fu_3367_p00;
wire   [9:0] grp_fu_3367_p10;
wire   [18:0] grp_fu_3367_p30;
wire   [8:0] grp_fu_3378_p00;
wire   [8:0] grp_fu_3378_p10;
wire   [18:0] grp_fu_3378_p30;
wire   [9:0] grp_fu_3389_p00;
wire   [9:0] grp_fu_3389_p10;
wire   [18:0] grp_fu_3389_p30;
wire   [8:0] grp_fu_3399_p00;
wire   [8:0] grp_fu_3399_p10;
wire   [18:0] grp_fu_3399_p30;
wire   [9:0] grp_fu_3409_p00;
wire   [9:0] grp_fu_3409_p10;
wire   [18:0] grp_fu_3409_p30;
wire   [8:0] grp_fu_3420_p00;
wire   [8:0] grp_fu_3420_p10;
wire   [18:0] grp_fu_3420_p30;
wire   [8:0] grp_fu_3431_p00;
wire   [8:0] grp_fu_3431_p10;
wire   [17:0] grp_fu_3431_p30;
wire   [9:0] grp_fu_3441_p00;
wire   [9:0] grp_fu_3441_p10;
wire   [18:0] grp_fu_3441_p30;
wire   [8:0] grp_fu_3452_p00;
wire   [8:0] grp_fu_3452_p10;
wire   [18:0] grp_fu_3452_p30;
wire   [9:0] grp_fu_3463_p00;
wire   [9:0] grp_fu_3463_p10;
wire   [18:0] grp_fu_3463_p30;
wire   [8:0] grp_fu_3473_p00;
wire   [8:0] grp_fu_3473_p10;
wire   [18:0] grp_fu_3473_p30;
wire   [9:0] grp_fu_3483_p00;
wire   [9:0] grp_fu_3483_p10;
wire   [18:0] grp_fu_3483_p30;
wire   [8:0] grp_fu_3494_p00;
wire   [8:0] grp_fu_3494_p10;
wire   [18:0] grp_fu_3494_p30;
wire   [19:0] grp_fu_3505_p00;
wire   [19:0] grp_fu_3505_p10;
wire   [19:0] grp_fu_3514_p00;
wire   [19:0] grp_fu_3514_p10;
wire   [19:0] grp_fu_3524_p00;
wire   [19:0] grp_fu_3524_p10;
wire   [19:0] grp_fu_3533_p00;
wire   [19:0] grp_fu_3533_p10;
wire   [19:0] grp_fu_3543_p00;
wire   [19:0] grp_fu_3543_p10;
wire   [19:0] grp_fu_3552_p00;
wire   [19:0] grp_fu_3552_p10;
wire   [18:0] grp_fu_3562_p00;
wire   [18:0] grp_fu_3562_p10;
wire   [28:0] grp_fu_3562_p30;
wire   [18:0] grp_fu_3573_p00;
wire   [18:0] grp_fu_3573_p10;
wire   [28:0] grp_fu_3573_p30;
wire   [18:0] grp_fu_3584_p00;
wire   [18:0] grp_fu_3584_p10;
wire   [28:0] grp_fu_3584_p30;
wire   [19:0] grp_fu_3595_p00;
wire   [19:0] grp_fu_3595_p10;
wire   [29:0] grp_fu_3595_p30;
wire   [19:0] grp_fu_3606_p00;
wire   [19:0] grp_fu_3606_p10;
wire   [29:0] grp_fu_3606_p30;
wire   [19:0] grp_fu_3617_p00;
wire   [19:0] grp_fu_3617_p10;
wire   [29:0] grp_fu_3617_p30;
wire   [15:0] mul_ln252_1_fu_2746_p00;
wire   [15:0] mul_ln252_2_fu_2759_p00;
wire   [15:0] mul_ln252_fu_2733_p00;

gaussian_filter_accel_mul_8ns_8ns_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8ns_16_1_0_U67(
    .din0(mul_ln252_fu_2733_p0),
    .din1(mul_ln252_fu_2733_p1),
    .dout(mul_ln252_fu_2733_p2)
);

gaussian_filter_accel_mul_8ns_8ns_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8ns_16_1_0_U68(
    .din0(mul_ln252_1_fu_2746_p0),
    .din1(mul_ln252_1_fu_2746_p1),
    .dout(mul_ln252_1_fu_2746_p2)
);

gaussian_filter_accel_mul_8ns_8ns_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8ns_16_1_0_U69(
    .din0(mul_ln252_2_fu_2759_p0),
    .din1(mul_ln252_2_fu_2759_p1),
    .dout(mul_ln252_2_fu_2759_p2)
);

gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 17 ))
am_addmul_8ns_8ns_8ns_17_4_0_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3064_p0),
    .din1(grp_fu_3064_p1),
    .din2(grp_fu_3064_p2),
    .ce(grp_fu_3064_ce),
    .dout(grp_fu_3064_p3)
);

gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 16 ),
    .dout_WIDTH( 18 ))
ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3073_p0),
    .din1(grp_fu_3073_p1),
    .din2(grp_fu_3073_p2),
    .din3(grp_fu_3073_p3),
    .ce(grp_fu_3073_ce),
    .dout(grp_fu_3073_p4)
);

gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
am_addmul_9ns_9ns_8ns_18_4_0_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3083_p0),
    .din1(grp_fu_3083_p1),
    .din2(grp_fu_3083_p2),
    .ce(grp_fu_3083_ce),
    .dout(grp_fu_3083_p3)
);

gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
am_addmul_9ns_9ns_8ns_18_4_0_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3092_p0),
    .din1(grp_fu_3092_p1),
    .din2(grp_fu_3092_p2),
    .ce(grp_fu_3092_ce),
    .dout(grp_fu_3092_p3)
);

gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
am_addmul_9ns_9ns_8ns_18_4_0_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3101_p0),
    .din1(grp_fu_3101_p1),
    .din2(grp_fu_3101_p2),
    .ce(grp_fu_3101_ce),
    .dout(grp_fu_3101_p3)
);

gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
am_addmul_9ns_9ns_8ns_18_4_0_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3110_p0),
    .din1(grp_fu_3110_p1),
    .din2(grp_fu_3110_p2),
    .ce(grp_fu_3110_ce),
    .dout(grp_fu_3110_p3)
);

gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
am_addmul_9ns_9ns_8ns_18_4_0_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3119_p0),
    .din1(grp_fu_3119_p1),
    .din2(grp_fu_3119_p2),
    .ce(grp_fu_3119_ce),
    .dout(grp_fu_3119_p3)
);

gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
am_addmul_9ns_9ns_8ns_18_4_0_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3128_p0),
    .din1(grp_fu_3128_p1),
    .din2(grp_fu_3128_p2),
    .ce(grp_fu_3128_ce),
    .dout(grp_fu_3128_p3)
);

gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 17 ))
am_addmul_8ns_8ns_8ns_17_4_0_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3137_p0),
    .din1(grp_fu_3137_p1),
    .din2(grp_fu_3137_p2),
    .ce(grp_fu_3137_ce),
    .dout(grp_fu_3137_p3)
);

gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 16 ),
    .dout_WIDTH( 18 ))
ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3146_p0),
    .din1(grp_fu_3146_p1),
    .din2(grp_fu_3146_p2),
    .din3(grp_fu_3146_p3),
    .ce(grp_fu_3146_ce),
    .dout(grp_fu_3146_p4)
);

gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
am_addmul_9ns_9ns_8ns_18_4_0_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3156_p0),
    .din1(grp_fu_3156_p1),
    .din2(grp_fu_3156_p2),
    .ce(grp_fu_3156_ce),
    .dout(grp_fu_3156_p3)
);

gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
am_addmul_9ns_9ns_8ns_18_4_0_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3165_p0),
    .din1(grp_fu_3165_p1),
    .din2(grp_fu_3165_p2),
    .ce(grp_fu_3165_ce),
    .dout(grp_fu_3165_p3)
);

gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
am_addmul_9ns_9ns_8ns_18_4_0_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3174_p0),
    .din1(grp_fu_3174_p1),
    .din2(grp_fu_3174_p2),
    .ce(grp_fu_3174_ce),
    .dout(grp_fu_3174_p3)
);

gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
am_addmul_9ns_9ns_8ns_18_4_0_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3183_p0),
    .din1(grp_fu_3183_p1),
    .din2(grp_fu_3183_p2),
    .ce(grp_fu_3183_ce),
    .dout(grp_fu_3183_p3)
);

gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
am_addmul_9ns_9ns_8ns_18_4_0_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3192_p0),
    .din1(grp_fu_3192_p1),
    .din2(grp_fu_3192_p2),
    .ce(grp_fu_3192_ce),
    .dout(grp_fu_3192_p3)
);

gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
am_addmul_9ns_9ns_8ns_18_4_0_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3201_p0),
    .din1(grp_fu_3201_p1),
    .din2(grp_fu_3201_p2),
    .ce(grp_fu_3201_ce),
    .dout(grp_fu_3201_p3)
);

gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 17 ))
am_addmul_8ns_8ns_8ns_17_4_0_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3210_p0),
    .din1(grp_fu_3210_p1),
    .din2(grp_fu_3210_p2),
    .ce(grp_fu_3210_ce),
    .dout(grp_fu_3210_p3)
);

gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 16 ),
    .dout_WIDTH( 18 ))
ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3219_p0),
    .din1(grp_fu_3219_p1),
    .din2(grp_fu_3219_p2),
    .din3(grp_fu_3219_p3),
    .ce(grp_fu_3219_ce),
    .dout(grp_fu_3219_p4)
);

gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
am_addmul_9ns_9ns_8ns_18_4_0_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3229_p0),
    .din1(grp_fu_3229_p1),
    .din2(grp_fu_3229_p2),
    .ce(grp_fu_3229_ce),
    .dout(grp_fu_3229_p3)
);

gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
am_addmul_9ns_9ns_8ns_18_4_0_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3238_p0),
    .din1(grp_fu_3238_p1),
    .din2(grp_fu_3238_p2),
    .ce(grp_fu_3238_ce),
    .dout(grp_fu_3238_p3)
);

gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
am_addmul_9ns_9ns_8ns_18_4_0_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3247_p0),
    .din1(grp_fu_3247_p1),
    .din2(grp_fu_3247_p2),
    .ce(grp_fu_3247_ce),
    .dout(grp_fu_3247_p3)
);

gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
am_addmul_9ns_9ns_8ns_18_4_0_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3256_p0),
    .din1(grp_fu_3256_p1),
    .din2(grp_fu_3256_p2),
    .ce(grp_fu_3256_ce),
    .dout(grp_fu_3256_p3)
);

gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
am_addmul_9ns_9ns_8ns_18_4_0_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3265_p0),
    .din1(grp_fu_3265_p1),
    .din2(grp_fu_3265_p2),
    .ce(grp_fu_3265_ce),
    .dout(grp_fu_3265_p3)
);

gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
am_addmul_9ns_9ns_8ns_18_4_0_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3274_p0),
    .din1(grp_fu_3274_p1),
    .din2(grp_fu_3274_p2),
    .ce(grp_fu_3274_ce),
    .dout(grp_fu_3274_p3)
);

gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3283_p0),
    .din1(grp_fu_3283_p1),
    .din2(grp_fu_3283_p2),
    .din3(grp_fu_3283_p3),
    .ce(grp_fu_3283_ce),
    .dout(grp_fu_3283_p4)
);

gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3293_p0),
    .din1(grp_fu_3293_p1),
    .din2(grp_fu_3293_p2),
    .din3(grp_fu_3293_p3),
    .ce(grp_fu_3293_ce),
    .dout(grp_fu_3293_p4)
);

gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3304_p0),
    .din1(grp_fu_3304_p1),
    .din2(grp_fu_3304_p2),
    .din3(grp_fu_3304_p3),
    .ce(grp_fu_3304_ce),
    .dout(grp_fu_3304_p4)
);

gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3315_p0),
    .din1(grp_fu_3315_p1),
    .din2(grp_fu_3315_p2),
    .din3(grp_fu_3315_p3),
    .ce(grp_fu_3315_ce),
    .dout(grp_fu_3315_p4)
);

gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3325_p0),
    .din1(grp_fu_3325_p1),
    .din2(grp_fu_3325_p2),
    .din3(grp_fu_3325_p3),
    .ce(grp_fu_3325_ce),
    .dout(grp_fu_3325_p4)
);

gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3335_p0),
    .din1(grp_fu_3335_p1),
    .din2(grp_fu_3335_p2),
    .din3(grp_fu_3335_p3),
    .ce(grp_fu_3335_ce),
    .dout(grp_fu_3335_p4)
);

gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3346_p0),
    .din1(grp_fu_3346_p1),
    .din2(grp_fu_3346_p2),
    .din3(grp_fu_3346_p3),
    .ce(grp_fu_3346_ce),
    .dout(grp_fu_3346_p4)
);

gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3357_p0),
    .din1(grp_fu_3357_p1),
    .din2(grp_fu_3357_p2),
    .din3(grp_fu_3357_p3),
    .ce(grp_fu_3357_ce),
    .dout(grp_fu_3357_p4)
);

gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3367_p0),
    .din1(grp_fu_3367_p1),
    .din2(grp_fu_3367_p2),
    .din3(grp_fu_3367_p3),
    .ce(grp_fu_3367_ce),
    .dout(grp_fu_3367_p4)
);

gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3378_p0),
    .din1(grp_fu_3378_p1),
    .din2(grp_fu_3378_p2),
    .din3(grp_fu_3378_p3),
    .ce(grp_fu_3378_ce),
    .dout(grp_fu_3378_p4)
);

gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3389_p0),
    .din1(grp_fu_3389_p1),
    .din2(grp_fu_3389_p2),
    .din3(grp_fu_3389_p3),
    .ce(grp_fu_3389_ce),
    .dout(grp_fu_3389_p4)
);

gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3399_p0),
    .din1(grp_fu_3399_p1),
    .din2(grp_fu_3399_p2),
    .din3(grp_fu_3399_p3),
    .ce(grp_fu_3399_ce),
    .dout(grp_fu_3399_p4)
);

gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3409_p0),
    .din1(grp_fu_3409_p1),
    .din2(grp_fu_3409_p2),
    .din3(grp_fu_3409_p3),
    .ce(grp_fu_3409_ce),
    .dout(grp_fu_3409_p4)
);

gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3420_p0),
    .din1(grp_fu_3420_p1),
    .din2(grp_fu_3420_p2),
    .din3(grp_fu_3420_p3),
    .ce(grp_fu_3420_ce),
    .dout(grp_fu_3420_p4)
);

gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3431_p0),
    .din1(grp_fu_3431_p1),
    .din2(grp_fu_3431_p2),
    .din3(grp_fu_3431_p3),
    .ce(grp_fu_3431_ce),
    .dout(grp_fu_3431_p4)
);

gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3441_p0),
    .din1(grp_fu_3441_p1),
    .din2(grp_fu_3441_p2),
    .din3(grp_fu_3441_p3),
    .ce(grp_fu_3441_ce),
    .dout(grp_fu_3441_p4)
);

gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3452_p0),
    .din1(grp_fu_3452_p1),
    .din2(grp_fu_3452_p2),
    .din3(grp_fu_3452_p3),
    .ce(grp_fu_3452_ce),
    .dout(grp_fu_3452_p4)
);

gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3463_p0),
    .din1(grp_fu_3463_p1),
    .din2(grp_fu_3463_p2),
    .din3(grp_fu_3463_p3),
    .ce(grp_fu_3463_ce),
    .dout(grp_fu_3463_p4)
);

gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3473_p0),
    .din1(grp_fu_3473_p1),
    .din2(grp_fu_3473_p2),
    .din3(grp_fu_3473_p3),
    .ce(grp_fu_3473_ce),
    .dout(grp_fu_3473_p4)
);

gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3483_p0),
    .din1(grp_fu_3483_p1),
    .din2(grp_fu_3483_p2),
    .din3(grp_fu_3483_p3),
    .ce(grp_fu_3483_ce),
    .dout(grp_fu_3483_p4)
);

gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3494_p0),
    .din1(grp_fu_3494_p1),
    .din2(grp_fu_3494_p2),
    .din3(grp_fu_3494_p3),
    .ce(grp_fu_3494_ce),
    .dout(grp_fu_3494_p4)
);

gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
am_addmul_19ns_19ns_8ns_28_4_0_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3505_p0),
    .din1(grp_fu_3505_p1),
    .din2(grp_fu_3505_p2),
    .ce(grp_fu_3505_ce),
    .dout(grp_fu_3505_p3)
);

gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3514_p0),
    .din1(grp_fu_3514_p1),
    .din2(grp_fu_3514_p2),
    .din3(grp_fu_3514_p3),
    .ce(grp_fu_3514_ce),
    .dout(grp_fu_3514_p4)
);

gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
am_addmul_19ns_19ns_8ns_28_4_0_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3524_p0),
    .din1(grp_fu_3524_p1),
    .din2(grp_fu_3524_p2),
    .ce(grp_fu_3524_ce),
    .dout(grp_fu_3524_p3)
);

gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3533_p0),
    .din1(grp_fu_3533_p1),
    .din2(grp_fu_3533_p2),
    .din3(grp_fu_3533_p3),
    .ce(grp_fu_3533_ce),
    .dout(grp_fu_3533_p4)
);

gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
am_addmul_19ns_19ns_8ns_28_4_0_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3543_p0),
    .din1(grp_fu_3543_p1),
    .din2(grp_fu_3543_p2),
    .ce(grp_fu_3543_ce),
    .dout(grp_fu_3543_p3)
);

gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3552_p0),
    .din1(grp_fu_3552_p1),
    .din2(grp_fu_3552_p2),
    .din3(grp_fu_3552_p3),
    .ce(grp_fu_3552_ce),
    .dout(grp_fu_3552_p4)
);

gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 28 ),
    .dout_WIDTH( 29 ))
ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3562_p0),
    .din1(grp_fu_3562_p1),
    .din2(grp_fu_3562_p2),
    .din3(grp_fu_3562_p3),
    .ce(grp_fu_3562_ce),
    .dout(grp_fu_3562_p4)
);

gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 28 ),
    .dout_WIDTH( 29 ))
ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3573_p0),
    .din1(grp_fu_3573_p1),
    .din2(grp_fu_3573_p2),
    .din3(grp_fu_3573_p3),
    .ce(grp_fu_3573_ce),
    .dout(grp_fu_3573_p4)
);

gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 28 ),
    .dout_WIDTH( 29 ))
ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3584_p0),
    .din1(grp_fu_3584_p1),
    .din2(grp_fu_3584_p2),
    .din3(grp_fu_3584_p3),
    .ce(grp_fu_3584_ce),
    .dout(grp_fu_3584_p4)
);

gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 29 ),
    .dout_WIDTH( 30 ))
ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3595_p0),
    .din1(grp_fu_3595_p1),
    .din2(grp_fu_3595_p2),
    .din3(grp_fu_3595_p3),
    .ce(grp_fu_3595_ce),
    .dout(grp_fu_3595_p4)
);

gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 29 ),
    .dout_WIDTH( 30 ))
ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3606_p0),
    .din1(grp_fu_3606_p1),
    .din2(grp_fu_3606_p2),
    .din3(grp_fu_3606_p3),
    .ce(grp_fu_3606_ce),
    .dout(grp_fu_3606_p4)
);

gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 29 ),
    .dout_WIDTH( 30 ))
ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3617_p0),
    .din1(grp_fu_3617_p1),
    .din2(grp_fu_3617_p2),
    .din3(grp_fu_3617_p3),
    .ce(grp_fu_3617_ce),
    .dout(grp_fu_3617_p4)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        add_ln249_10_reg_4050 <= grp_fu_3219_p4;
        add_ln249_10_reg_4050_pp0_iter4_reg <= add_ln249_10_reg_4050;
        add_ln249_1_reg_4099 <= grp_fu_3283_p4;
        add_ln249_2_reg_3970 <= grp_fu_3073_p4;
        add_ln249_2_reg_3970_pp0_iter4_reg <= add_ln249_2_reg_3970;
        add_ln249_5_reg_4114 <= grp_fu_3357_p4;
        add_ln249_6_reg_4010 <= grp_fu_3146_p4;
        add_ln249_6_reg_4010_pp0_iter4_reg <= add_ln249_6_reg_4010;
        add_ln249_9_reg_4129 <= grp_fu_3431_p4;
        add_ln253_12_reg_3857 <= add_ln253_12_fu_1900_p2;
        add_ln253_13_reg_3862 <= add_ln253_13_fu_1934_p2;
        add_ln253_1_reg_3712 <= add_ln253_1_fu_550_p2;
        add_ln253_6_reg_3782 <= add_ln253_6_fu_1094_p2;
        add_ln253_7_reg_3787 <= add_ln253_7_fu_1128_p2;
        add_ln253_reg_3707 <= add_ln253_fu_528_p2;
        add_ln263_10_reg_4124 <= grp_fu_3399_p4;
        add_ln263_10_reg_4124_pp0_iter5_reg <= add_ln263_10_reg_4124;
        add_ln263_12_reg_3877 <= add_ln263_12_fu_2140_p2;
        add_ln263_13_reg_3882 <= add_ln263_13_fu_2174_p2;
        add_ln263_15_reg_4134 <= grp_fu_3463_p4;
        add_ln263_15_reg_4134_pp0_iter5_reg <= add_ln263_15_reg_4134;
        add_ln263_16_reg_4139 <= grp_fu_3473_p4;
        add_ln263_16_reg_4139_pp0_iter5_reg <= add_ln263_16_reg_4139;
        add_ln263_1_reg_3732 <= add_ln263_1_fu_706_p2;
        add_ln263_3_reg_4104 <= grp_fu_3315_p4;
        add_ln263_3_reg_4104_pp0_iter5_reg <= add_ln263_3_reg_4104;
        add_ln263_4_reg_4109 <= grp_fu_3325_p4;
        add_ln263_4_reg_4109_pp0_iter5_reg <= add_ln263_4_reg_4109;
        add_ln263_6_reg_3802 <= add_ln263_6_fu_1334_p2;
        add_ln263_7_reg_3807 <= add_ln263_7_fu_1368_p2;
        add_ln263_9_reg_4119 <= grp_fu_3389_p4;
        add_ln263_9_reg_4119_pp0_iter5_reg <= add_ln263_9_reg_4119;
        add_ln263_reg_3727 <= add_ln263_fu_684_p2;
        add_ln273_12_reg_3897 <= add_ln273_12_fu_2380_p2;
        add_ln273_13_reg_3902 <= add_ln273_13_fu_2414_p2;
        add_ln273_1_reg_3752 <= add_ln273_1_fu_862_p2;
        add_ln273_6_reg_3822 <= add_ln273_6_fu_1574_p2;
        add_ln273_7_reg_3827 <= add_ln273_7_fu_1608_p2;
        add_ln273_reg_3747 <= add_ln273_fu_840_p2;
        add_ln286_4_reg_4163 <= grp_fu_3514_p4;
        add_ln286_4_reg_4163_pp0_iter8_reg <= add_ln286_4_reg_4163;
        add_ln286_6_reg_4173 <= grp_fu_3533_p4;
        add_ln286_6_reg_4173_pp0_iter8_reg <= add_ln286_6_reg_4173;
        add_ln286_8_reg_4183 <= grp_fu_3552_p4;
        add_ln286_8_reg_4183_pp0_iter8_reg <= add_ln286_8_reg_4183;
        icmp_ln290_1_reg_4213 <= icmp_ln290_1_fu_2986_p2;
        icmp_ln290_2_reg_4223 <= icmp_ln290_2_fu_3020_p2;
        icmp_ln290_reg_4203 <= icmp_ln290_fu_2952_p2;
        tmp_19_reg_3792 <= {{src_buf1_read_9_int_reg[15:8]}};
        tmp_1_reg_3772 <= {{src_buf4_read_12_int_reg[15:8]}};
        tmp_20_reg_3797 <= {{src_buf7_read_9_int_reg[15:8]}};
        tmp_33_reg_3812 <= {{src_buf2_read_9_int_reg[15:8]}};
        tmp_34_reg_3817 <= {{src_buf6_read_9_int_reg[15:8]}};
        tmp_47_reg_3832 <= {{src_buf3_read_9_int_reg[15:8]}};
        tmp_48_reg_3837 <= {{src_buf5_read_9_int_reg[15:8]}};
        tmp_49_reg_3842 <= {{src_buf4_read_int_reg[23:16]}};
        tmp_50_reg_3847 <= {{src_buf4_read_12_int_reg[23:16]}};
        tmp_55_reg_3852 <= {{src_buf4_read_9_int_reg[23:16]}};
        tmp_55_reg_3852_pp0_iter1_reg <= tmp_55_reg_3852;
        tmp_68_reg_3867 <= {{src_buf1_read_9_int_reg[23:16]}};
        tmp_69_reg_3872 <= {{src_buf7_read_9_int_reg[23:16]}};
        tmp_6_reg_3777 <= {{src_buf4_read_9_int_reg[15:8]}};
        tmp_6_reg_3777_pp0_iter1_reg <= tmp_6_reg_3777;
        tmp_82_reg_3887 <= {{src_buf2_read_9_int_reg[23:16]}};
        tmp_83_reg_3892 <= {{src_buf6_read_9_int_reg[23:16]}};
        tmp_96_reg_3907 <= {{src_buf3_read_9_int_reg[23:16]}};
        tmp_97_reg_3912 <= {{src_buf5_read_9_int_reg[23:16]}};
        tmp_s_reg_3767 <= {{src_buf4_read_int_reg[15:8]}};
        trunc_ln249_1_reg_3657 <= trunc_ln249_1_fu_456_p1;
        trunc_ln249_reg_3652 <= trunc_ln249_fu_452_p1;
        trunc_ln252_reg_3702 <= trunc_ln252_fu_508_p1;
        trunc_ln252_reg_3702_pp0_iter1_reg <= trunc_ln252_reg_3702;
        trunc_ln262_1_reg_3722 <= trunc_ln262_1_fu_664_p1;
        trunc_ln262_reg_3717 <= trunc_ln262_fu_660_p1;
        trunc_ln272_1_reg_3742 <= trunc_ln272_1_fu_820_p1;
        trunc_ln272_reg_3737 <= trunc_ln272_fu_816_p1;
        trunc_ln282_1_reg_3762 <= trunc_ln282_1_fu_976_p1;
        trunc_ln282_reg_3757 <= trunc_ln282_fu_972_p1;
        value_2_reg_4218 <= {{add_ln286_1_fu_2971_p2[23:16]}};
        value_4_reg_4228 <= {{add_ln286_2_fu_3005_p2[23:16]}};
        value_reg_4208 <= {{add_ln286_fu_2937_p2[23:16]}};
        weights_read_1_reg_3628 <= weights_read_6_int_reg;
        weights_read_1_reg_3628_pp0_iter1_reg <= weights_read_1_reg_3628;
        weights_read_1_reg_3628_pp0_iter2_reg <= weights_read_1_reg_3628_pp0_iter1_reg;
        weights_read_1_reg_3628_pp0_iter3_reg <= weights_read_1_reg_3628_pp0_iter2_reg;
        weights_read_1_reg_3628_pp0_iter4_reg <= weights_read_1_reg_3628_pp0_iter3_reg;
        weights_read_2_reg_3635 <= weights_read_5_int_reg;
        weights_read_2_reg_3635_pp0_iter1_reg <= weights_read_2_reg_3635;
        weights_read_2_reg_3635_pp0_iter2_reg <= weights_read_2_reg_3635_pp0_iter1_reg;
        weights_read_2_reg_3635_pp0_iter3_reg <= weights_read_2_reg_3635_pp0_iter2_reg;
        weights_read_3_reg_3640 <= weights_read_4_int_reg;
        weights_read_3_reg_3640_pp0_iter1_reg <= weights_read_3_reg_3640;
        weights_read_3_reg_3640_pp0_iter2_reg <= weights_read_3_reg_3640_pp0_iter1_reg;
        weights_read_3_reg_3640_pp0_iter3_reg <= weights_read_3_reg_3640_pp0_iter2_reg;
        weights_read_3_reg_3640_pp0_iter4_reg <= weights_read_3_reg_3640_pp0_iter3_reg;
        weights_read_3_reg_3640_pp0_iter5_reg <= weights_read_3_reg_3640_pp0_iter4_reg;
        weights_read_7_reg_3645 <= weights_read_int_reg;
        weights_read_7_reg_3645_pp0_iter1_reg <= weights_read_7_reg_3645;
        weights_read_7_reg_3645_pp0_iter2_reg <= weights_read_7_reg_3645_pp0_iter1_reg;
        weights_read_7_reg_3645_pp0_iter3_reg <= weights_read_7_reg_3645_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= out_pix_fu_3054_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        src_buf1_read_10_int_reg <= src_buf1_read_10;
        src_buf1_read_11_int_reg <= src_buf1_read_11;
        src_buf1_read_12_int_reg <= src_buf1_read_12;
        src_buf1_read_7_int_reg <= src_buf1_read_7;
        src_buf1_read_8_int_reg <= src_buf1_read_8;
        src_buf1_read_9_int_reg <= src_buf1_read_9;
        src_buf1_read_int_reg <= src_buf1_read;
        src_buf2_read_10_int_reg <= src_buf2_read_10;
        src_buf2_read_11_int_reg <= src_buf2_read_11;
        src_buf2_read_12_int_reg <= src_buf2_read_12;
        src_buf2_read_7_int_reg <= src_buf2_read_7;
        src_buf2_read_8_int_reg <= src_buf2_read_8;
        src_buf2_read_9_int_reg <= src_buf2_read_9;
        src_buf2_read_int_reg <= src_buf2_read;
        src_buf3_read_10_int_reg <= src_buf3_read_10;
        src_buf3_read_11_int_reg <= src_buf3_read_11;
        src_buf3_read_12_int_reg <= src_buf3_read_12;
        src_buf3_read_7_int_reg <= src_buf3_read_7;
        src_buf3_read_8_int_reg <= src_buf3_read_8;
        src_buf3_read_9_int_reg <= src_buf3_read_9;
        src_buf3_read_int_reg <= src_buf3_read;
        src_buf4_read_10_int_reg <= src_buf4_read_10;
        src_buf4_read_11_int_reg <= src_buf4_read_11;
        src_buf4_read_12_int_reg <= src_buf4_read_12;
        src_buf4_read_7_int_reg <= src_buf4_read_7;
        src_buf4_read_8_int_reg <= src_buf4_read_8;
        src_buf4_read_9_int_reg <= src_buf4_read_9;
        src_buf4_read_int_reg <= src_buf4_read;
        src_buf5_read_10_int_reg <= src_buf5_read_10;
        src_buf5_read_11_int_reg <= src_buf5_read_11;
        src_buf5_read_12_int_reg <= src_buf5_read_12;
        src_buf5_read_7_int_reg <= src_buf5_read_7;
        src_buf5_read_8_int_reg <= src_buf5_read_8;
        src_buf5_read_9_int_reg <= src_buf5_read_9;
        src_buf5_read_int_reg <= src_buf5_read;
        src_buf6_read_10_int_reg <= src_buf6_read_10;
        src_buf6_read_11_int_reg <= src_buf6_read_11;
        src_buf6_read_12_int_reg <= src_buf6_read_12;
        src_buf6_read_7_int_reg <= src_buf6_read_7;
        src_buf6_read_8_int_reg <= src_buf6_read_8;
        src_buf6_read_9_int_reg <= src_buf6_read_9;
        src_buf6_read_int_reg <= src_buf6_read;
        src_buf7_read_10_int_reg <= src_buf7_read_10;
        src_buf7_read_11_int_reg <= src_buf7_read_11;
        src_buf7_read_12_int_reg <= src_buf7_read_12;
        src_buf7_read_7_int_reg <= src_buf7_read_7;
        src_buf7_read_8_int_reg <= src_buf7_read_8;
        src_buf7_read_9_int_reg <= src_buf7_read_9;
        src_buf7_read_int_reg <= src_buf7_read;
        weights_read_4_int_reg <= weights_read_4;
        weights_read_5_int_reg <= weights_read_5;
        weights_read_6_int_reg <= weights_read_6;
        weights_read_int_reg <= weights_read;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = out_pix_fu_3054_p4;
    end else begin
        ap_return = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3064_ce = 1'b1;
    end else begin
        grp_fu_3064_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3073_ce = 1'b1;
    end else begin
        grp_fu_3073_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3083_ce = 1'b1;
    end else begin
        grp_fu_3083_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3092_ce = 1'b1;
    end else begin
        grp_fu_3092_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3101_ce = 1'b1;
    end else begin
        grp_fu_3101_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3110_ce = 1'b1;
    end else begin
        grp_fu_3110_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3119_ce = 1'b1;
    end else begin
        grp_fu_3119_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3128_ce = 1'b1;
    end else begin
        grp_fu_3128_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3137_ce = 1'b1;
    end else begin
        grp_fu_3137_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3146_ce = 1'b1;
    end else begin
        grp_fu_3146_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3156_ce = 1'b1;
    end else begin
        grp_fu_3156_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3165_ce = 1'b1;
    end else begin
        grp_fu_3165_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3174_ce = 1'b1;
    end else begin
        grp_fu_3174_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3183_ce = 1'b1;
    end else begin
        grp_fu_3183_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3192_ce = 1'b1;
    end else begin
        grp_fu_3192_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3201_ce = 1'b1;
    end else begin
        grp_fu_3201_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3210_ce = 1'b1;
    end else begin
        grp_fu_3210_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3219_ce = 1'b1;
    end else begin
        grp_fu_3219_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3229_ce = 1'b1;
    end else begin
        grp_fu_3229_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3238_ce = 1'b1;
    end else begin
        grp_fu_3238_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3247_ce = 1'b1;
    end else begin
        grp_fu_3247_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3256_ce = 1'b1;
    end else begin
        grp_fu_3256_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3265_ce = 1'b1;
    end else begin
        grp_fu_3265_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3274_ce = 1'b1;
    end else begin
        grp_fu_3274_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3283_ce = 1'b1;
    end else begin
        grp_fu_3283_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3293_ce = 1'b1;
    end else begin
        grp_fu_3293_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3304_ce = 1'b1;
    end else begin
        grp_fu_3304_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3315_ce = 1'b1;
    end else begin
        grp_fu_3315_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3325_ce = 1'b1;
    end else begin
        grp_fu_3325_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3335_ce = 1'b1;
    end else begin
        grp_fu_3335_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3346_ce = 1'b1;
    end else begin
        grp_fu_3346_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3357_ce = 1'b1;
    end else begin
        grp_fu_3357_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3367_ce = 1'b1;
    end else begin
        grp_fu_3367_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3378_ce = 1'b1;
    end else begin
        grp_fu_3378_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3389_ce = 1'b1;
    end else begin
        grp_fu_3389_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3399_ce = 1'b1;
    end else begin
        grp_fu_3399_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3409_ce = 1'b1;
    end else begin
        grp_fu_3409_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3420_ce = 1'b1;
    end else begin
        grp_fu_3420_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3431_ce = 1'b1;
    end else begin
        grp_fu_3431_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3441_ce = 1'b1;
    end else begin
        grp_fu_3441_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3452_ce = 1'b1;
    end else begin
        grp_fu_3452_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3463_ce = 1'b1;
    end else begin
        grp_fu_3463_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3473_ce = 1'b1;
    end else begin
        grp_fu_3473_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3483_ce = 1'b1;
    end else begin
        grp_fu_3483_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3494_ce = 1'b1;
    end else begin
        grp_fu_3494_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3505_ce = 1'b1;
    end else begin
        grp_fu_3505_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3514_ce = 1'b1;
    end else begin
        grp_fu_3514_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3524_ce = 1'b1;
    end else begin
        grp_fu_3524_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3533_ce = 1'b1;
    end else begin
        grp_fu_3533_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3543_ce = 1'b1;
    end else begin
        grp_fu_3543_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3552_ce = 1'b1;
    end else begin
        grp_fu_3552_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3562_ce = 1'b1;
    end else begin
        grp_fu_3562_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3573_ce = 1'b1;
    end else begin
        grp_fu_3573_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3584_ce = 1'b1;
    end else begin
        grp_fu_3584_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3595_ce = 1'b1;
    end else begin
        grp_fu_3595_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3606_ce = 1'b1;
    end else begin
        grp_fu_3606_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_3617_ce = 1'b1;
    end else begin
        grp_fu_3617_ce = 1'b0;
    end
end

assign add_ln253_12_fu_1900_p2 = (zext_ln253_21_fu_1896_p1 + zext_ln253_20_fu_1892_p1);

assign add_ln253_13_fu_1934_p2 = (zext_ln253_31_fu_1916_p1 + zext_ln253_32_fu_1930_p1);

assign add_ln253_1_fu_550_p2 = (zext_ln253_3_fu_538_p1 + zext_ln253_4_fu_546_p1);

assign add_ln253_6_fu_1094_p2 = (zext_ln253_11_fu_1090_p1 + zext_ln253_10_fu_1086_p1);

assign add_ln253_7_fu_1128_p2 = (zext_ln253_18_fu_1110_p1 + zext_ln253_23_fu_1124_p1);

assign add_ln253_fu_528_p2 = (zext_ln253_1_fu_524_p1 + zext_ln253_fu_520_p1);

assign add_ln256_1_fu_598_p2 = (zext_ln256_4_fu_586_p1 + zext_ln256_5_fu_594_p1);

assign add_ln256_3_fu_1162_p2 = (zext_ln256_8_fu_1158_p1 + zext_ln256_7_fu_1154_p1);

assign add_ln256_4_fu_1200_p2 = (zext_ln256_11_fu_1182_p1 + zext_ln256_16_fu_1196_p1);

assign add_ln256_6_fu_1968_p2 = (zext_ln256_14_fu_1964_p1 + zext_ln256_13_fu_1960_p1);

assign add_ln256_7_fu_2006_p2 = (zext_ln256_18_fu_1988_p1 + zext_ln256_19_fu_2002_p1);

assign add_ln256_fu_572_p2 = (zext_ln256_2_fu_568_p1 + zext_ln256_1_fu_564_p1);

assign add_ln259_1_fu_650_p2 = (zext_ln259_4_fu_638_p1 + zext_ln259_5_fu_646_p1);

assign add_ln259_3_fu_1238_p2 = (zext_ln259_8_fu_1234_p1 + zext_ln259_7_fu_1230_p1);

assign add_ln259_4_fu_1276_p2 = (zext_ln259_11_fu_1258_p1 + zext_ln259_16_fu_1272_p1);

assign add_ln259_6_fu_2044_p2 = (zext_ln259_14_fu_2040_p1 + zext_ln259_13_fu_2036_p1);

assign add_ln259_7_fu_2082_p2 = (zext_ln259_18_fu_2064_p1 + zext_ln259_19_fu_2078_p1);

assign add_ln259_fu_624_p2 = (zext_ln259_2_fu_620_p1 + zext_ln259_1_fu_616_p1);

assign add_ln263_12_fu_2140_p2 = (zext_ln263_21_fu_2136_p1 + zext_ln263_20_fu_2132_p1);

assign add_ln263_13_fu_2174_p2 = (zext_ln263_31_fu_2156_p1 + zext_ln263_32_fu_2170_p1);

assign add_ln263_1_fu_706_p2 = (zext_ln263_3_fu_694_p1 + zext_ln263_4_fu_702_p1);

assign add_ln263_6_fu_1334_p2 = (zext_ln263_11_fu_1330_p1 + zext_ln263_10_fu_1326_p1);

assign add_ln263_7_fu_1368_p2 = (zext_ln263_18_fu_1350_p1 + zext_ln263_23_fu_1364_p1);

assign add_ln263_fu_684_p2 = (zext_ln263_1_fu_680_p1 + zext_ln263_fu_676_p1);

assign add_ln266_1_fu_754_p2 = (zext_ln266_4_fu_742_p1 + zext_ln266_5_fu_750_p1);

assign add_ln266_3_fu_1402_p2 = (zext_ln266_8_fu_1398_p1 + zext_ln266_7_fu_1394_p1);

assign add_ln266_4_fu_1440_p2 = (zext_ln266_11_fu_1422_p1 + zext_ln266_16_fu_1436_p1);

assign add_ln266_6_fu_2208_p2 = (zext_ln266_14_fu_2204_p1 + zext_ln266_13_fu_2200_p1);

assign add_ln266_7_fu_2246_p2 = (zext_ln266_18_fu_2228_p1 + zext_ln266_19_fu_2242_p1);

assign add_ln266_fu_728_p2 = (zext_ln266_2_fu_724_p1 + zext_ln266_1_fu_720_p1);

assign add_ln269_1_fu_806_p2 = (zext_ln269_4_fu_794_p1 + zext_ln269_5_fu_802_p1);

assign add_ln269_3_fu_1478_p2 = (zext_ln269_8_fu_1474_p1 + zext_ln269_7_fu_1470_p1);

assign add_ln269_4_fu_1516_p2 = (zext_ln269_11_fu_1498_p1 + zext_ln269_16_fu_1512_p1);

assign add_ln269_6_fu_2284_p2 = (zext_ln269_14_fu_2280_p1 + zext_ln269_13_fu_2276_p1);

assign add_ln269_7_fu_2322_p2 = (zext_ln269_18_fu_2304_p1 + zext_ln269_19_fu_2318_p1);

assign add_ln269_fu_780_p2 = (zext_ln269_2_fu_776_p1 + zext_ln269_1_fu_772_p1);

assign add_ln273_12_fu_2380_p2 = (zext_ln273_21_fu_2376_p1 + zext_ln273_20_fu_2372_p1);

assign add_ln273_13_fu_2414_p2 = (zext_ln273_31_fu_2396_p1 + zext_ln273_32_fu_2410_p1);

assign add_ln273_1_fu_862_p2 = (zext_ln273_3_fu_850_p1 + zext_ln273_4_fu_858_p1);

assign add_ln273_6_fu_1574_p2 = (zext_ln273_11_fu_1570_p1 + zext_ln273_10_fu_1566_p1);

assign add_ln273_7_fu_1608_p2 = (zext_ln273_18_fu_1590_p1 + zext_ln273_23_fu_1604_p1);

assign add_ln273_fu_840_p2 = (zext_ln273_1_fu_836_p1 + zext_ln273_fu_832_p1);

assign add_ln276_1_fu_910_p2 = (zext_ln276_4_fu_898_p1 + zext_ln276_5_fu_906_p1);

assign add_ln276_3_fu_1642_p2 = (zext_ln276_8_fu_1638_p1 + zext_ln276_7_fu_1634_p1);

assign add_ln276_4_fu_1680_p2 = (zext_ln276_11_fu_1662_p1 + zext_ln276_16_fu_1676_p1);

assign add_ln276_6_fu_2448_p2 = (zext_ln276_14_fu_2444_p1 + zext_ln276_13_fu_2440_p1);

assign add_ln276_7_fu_2486_p2 = (zext_ln276_18_fu_2468_p1 + zext_ln276_19_fu_2482_p1);

assign add_ln276_fu_884_p2 = (zext_ln276_2_fu_880_p1 + zext_ln276_1_fu_876_p1);

assign add_ln279_1_fu_962_p2 = (zext_ln279_4_fu_950_p1 + zext_ln279_5_fu_958_p1);

assign add_ln279_3_fu_1718_p2 = (zext_ln279_8_fu_1714_p1 + zext_ln279_7_fu_1710_p1);

assign add_ln279_4_fu_1756_p2 = (zext_ln279_11_fu_1738_p1 + zext_ln279_16_fu_1752_p1);

assign add_ln279_6_fu_2524_p2 = (zext_ln279_14_fu_2520_p1 + zext_ln279_13_fu_2516_p1);

assign add_ln279_7_fu_2562_p2 = (zext_ln279_18_fu_2544_p1 + zext_ln279_19_fu_2558_p1);

assign add_ln279_fu_936_p2 = (zext_ln279_2_fu_932_p1 + zext_ln279_1_fu_928_p1);

assign add_ln286_1_fu_2971_p2 = (zext_ln286_1_fu_2968_p1 + grp_fu_3606_p4);

assign add_ln286_2_fu_3005_p2 = (zext_ln286_2_fu_3002_p1 + grp_fu_3617_p4);

assign add_ln286_fu_2937_p2 = (zext_ln286_fu_2934_p1 + grp_fu_3595_p4);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign grp_fu_3064_p0 = grp_fu_3064_p00;

assign grp_fu_3064_p00 = trunc_ln250_1_fu_464_p1;

assign grp_fu_3064_p1 = grp_fu_3064_p10;

assign grp_fu_3064_p10 = trunc_ln250_fu_460_p1;

assign grp_fu_3064_p2 = zext_ln249_8_fu_480_p1;

assign grp_fu_3073_p0 = grp_fu_3073_p00;

assign grp_fu_3073_p00 = trunc_ln251_1_fu_488_p1;

assign grp_fu_3073_p1 = grp_fu_3073_p10;

assign grp_fu_3073_p10 = trunc_ln251_fu_484_p1;

assign grp_fu_3073_p2 = zext_ln249_11_fu_504_p1;

assign grp_fu_3073_p3 = grp_fu_3073_p30;

assign grp_fu_3073_p30 = mul_ln252_fu_2733_p2;

assign grp_fu_3083_p0 = grp_fu_3083_p00;

assign grp_fu_3083_p00 = add_ln256_1_fu_598_p2;

assign grp_fu_3083_p1 = grp_fu_3083_p10;

assign grp_fu_3083_p10 = add_ln256_fu_572_p2;

assign grp_fu_3083_p2 = zext_ln249_7_fu_476_p1;

assign grp_fu_3092_p0 = grp_fu_3092_p00;

assign grp_fu_3092_p00 = add_ln259_1_fu_650_p2;

assign grp_fu_3092_p1 = grp_fu_3092_p10;

assign grp_fu_3092_p10 = add_ln259_fu_624_p2;

assign grp_fu_3092_p2 = zext_ln249_10_fu_500_p1;

assign grp_fu_3101_p0 = grp_fu_3101_p00;

assign grp_fu_3101_p00 = add_ln266_1_fu_754_p2;

assign grp_fu_3101_p1 = grp_fu_3101_p10;

assign grp_fu_3101_p10 = add_ln266_fu_728_p2;

assign grp_fu_3101_p2 = zext_ln249_7_fu_476_p1;

assign grp_fu_3110_p0 = grp_fu_3110_p00;

assign grp_fu_3110_p00 = add_ln269_1_fu_806_p2;

assign grp_fu_3110_p1 = grp_fu_3110_p10;

assign grp_fu_3110_p10 = add_ln269_fu_780_p2;

assign grp_fu_3110_p2 = zext_ln249_10_fu_500_p1;

assign grp_fu_3119_p0 = grp_fu_3119_p00;

assign grp_fu_3119_p00 = add_ln276_1_fu_910_p2;

assign grp_fu_3119_p1 = grp_fu_3119_p10;

assign grp_fu_3119_p10 = add_ln276_fu_884_p2;

assign grp_fu_3119_p2 = zext_ln249_7_fu_476_p1;

assign grp_fu_3128_p0 = grp_fu_3128_p00;

assign grp_fu_3128_p00 = add_ln279_1_fu_962_p2;

assign grp_fu_3128_p1 = grp_fu_3128_p10;

assign grp_fu_3128_p10 = add_ln279_fu_936_p2;

assign grp_fu_3128_p2 = zext_ln249_10_fu_500_p1;

assign grp_fu_3137_p0 = grp_fu_3137_p00;

assign grp_fu_3137_p00 = tmp_3_fu_1010_p4;

assign grp_fu_3137_p1 = grp_fu_3137_p10;

assign grp_fu_3137_p10 = tmp_2_fu_1000_p4;

assign grp_fu_3137_p2 = zext_ln249_8_fu_480_p1;

assign grp_fu_3146_p0 = grp_fu_3146_p00;

assign grp_fu_3146_p00 = tmp_5_fu_1038_p4;

assign grp_fu_3146_p1 = grp_fu_3146_p10;

assign grp_fu_3146_p10 = tmp_4_fu_1028_p4;

assign grp_fu_3146_p2 = zext_ln249_11_fu_504_p1;

assign grp_fu_3146_p3 = grp_fu_3146_p30;

assign grp_fu_3146_p30 = mul_ln252_1_fu_2746_p2;

assign grp_fu_3156_p0 = grp_fu_3156_p00;

assign grp_fu_3156_p00 = add_ln256_4_fu_1200_p2;

assign grp_fu_3156_p1 = grp_fu_3156_p10;

assign grp_fu_3156_p10 = add_ln256_3_fu_1162_p2;

assign grp_fu_3156_p2 = zext_ln249_7_fu_476_p1;

assign grp_fu_3165_p0 = grp_fu_3165_p00;

assign grp_fu_3165_p00 = add_ln259_4_fu_1276_p2;

assign grp_fu_3165_p1 = grp_fu_3165_p10;

assign grp_fu_3165_p10 = add_ln259_3_fu_1238_p2;

assign grp_fu_3165_p2 = zext_ln249_10_fu_500_p1;

assign grp_fu_3174_p0 = grp_fu_3174_p00;

assign grp_fu_3174_p00 = add_ln266_4_fu_1440_p2;

assign grp_fu_3174_p1 = grp_fu_3174_p10;

assign grp_fu_3174_p10 = add_ln266_3_fu_1402_p2;

assign grp_fu_3174_p2 = zext_ln249_7_fu_476_p1;

assign grp_fu_3183_p0 = grp_fu_3183_p00;

assign grp_fu_3183_p00 = add_ln269_4_fu_1516_p2;

assign grp_fu_3183_p1 = grp_fu_3183_p10;

assign grp_fu_3183_p10 = add_ln269_3_fu_1478_p2;

assign grp_fu_3183_p2 = zext_ln249_10_fu_500_p1;

assign grp_fu_3192_p0 = grp_fu_3192_p00;

assign grp_fu_3192_p00 = add_ln276_4_fu_1680_p2;

assign grp_fu_3192_p1 = grp_fu_3192_p10;

assign grp_fu_3192_p10 = add_ln276_3_fu_1642_p2;

assign grp_fu_3192_p2 = zext_ln249_7_fu_476_p1;

assign grp_fu_3201_p0 = grp_fu_3201_p00;

assign grp_fu_3201_p00 = add_ln279_4_fu_1756_p2;

assign grp_fu_3201_p1 = grp_fu_3201_p10;

assign grp_fu_3201_p10 = add_ln279_3_fu_1718_p2;

assign grp_fu_3201_p2 = zext_ln249_10_fu_500_p1;

assign grp_fu_3210_p0 = grp_fu_3210_p00;

assign grp_fu_3210_p00 = tmp_52_fu_1816_p4;

assign grp_fu_3210_p1 = grp_fu_3210_p10;

assign grp_fu_3210_p10 = tmp_51_fu_1806_p4;

assign grp_fu_3210_p2 = zext_ln249_8_fu_480_p1;

assign grp_fu_3219_p0 = grp_fu_3219_p00;

assign grp_fu_3219_p00 = tmp_54_fu_1844_p4;

assign grp_fu_3219_p1 = grp_fu_3219_p10;

assign grp_fu_3219_p10 = tmp_53_fu_1834_p4;

assign grp_fu_3219_p2 = zext_ln249_11_fu_504_p1;

assign grp_fu_3219_p3 = grp_fu_3219_p30;

assign grp_fu_3219_p30 = mul_ln252_2_fu_2759_p2;

assign grp_fu_3229_p0 = grp_fu_3229_p00;

assign grp_fu_3229_p00 = add_ln256_7_fu_2006_p2;

assign grp_fu_3229_p1 = grp_fu_3229_p10;

assign grp_fu_3229_p10 = add_ln256_6_fu_1968_p2;

assign grp_fu_3229_p2 = zext_ln249_7_fu_476_p1;

assign grp_fu_3238_p0 = grp_fu_3238_p00;

assign grp_fu_3238_p00 = add_ln259_7_fu_2082_p2;

assign grp_fu_3238_p1 = grp_fu_3238_p10;

assign grp_fu_3238_p10 = add_ln259_6_fu_2044_p2;

assign grp_fu_3238_p2 = zext_ln249_10_fu_500_p1;

assign grp_fu_3247_p0 = grp_fu_3247_p00;

assign grp_fu_3247_p00 = add_ln266_7_fu_2246_p2;

assign grp_fu_3247_p1 = grp_fu_3247_p10;

assign grp_fu_3247_p10 = add_ln266_6_fu_2208_p2;

assign grp_fu_3247_p2 = zext_ln249_7_fu_476_p1;

assign grp_fu_3256_p0 = grp_fu_3256_p00;

assign grp_fu_3256_p00 = add_ln269_7_fu_2322_p2;

assign grp_fu_3256_p1 = grp_fu_3256_p10;

assign grp_fu_3256_p10 = add_ln269_6_fu_2284_p2;

assign grp_fu_3256_p2 = zext_ln249_10_fu_500_p1;

assign grp_fu_3265_p0 = grp_fu_3265_p00;

assign grp_fu_3265_p00 = add_ln276_7_fu_2486_p2;

assign grp_fu_3265_p1 = grp_fu_3265_p10;

assign grp_fu_3265_p10 = add_ln276_6_fu_2448_p2;

assign grp_fu_3265_p2 = zext_ln249_7_fu_476_p1;

assign grp_fu_3274_p0 = grp_fu_3274_p00;

assign grp_fu_3274_p00 = add_ln279_7_fu_2562_p2;

assign grp_fu_3274_p1 = grp_fu_3274_p10;

assign grp_fu_3274_p10 = add_ln279_6_fu_2524_p2;

assign grp_fu_3274_p2 = zext_ln249_10_fu_500_p1;

assign grp_fu_3283_p0 = grp_fu_3283_p00;

assign grp_fu_3283_p00 = trunc_ln249_1_reg_3657;

assign grp_fu_3283_p1 = grp_fu_3283_p10;

assign grp_fu_3283_p10 = trunc_ln249_reg_3652;

assign grp_fu_3283_p2 = zext_ln249_5_fu_2601_p1;

assign grp_fu_3283_p3 = grp_fu_3283_p30;

assign grp_fu_3283_p30 = grp_fu_3064_p3;

assign grp_fu_3293_p0 = grp_fu_3293_p00;

assign grp_fu_3293_p00 = add_ln253_1_reg_3712;

assign grp_fu_3293_p1 = grp_fu_3293_p10;

assign grp_fu_3293_p10 = add_ln253_reg_3707;

assign grp_fu_3293_p2 = zext_ln249_4_fu_2598_p1;

assign grp_fu_3293_p3 = grp_fu_3293_p30;

assign grp_fu_3293_p30 = grp_fu_3083_p3;

assign grp_fu_3304_p0 = grp_fu_3304_p00;

assign grp_fu_3304_p00 = trunc_ln262_1_reg_3722;

assign grp_fu_3304_p1 = grp_fu_3304_p10;

assign grp_fu_3304_p10 = trunc_ln262_reg_3717;

assign grp_fu_3304_p2 = zext_ln252_3_fu_2604_p1;

assign grp_fu_3304_p3 = grp_fu_3304_p30;

assign grp_fu_3304_p30 = grp_fu_3092_p3;

assign grp_fu_3315_p0 = grp_fu_3315_p00;

assign grp_fu_3315_p00 = add_ln263_1_reg_3732;

assign grp_fu_3315_p1 = grp_fu_3315_p10;

assign grp_fu_3315_p10 = add_ln263_reg_3727;

assign grp_fu_3315_p2 = zext_ln249_4_fu_2598_p1;

assign grp_fu_3315_p3 = grp_fu_3315_p30;

assign grp_fu_3315_p30 = grp_fu_3101_p3;

assign grp_fu_3325_p0 = grp_fu_3325_p00;

assign grp_fu_3325_p00 = trunc_ln272_1_reg_3742;

assign grp_fu_3325_p1 = grp_fu_3325_p10;

assign grp_fu_3325_p10 = trunc_ln272_reg_3737;

assign grp_fu_3325_p2 = zext_ln252_3_fu_2604_p1;

assign grp_fu_3325_p3 = grp_fu_3325_p30;

assign grp_fu_3325_p30 = grp_fu_3110_p3;

assign grp_fu_3335_p0 = grp_fu_3335_p00;

assign grp_fu_3335_p00 = add_ln273_1_reg_3752;

assign grp_fu_3335_p1 = grp_fu_3335_p10;

assign grp_fu_3335_p10 = add_ln273_reg_3747;

assign grp_fu_3335_p2 = zext_ln249_4_fu_2598_p1;

assign grp_fu_3335_p3 = grp_fu_3335_p30;

assign grp_fu_3335_p30 = grp_fu_3119_p3;

assign grp_fu_3346_p0 = grp_fu_3346_p00;

assign grp_fu_3346_p00 = trunc_ln282_1_reg_3762;

assign grp_fu_3346_p1 = grp_fu_3346_p10;

assign grp_fu_3346_p10 = trunc_ln282_reg_3757;

assign grp_fu_3346_p2 = zext_ln252_3_fu_2604_p1;

assign grp_fu_3346_p3 = grp_fu_3346_p30;

assign grp_fu_3346_p30 = grp_fu_3128_p3;

assign grp_fu_3357_p0 = grp_fu_3357_p00;

assign grp_fu_3357_p00 = tmp_1_reg_3772;

assign grp_fu_3357_p1 = grp_fu_3357_p10;

assign grp_fu_3357_p10 = tmp_s_reg_3767;

assign grp_fu_3357_p2 = zext_ln249_5_fu_2601_p1;

assign grp_fu_3357_p3 = grp_fu_3357_p30;

assign grp_fu_3357_p30 = grp_fu_3137_p3;

assign grp_fu_3367_p0 = grp_fu_3367_p00;

assign grp_fu_3367_p00 = add_ln253_7_reg_3787;

assign grp_fu_3367_p1 = grp_fu_3367_p10;

assign grp_fu_3367_p10 = add_ln253_6_reg_3782;

assign grp_fu_3367_p2 = zext_ln249_4_fu_2598_p1;

assign grp_fu_3367_p3 = grp_fu_3367_p30;

assign grp_fu_3367_p30 = grp_fu_3156_p3;

assign grp_fu_3378_p0 = grp_fu_3378_p00;

assign grp_fu_3378_p00 = tmp_20_reg_3797;

assign grp_fu_3378_p1 = grp_fu_3378_p10;

assign grp_fu_3378_p10 = tmp_19_reg_3792;

assign grp_fu_3378_p2 = zext_ln252_3_fu_2604_p1;

assign grp_fu_3378_p3 = grp_fu_3378_p30;

assign grp_fu_3378_p30 = grp_fu_3165_p3;

assign grp_fu_3389_p0 = grp_fu_3389_p00;

assign grp_fu_3389_p00 = add_ln263_7_reg_3807;

assign grp_fu_3389_p1 = grp_fu_3389_p10;

assign grp_fu_3389_p10 = add_ln263_6_reg_3802;

assign grp_fu_3389_p2 = zext_ln249_4_fu_2598_p1;

assign grp_fu_3389_p3 = grp_fu_3389_p30;

assign grp_fu_3389_p30 = grp_fu_3174_p3;

assign grp_fu_3399_p0 = grp_fu_3399_p00;

assign grp_fu_3399_p00 = tmp_34_reg_3817;

assign grp_fu_3399_p1 = grp_fu_3399_p10;

assign grp_fu_3399_p10 = tmp_33_reg_3812;

assign grp_fu_3399_p2 = zext_ln252_3_fu_2604_p1;

assign grp_fu_3399_p3 = grp_fu_3399_p30;

assign grp_fu_3399_p30 = grp_fu_3183_p3;

assign grp_fu_3409_p0 = grp_fu_3409_p00;

assign grp_fu_3409_p00 = add_ln273_7_reg_3827;

assign grp_fu_3409_p1 = grp_fu_3409_p10;

assign grp_fu_3409_p10 = add_ln273_6_reg_3822;

assign grp_fu_3409_p2 = zext_ln249_4_fu_2598_p1;

assign grp_fu_3409_p3 = grp_fu_3409_p30;

assign grp_fu_3409_p30 = grp_fu_3192_p3;

assign grp_fu_3420_p0 = grp_fu_3420_p00;

assign grp_fu_3420_p00 = tmp_48_reg_3837;

assign grp_fu_3420_p1 = grp_fu_3420_p10;

assign grp_fu_3420_p10 = tmp_47_reg_3832;

assign grp_fu_3420_p2 = zext_ln252_3_fu_2604_p1;

assign grp_fu_3420_p3 = grp_fu_3420_p30;

assign grp_fu_3420_p30 = grp_fu_3201_p3;

assign grp_fu_3431_p0 = grp_fu_3431_p00;

assign grp_fu_3431_p00 = tmp_50_reg_3847;

assign grp_fu_3431_p1 = grp_fu_3431_p10;

assign grp_fu_3431_p10 = tmp_49_reg_3842;

assign grp_fu_3431_p2 = zext_ln249_5_fu_2601_p1;

assign grp_fu_3431_p3 = grp_fu_3431_p30;

assign grp_fu_3431_p30 = grp_fu_3210_p3;

assign grp_fu_3441_p0 = grp_fu_3441_p00;

assign grp_fu_3441_p00 = add_ln253_13_reg_3862;

assign grp_fu_3441_p1 = grp_fu_3441_p10;

assign grp_fu_3441_p10 = add_ln253_12_reg_3857;

assign grp_fu_3441_p2 = zext_ln249_4_fu_2598_p1;

assign grp_fu_3441_p3 = grp_fu_3441_p30;

assign grp_fu_3441_p30 = grp_fu_3229_p3;

assign grp_fu_3452_p0 = grp_fu_3452_p00;

assign grp_fu_3452_p00 = tmp_69_reg_3872;

assign grp_fu_3452_p1 = grp_fu_3452_p10;

assign grp_fu_3452_p10 = tmp_68_reg_3867;

assign grp_fu_3452_p2 = zext_ln252_3_fu_2604_p1;

assign grp_fu_3452_p3 = grp_fu_3452_p30;

assign grp_fu_3452_p30 = grp_fu_3238_p3;

assign grp_fu_3463_p0 = grp_fu_3463_p00;

assign grp_fu_3463_p00 = add_ln263_13_reg_3882;

assign grp_fu_3463_p1 = grp_fu_3463_p10;

assign grp_fu_3463_p10 = add_ln263_12_reg_3877;

assign grp_fu_3463_p2 = zext_ln249_4_fu_2598_p1;

assign grp_fu_3463_p3 = grp_fu_3463_p30;

assign grp_fu_3463_p30 = grp_fu_3247_p3;

assign grp_fu_3473_p0 = grp_fu_3473_p00;

assign grp_fu_3473_p00 = tmp_83_reg_3892;

assign grp_fu_3473_p1 = grp_fu_3473_p10;

assign grp_fu_3473_p10 = tmp_82_reg_3887;

assign grp_fu_3473_p2 = zext_ln252_3_fu_2604_p1;

assign grp_fu_3473_p3 = grp_fu_3473_p30;

assign grp_fu_3473_p30 = grp_fu_3256_p3;

assign grp_fu_3483_p0 = grp_fu_3483_p00;

assign grp_fu_3483_p00 = add_ln273_13_reg_3902;

assign grp_fu_3483_p1 = grp_fu_3483_p10;

assign grp_fu_3483_p10 = add_ln273_12_reg_3897;

assign grp_fu_3483_p2 = zext_ln249_4_fu_2598_p1;

assign grp_fu_3483_p3 = grp_fu_3483_p30;

assign grp_fu_3483_p30 = grp_fu_3265_p3;

assign grp_fu_3494_p0 = grp_fu_3494_p00;

assign grp_fu_3494_p00 = tmp_97_reg_3912;

assign grp_fu_3494_p1 = grp_fu_3494_p10;

assign grp_fu_3494_p10 = tmp_96_reg_3907;

assign grp_fu_3494_p2 = zext_ln252_3_fu_2604_p1;

assign grp_fu_3494_p3 = grp_fu_3494_p30;

assign grp_fu_3494_p30 = grp_fu_3274_p3;

assign grp_fu_3505_p0 = grp_fu_3505_p00;

assign grp_fu_3505_p00 = grp_fu_3304_p4;

assign grp_fu_3505_p1 = grp_fu_3505_p10;

assign grp_fu_3505_p10 = grp_fu_3293_p4;

assign grp_fu_3505_p2 = zext_ln249_3_fu_2832_p1;

assign grp_fu_3514_p0 = grp_fu_3514_p00;

assign grp_fu_3514_p00 = grp_fu_3346_p4;

assign grp_fu_3514_p1 = grp_fu_3514_p10;

assign grp_fu_3514_p10 = grp_fu_3335_p4;

assign grp_fu_3514_p2 = zext_ln249_9_fu_2835_p1;

assign grp_fu_3514_p3 = 28'd32768;

assign grp_fu_3524_p0 = grp_fu_3524_p00;

assign grp_fu_3524_p00 = grp_fu_3378_p4;

assign grp_fu_3524_p1 = grp_fu_3524_p10;

assign grp_fu_3524_p10 = grp_fu_3367_p4;

assign grp_fu_3524_p2 = zext_ln249_3_fu_2832_p1;

assign grp_fu_3533_p0 = grp_fu_3533_p00;

assign grp_fu_3533_p00 = grp_fu_3420_p4;

assign grp_fu_3533_p1 = grp_fu_3533_p10;

assign grp_fu_3533_p10 = grp_fu_3409_p4;

assign grp_fu_3533_p2 = zext_ln249_9_fu_2835_p1;

assign grp_fu_3533_p3 = 28'd32768;

assign grp_fu_3543_p0 = grp_fu_3543_p00;

assign grp_fu_3543_p00 = grp_fu_3452_p4;

assign grp_fu_3543_p1 = grp_fu_3543_p10;

assign grp_fu_3543_p10 = grp_fu_3441_p4;

assign grp_fu_3543_p2 = zext_ln249_3_fu_2832_p1;

assign grp_fu_3552_p0 = grp_fu_3552_p00;

assign grp_fu_3552_p00 = grp_fu_3494_p4;

assign grp_fu_3552_p1 = grp_fu_3552_p10;

assign grp_fu_3552_p10 = grp_fu_3483_p4;

assign grp_fu_3552_p2 = zext_ln249_9_fu_2835_p1;

assign grp_fu_3552_p3 = 28'd32768;

assign grp_fu_3562_p0 = grp_fu_3562_p00;

assign grp_fu_3562_p00 = add_ln249_2_reg_3970_pp0_iter4_reg;

assign grp_fu_3562_p1 = grp_fu_3562_p10;

assign grp_fu_3562_p10 = add_ln249_1_reg_4099;

assign grp_fu_3562_p2 = zext_ln252_2_fu_2874_p1;

assign grp_fu_3562_p3 = grp_fu_3562_p30;

assign grp_fu_3562_p30 = grp_fu_3505_p3;

assign grp_fu_3573_p0 = grp_fu_3573_p00;

assign grp_fu_3573_p00 = add_ln249_6_reg_4010_pp0_iter4_reg;

assign grp_fu_3573_p1 = grp_fu_3573_p10;

assign grp_fu_3573_p10 = add_ln249_5_reg_4114;

assign grp_fu_3573_p2 = zext_ln252_2_fu_2874_p1;

assign grp_fu_3573_p3 = grp_fu_3573_p30;

assign grp_fu_3573_p30 = grp_fu_3524_p3;

assign grp_fu_3584_p0 = grp_fu_3584_p00;

assign grp_fu_3584_p00 = add_ln249_10_reg_4050_pp0_iter4_reg;

assign grp_fu_3584_p1 = grp_fu_3584_p10;

assign grp_fu_3584_p10 = add_ln249_9_reg_4129;

assign grp_fu_3584_p2 = zext_ln252_2_fu_2874_p1;

assign grp_fu_3584_p3 = grp_fu_3584_p30;

assign grp_fu_3584_p30 = grp_fu_3543_p3;

assign grp_fu_3595_p0 = grp_fu_3595_p00;

assign grp_fu_3595_p00 = add_ln263_4_reg_4109_pp0_iter5_reg;

assign grp_fu_3595_p1 = grp_fu_3595_p10;

assign grp_fu_3595_p10 = add_ln263_3_reg_4104_pp0_iter5_reg;

assign grp_fu_3595_p2 = zext_ln249_6_fu_2895_p1;

assign grp_fu_3595_p3 = grp_fu_3595_p30;

assign grp_fu_3595_p30 = grp_fu_3562_p4;

assign grp_fu_3606_p0 = grp_fu_3606_p00;

assign grp_fu_3606_p00 = add_ln263_10_reg_4124_pp0_iter5_reg;

assign grp_fu_3606_p1 = grp_fu_3606_p10;

assign grp_fu_3606_p10 = add_ln263_9_reg_4119_pp0_iter5_reg;

assign grp_fu_3606_p2 = zext_ln249_6_fu_2895_p1;

assign grp_fu_3606_p3 = grp_fu_3606_p30;

assign grp_fu_3606_p30 = grp_fu_3573_p4;

assign grp_fu_3617_p0 = grp_fu_3617_p00;

assign grp_fu_3617_p00 = add_ln263_16_reg_4139_pp0_iter5_reg;

assign grp_fu_3617_p1 = grp_fu_3617_p10;

assign grp_fu_3617_p10 = add_ln263_15_reg_4134_pp0_iter5_reg;

assign grp_fu_3617_p2 = zext_ln249_6_fu_2895_p1;

assign grp_fu_3617_p3 = grp_fu_3617_p30;

assign grp_fu_3617_p30 = grp_fu_3584_p4;

assign icmp_ln290_1_fu_2986_p2 = ((val_1_fu_2976_p4 > 14'd254) ? 1'b1 : 1'b0);

assign icmp_ln290_2_fu_3020_p2 = ((val_2_fu_3010_p4 > 14'd254) ? 1'b1 : 1'b0);

assign icmp_ln290_fu_2952_p2 = ((val_fu_2942_p4 > 14'd254) ? 1'b1 : 1'b0);

assign mul_ln252_1_fu_2746_p0 = mul_ln252_1_fu_2746_p00;

assign mul_ln252_1_fu_2746_p00 = tmp_6_reg_3777_pp0_iter1_reg;

assign mul_ln252_1_fu_2746_p1 = zext_ln252_4_fu_2730_p1;

assign mul_ln252_2_fu_2759_p0 = mul_ln252_2_fu_2759_p00;

assign mul_ln252_2_fu_2759_p00 = tmp_55_reg_3852_pp0_iter1_reg;

assign mul_ln252_2_fu_2759_p1 = zext_ln252_4_fu_2730_p1;

assign mul_ln252_fu_2733_p0 = mul_ln252_fu_2733_p00;

assign mul_ln252_fu_2733_p00 = trunc_ln252_reg_3702_pp0_iter1_reg;

assign mul_ln252_fu_2733_p1 = zext_ln252_4_fu_2730_p1;

assign out_pix_fu_3054_p4 = {{{value_5_fu_3048_p3}, {value_3_fu_3042_p3}}, {value_1_fu_3036_p3}};

assign tmp_10_fu_1114_p4 = {{src_buf7_read_12_int_reg[15:8]}};

assign tmp_11_fu_1134_p4 = {{src_buf1_read_7_int_reg[15:8]}};

assign tmp_12_fu_1144_p4 = {{src_buf1_read_11_int_reg[15:8]}};

assign tmp_13_fu_1168_p4 = {{src_buf7_read_7_int_reg[15:8]}};

assign tmp_14_fu_1186_p4 = {{src_buf7_read_11_int_reg[15:8]}};

assign tmp_15_fu_1210_p4 = {{src_buf1_read_8_int_reg[15:8]}};

assign tmp_16_fu_1220_p4 = {{src_buf1_read_10_int_reg[15:8]}};

assign tmp_17_fu_1244_p4 = {{src_buf7_read_8_int_reg[15:8]}};

assign tmp_18_fu_1262_p4 = {{src_buf7_read_10_int_reg[15:8]}};

assign tmp_21_fu_1306_p4 = {{src_buf2_read_int_reg[15:8]}};

assign tmp_22_fu_1316_p4 = {{src_buf2_read_12_int_reg[15:8]}};

assign tmp_23_fu_1340_p4 = {{src_buf6_read_int_reg[15:8]}};

assign tmp_24_fu_1354_p4 = {{src_buf6_read_12_int_reg[15:8]}};

assign tmp_25_fu_1374_p4 = {{src_buf2_read_7_int_reg[15:8]}};

assign tmp_26_fu_1384_p4 = {{src_buf2_read_11_int_reg[15:8]}};

assign tmp_27_fu_1408_p4 = {{src_buf6_read_7_int_reg[15:8]}};

assign tmp_28_fu_1426_p4 = {{src_buf6_read_11_int_reg[15:8]}};

assign tmp_29_fu_1450_p4 = {{src_buf2_read_8_int_reg[15:8]}};

assign tmp_2_fu_1000_p4 = {{src_buf4_read_7_int_reg[15:8]}};

assign tmp_30_fu_1460_p4 = {{src_buf2_read_10_int_reg[15:8]}};

assign tmp_31_fu_1484_p4 = {{src_buf6_read_8_int_reg[15:8]}};

assign tmp_32_fu_1502_p4 = {{src_buf6_read_10_int_reg[15:8]}};

assign tmp_35_fu_1546_p4 = {{src_buf3_read_int_reg[15:8]}};

assign tmp_36_fu_1556_p4 = {{src_buf3_read_12_int_reg[15:8]}};

assign tmp_37_fu_1580_p4 = {{src_buf5_read_int_reg[15:8]}};

assign tmp_38_fu_1594_p4 = {{src_buf5_read_12_int_reg[15:8]}};

assign tmp_39_fu_1614_p4 = {{src_buf3_read_7_int_reg[15:8]}};

assign tmp_3_fu_1010_p4 = {{src_buf4_read_11_int_reg[15:8]}};

assign tmp_40_fu_1624_p4 = {{src_buf3_read_11_int_reg[15:8]}};

assign tmp_41_fu_1648_p4 = {{src_buf5_read_7_int_reg[15:8]}};

assign tmp_42_fu_1666_p4 = {{src_buf5_read_11_int_reg[15:8]}};

assign tmp_43_fu_1690_p4 = {{src_buf3_read_8_int_reg[15:8]}};

assign tmp_44_fu_1700_p4 = {{src_buf3_read_10_int_reg[15:8]}};

assign tmp_45_fu_1724_p4 = {{src_buf5_read_8_int_reg[15:8]}};

assign tmp_46_fu_1742_p4 = {{src_buf5_read_10_int_reg[15:8]}};

assign tmp_4_fu_1028_p4 = {{src_buf4_read_8_int_reg[15:8]}};

assign tmp_51_fu_1806_p4 = {{src_buf4_read_7_int_reg[23:16]}};

assign tmp_52_fu_1816_p4 = {{src_buf4_read_11_int_reg[23:16]}};

assign tmp_53_fu_1834_p4 = {{src_buf4_read_8_int_reg[23:16]}};

assign tmp_54_fu_1844_p4 = {{src_buf4_read_10_int_reg[23:16]}};

assign tmp_56_fu_1872_p4 = {{src_buf1_read_int_reg[23:16]}};

assign tmp_57_fu_1882_p4 = {{src_buf1_read_12_int_reg[23:16]}};

assign tmp_58_fu_1906_p4 = {{src_buf7_read_int_reg[23:16]}};

assign tmp_59_fu_1920_p4 = {{src_buf7_read_12_int_reg[23:16]}};

assign tmp_5_fu_1038_p4 = {{src_buf4_read_10_int_reg[15:8]}};

assign tmp_60_fu_1940_p4 = {{src_buf1_read_7_int_reg[23:16]}};

assign tmp_61_fu_1950_p4 = {{src_buf1_read_11_int_reg[23:16]}};

assign tmp_62_fu_1974_p4 = {{src_buf7_read_7_int_reg[23:16]}};

assign tmp_63_fu_1992_p4 = {{src_buf7_read_11_int_reg[23:16]}};

assign tmp_64_fu_2016_p4 = {{src_buf1_read_8_int_reg[23:16]}};

assign tmp_65_fu_2026_p4 = {{src_buf1_read_10_int_reg[23:16]}};

assign tmp_66_fu_2050_p4 = {{src_buf7_read_8_int_reg[23:16]}};

assign tmp_67_fu_2068_p4 = {{src_buf7_read_10_int_reg[23:16]}};

assign tmp_70_fu_2112_p4 = {{src_buf2_read_int_reg[23:16]}};

assign tmp_71_fu_2122_p4 = {{src_buf2_read_12_int_reg[23:16]}};

assign tmp_72_fu_2146_p4 = {{src_buf6_read_int_reg[23:16]}};

assign tmp_73_fu_2160_p4 = {{src_buf6_read_12_int_reg[23:16]}};

assign tmp_74_fu_2180_p4 = {{src_buf2_read_7_int_reg[23:16]}};

assign tmp_75_fu_2190_p4 = {{src_buf2_read_11_int_reg[23:16]}};

assign tmp_76_fu_2214_p4 = {{src_buf6_read_7_int_reg[23:16]}};

assign tmp_77_fu_2232_p4 = {{src_buf6_read_11_int_reg[23:16]}};

assign tmp_78_fu_2256_p4 = {{src_buf2_read_8_int_reg[23:16]}};

assign tmp_79_fu_2266_p4 = {{src_buf2_read_10_int_reg[23:16]}};

assign tmp_7_fu_1066_p4 = {{src_buf1_read_int_reg[15:8]}};

assign tmp_80_fu_2290_p4 = {{src_buf6_read_8_int_reg[23:16]}};

assign tmp_81_fu_2308_p4 = {{src_buf6_read_10_int_reg[23:16]}};

assign tmp_84_fu_2352_p4 = {{src_buf3_read_int_reg[23:16]}};

assign tmp_85_fu_2362_p4 = {{src_buf3_read_12_int_reg[23:16]}};

assign tmp_86_fu_2386_p4 = {{src_buf5_read_int_reg[23:16]}};

assign tmp_87_fu_2400_p4 = {{src_buf5_read_12_int_reg[23:16]}};

assign tmp_88_fu_2420_p4 = {{src_buf3_read_7_int_reg[23:16]}};

assign tmp_89_fu_2430_p4 = {{src_buf3_read_11_int_reg[23:16]}};

assign tmp_8_fu_1076_p4 = {{src_buf1_read_12_int_reg[15:8]}};

assign tmp_90_fu_2454_p4 = {{src_buf5_read_7_int_reg[23:16]}};

assign tmp_91_fu_2472_p4 = {{src_buf5_read_11_int_reg[23:16]}};

assign tmp_92_fu_2496_p4 = {{src_buf3_read_8_int_reg[23:16]}};

assign tmp_93_fu_2506_p4 = {{src_buf3_read_10_int_reg[23:16]}};

assign tmp_94_fu_2530_p4 = {{src_buf5_read_8_int_reg[23:16]}};

assign tmp_95_fu_2548_p4 = {{src_buf5_read_10_int_reg[23:16]}};

assign tmp_9_fu_1100_p4 = {{src_buf7_read_int_reg[15:8]}};

assign trunc_ln249_1_fu_456_p1 = src_buf4_read_12_int_reg[7:0];

assign trunc_ln249_fu_452_p1 = src_buf4_read_int_reg[7:0];

assign trunc_ln250_1_fu_464_p1 = src_buf4_read_11_int_reg[7:0];

assign trunc_ln250_fu_460_p1 = src_buf4_read_7_int_reg[7:0];

assign trunc_ln251_1_fu_488_p1 = src_buf4_read_10_int_reg[7:0];

assign trunc_ln251_fu_484_p1 = src_buf4_read_8_int_reg[7:0];

assign trunc_ln252_fu_508_p1 = src_buf4_read_9_int_reg[7:0];

assign trunc_ln253_1_fu_516_p1 = src_buf1_read_12_int_reg[7:0];

assign trunc_ln253_2_fu_534_p1 = src_buf7_read_int_reg[7:0];

assign trunc_ln253_3_fu_542_p1 = src_buf7_read_12_int_reg[7:0];

assign trunc_ln253_fu_512_p1 = src_buf1_read_int_reg[7:0];

assign trunc_ln256_1_fu_560_p1 = src_buf1_read_11_int_reg[7:0];

assign trunc_ln256_2_fu_578_p1 = src_buf7_read_7_int_reg[7:0];

assign trunc_ln256_3_fu_590_p1 = src_buf7_read_11_int_reg[7:0];

assign trunc_ln256_fu_556_p1 = src_buf1_read_7_int_reg[7:0];

assign trunc_ln259_1_fu_612_p1 = src_buf1_read_10_int_reg[7:0];

assign trunc_ln259_2_fu_630_p1 = src_buf7_read_8_int_reg[7:0];

assign trunc_ln259_3_fu_642_p1 = src_buf7_read_10_int_reg[7:0];

assign trunc_ln259_fu_608_p1 = src_buf1_read_8_int_reg[7:0];

assign trunc_ln262_1_fu_664_p1 = src_buf7_read_9_int_reg[7:0];

assign trunc_ln262_fu_660_p1 = src_buf1_read_9_int_reg[7:0];

assign trunc_ln263_1_fu_672_p1 = src_buf2_read_12_int_reg[7:0];

assign trunc_ln263_2_fu_690_p1 = src_buf6_read_int_reg[7:0];

assign trunc_ln263_3_fu_698_p1 = src_buf6_read_12_int_reg[7:0];

assign trunc_ln263_fu_668_p1 = src_buf2_read_int_reg[7:0];

assign trunc_ln266_1_fu_716_p1 = src_buf2_read_11_int_reg[7:0];

assign trunc_ln266_2_fu_734_p1 = src_buf6_read_7_int_reg[7:0];

assign trunc_ln266_3_fu_746_p1 = src_buf6_read_11_int_reg[7:0];

assign trunc_ln266_fu_712_p1 = src_buf2_read_7_int_reg[7:0];

assign trunc_ln269_1_fu_768_p1 = src_buf2_read_10_int_reg[7:0];

assign trunc_ln269_2_fu_786_p1 = src_buf6_read_8_int_reg[7:0];

assign trunc_ln269_3_fu_798_p1 = src_buf6_read_10_int_reg[7:0];

assign trunc_ln269_fu_764_p1 = src_buf2_read_8_int_reg[7:0];

assign trunc_ln272_1_fu_820_p1 = src_buf6_read_9_int_reg[7:0];

assign trunc_ln272_fu_816_p1 = src_buf2_read_9_int_reg[7:0];

assign trunc_ln273_1_fu_828_p1 = src_buf3_read_12_int_reg[7:0];

assign trunc_ln273_2_fu_846_p1 = src_buf5_read_int_reg[7:0];

assign trunc_ln273_3_fu_854_p1 = src_buf5_read_12_int_reg[7:0];

assign trunc_ln273_fu_824_p1 = src_buf3_read_int_reg[7:0];

assign trunc_ln276_1_fu_872_p1 = src_buf3_read_11_int_reg[7:0];

assign trunc_ln276_2_fu_890_p1 = src_buf5_read_7_int_reg[7:0];

assign trunc_ln276_3_fu_902_p1 = src_buf5_read_11_int_reg[7:0];

assign trunc_ln276_fu_868_p1 = src_buf3_read_7_int_reg[7:0];

assign trunc_ln279_1_fu_924_p1 = src_buf3_read_10_int_reg[7:0];

assign trunc_ln279_2_fu_942_p1 = src_buf5_read_8_int_reg[7:0];

assign trunc_ln279_3_fu_954_p1 = src_buf5_read_10_int_reg[7:0];

assign trunc_ln279_fu_920_p1 = src_buf3_read_8_int_reg[7:0];

assign trunc_ln282_1_fu_976_p1 = src_buf5_read_9_int_reg[7:0];

assign trunc_ln282_fu_972_p1 = src_buf3_read_9_int_reg[7:0];

assign val_1_fu_2976_p4 = {{add_ln286_1_fu_2971_p2[29:16]}};

assign val_2_fu_3010_p4 = {{add_ln286_2_fu_3005_p2[29:16]}};

assign val_fu_2942_p4 = {{add_ln286_fu_2937_p2[29:16]}};

assign value_1_fu_3036_p3 = ((icmp_ln290_reg_4203[0:0] == 1'b1) ? 8'd255 : value_reg_4208);

assign value_3_fu_3042_p3 = ((icmp_ln290_1_reg_4213[0:0] == 1'b1) ? 8'd255 : value_2_reg_4218);

assign value_5_fu_3048_p3 = ((icmp_ln290_2_reg_4223[0:0] == 1'b1) ? 8'd255 : value_4_reg_4228);

assign zext_ln249_10_fu_500_p1 = weights_read_5_int_reg;

assign zext_ln249_11_fu_504_p1 = weights_read_5_int_reg;

assign zext_ln249_3_fu_2832_p1 = weights_read_7_reg_3645_pp0_iter3_reg;

assign zext_ln249_4_fu_2598_p1 = weights_read_7_reg_3645;

assign zext_ln249_5_fu_2601_p1 = weights_read_7_reg_3645;

assign zext_ln249_6_fu_2895_p1 = weights_read_3_reg_3640_pp0_iter5_reg;

assign zext_ln249_7_fu_476_p1 = weights_read_4_int_reg;

assign zext_ln249_8_fu_480_p1 = weights_read_4_int_reg;

assign zext_ln249_9_fu_2835_p1 = weights_read_2_reg_3635_pp0_iter3_reg;

assign zext_ln252_2_fu_2874_p1 = weights_read_1_reg_3628_pp0_iter4_reg;

assign zext_ln252_3_fu_2604_p1 = weights_read_1_reg_3628;

assign zext_ln252_4_fu_2730_p1 = weights_read_1_reg_3628_pp0_iter1_reg;

assign zext_ln253_10_fu_1086_p1 = tmp_7_fu_1066_p4;

assign zext_ln253_11_fu_1090_p1 = tmp_8_fu_1076_p4;

assign zext_ln253_18_fu_1110_p1 = tmp_9_fu_1100_p4;

assign zext_ln253_1_fu_524_p1 = trunc_ln253_1_fu_516_p1;

assign zext_ln253_20_fu_1892_p1 = tmp_56_fu_1872_p4;

assign zext_ln253_21_fu_1896_p1 = tmp_57_fu_1882_p4;

assign zext_ln253_23_fu_1124_p1 = tmp_10_fu_1114_p4;

assign zext_ln253_31_fu_1916_p1 = tmp_58_fu_1906_p4;

assign zext_ln253_32_fu_1930_p1 = tmp_59_fu_1920_p4;

assign zext_ln253_3_fu_538_p1 = trunc_ln253_2_fu_534_p1;

assign zext_ln253_4_fu_546_p1 = trunc_ln253_3_fu_542_p1;

assign zext_ln253_fu_520_p1 = trunc_ln253_fu_512_p1;

assign zext_ln256_11_fu_1182_p1 = tmp_13_fu_1168_p4;

assign zext_ln256_13_fu_1960_p1 = tmp_60_fu_1940_p4;

assign zext_ln256_14_fu_1964_p1 = tmp_61_fu_1950_p4;

assign zext_ln256_16_fu_1196_p1 = tmp_14_fu_1186_p4;

assign zext_ln256_18_fu_1988_p1 = tmp_62_fu_1974_p4;

assign zext_ln256_19_fu_2002_p1 = tmp_63_fu_1992_p4;

assign zext_ln256_1_fu_564_p1 = trunc_ln256_fu_556_p1;

assign zext_ln256_2_fu_568_p1 = trunc_ln256_1_fu_560_p1;

assign zext_ln256_4_fu_586_p1 = trunc_ln256_2_fu_578_p1;

assign zext_ln256_5_fu_594_p1 = trunc_ln256_3_fu_590_p1;

assign zext_ln256_7_fu_1154_p1 = tmp_11_fu_1134_p4;

assign zext_ln256_8_fu_1158_p1 = tmp_12_fu_1144_p4;

assign zext_ln259_11_fu_1258_p1 = tmp_17_fu_1244_p4;

assign zext_ln259_13_fu_2036_p1 = tmp_64_fu_2016_p4;

assign zext_ln259_14_fu_2040_p1 = tmp_65_fu_2026_p4;

assign zext_ln259_16_fu_1272_p1 = tmp_18_fu_1262_p4;

assign zext_ln259_18_fu_2064_p1 = tmp_66_fu_2050_p4;

assign zext_ln259_19_fu_2078_p1 = tmp_67_fu_2068_p4;

assign zext_ln259_1_fu_616_p1 = trunc_ln259_fu_608_p1;

assign zext_ln259_2_fu_620_p1 = trunc_ln259_1_fu_612_p1;

assign zext_ln259_4_fu_638_p1 = trunc_ln259_2_fu_630_p1;

assign zext_ln259_5_fu_646_p1 = trunc_ln259_3_fu_642_p1;

assign zext_ln259_7_fu_1230_p1 = tmp_15_fu_1210_p4;

assign zext_ln259_8_fu_1234_p1 = tmp_16_fu_1220_p4;

assign zext_ln263_10_fu_1326_p1 = tmp_21_fu_1306_p4;

assign zext_ln263_11_fu_1330_p1 = tmp_22_fu_1316_p4;

assign zext_ln263_18_fu_1350_p1 = tmp_23_fu_1340_p4;

assign zext_ln263_1_fu_680_p1 = trunc_ln263_1_fu_672_p1;

assign zext_ln263_20_fu_2132_p1 = tmp_70_fu_2112_p4;

assign zext_ln263_21_fu_2136_p1 = tmp_71_fu_2122_p4;

assign zext_ln263_23_fu_1364_p1 = tmp_24_fu_1354_p4;

assign zext_ln263_31_fu_2156_p1 = tmp_72_fu_2146_p4;

assign zext_ln263_32_fu_2170_p1 = tmp_73_fu_2160_p4;

assign zext_ln263_3_fu_694_p1 = trunc_ln263_2_fu_690_p1;

assign zext_ln263_4_fu_702_p1 = trunc_ln263_3_fu_698_p1;

assign zext_ln263_fu_676_p1 = trunc_ln263_fu_668_p1;

assign zext_ln266_11_fu_1422_p1 = tmp_27_fu_1408_p4;

assign zext_ln266_13_fu_2200_p1 = tmp_74_fu_2180_p4;

assign zext_ln266_14_fu_2204_p1 = tmp_75_fu_2190_p4;

assign zext_ln266_16_fu_1436_p1 = tmp_28_fu_1426_p4;

assign zext_ln266_18_fu_2228_p1 = tmp_76_fu_2214_p4;

assign zext_ln266_19_fu_2242_p1 = tmp_77_fu_2232_p4;

assign zext_ln266_1_fu_720_p1 = trunc_ln266_fu_712_p1;

assign zext_ln266_2_fu_724_p1 = trunc_ln266_1_fu_716_p1;

assign zext_ln266_4_fu_742_p1 = trunc_ln266_2_fu_734_p1;

assign zext_ln266_5_fu_750_p1 = trunc_ln266_3_fu_746_p1;

assign zext_ln266_7_fu_1394_p1 = tmp_25_fu_1374_p4;

assign zext_ln266_8_fu_1398_p1 = tmp_26_fu_1384_p4;

assign zext_ln269_11_fu_1498_p1 = tmp_31_fu_1484_p4;

assign zext_ln269_13_fu_2276_p1 = tmp_78_fu_2256_p4;

assign zext_ln269_14_fu_2280_p1 = tmp_79_fu_2266_p4;

assign zext_ln269_16_fu_1512_p1 = tmp_32_fu_1502_p4;

assign zext_ln269_18_fu_2304_p1 = tmp_80_fu_2290_p4;

assign zext_ln269_19_fu_2318_p1 = tmp_81_fu_2308_p4;

assign zext_ln269_1_fu_772_p1 = trunc_ln269_fu_764_p1;

assign zext_ln269_2_fu_776_p1 = trunc_ln269_1_fu_768_p1;

assign zext_ln269_4_fu_794_p1 = trunc_ln269_2_fu_786_p1;

assign zext_ln269_5_fu_802_p1 = trunc_ln269_3_fu_798_p1;

assign zext_ln269_7_fu_1470_p1 = tmp_29_fu_1450_p4;

assign zext_ln269_8_fu_1474_p1 = tmp_30_fu_1460_p4;

assign zext_ln273_10_fu_1566_p1 = tmp_35_fu_1546_p4;

assign zext_ln273_11_fu_1570_p1 = tmp_36_fu_1556_p4;

assign zext_ln273_18_fu_1590_p1 = tmp_37_fu_1580_p4;

assign zext_ln273_1_fu_836_p1 = trunc_ln273_1_fu_828_p1;

assign zext_ln273_20_fu_2372_p1 = tmp_84_fu_2352_p4;

assign zext_ln273_21_fu_2376_p1 = tmp_85_fu_2362_p4;

assign zext_ln273_23_fu_1604_p1 = tmp_38_fu_1594_p4;

assign zext_ln273_31_fu_2396_p1 = tmp_86_fu_2386_p4;

assign zext_ln273_32_fu_2410_p1 = tmp_87_fu_2400_p4;

assign zext_ln273_3_fu_850_p1 = trunc_ln273_2_fu_846_p1;

assign zext_ln273_4_fu_858_p1 = trunc_ln273_3_fu_854_p1;

assign zext_ln273_fu_832_p1 = trunc_ln273_fu_824_p1;

assign zext_ln276_11_fu_1662_p1 = tmp_41_fu_1648_p4;

assign zext_ln276_13_fu_2440_p1 = tmp_88_fu_2420_p4;

assign zext_ln276_14_fu_2444_p1 = tmp_89_fu_2430_p4;

assign zext_ln276_16_fu_1676_p1 = tmp_42_fu_1666_p4;

assign zext_ln276_18_fu_2468_p1 = tmp_90_fu_2454_p4;

assign zext_ln276_19_fu_2482_p1 = tmp_91_fu_2472_p4;

assign zext_ln276_1_fu_876_p1 = trunc_ln276_fu_868_p1;

assign zext_ln276_2_fu_880_p1 = trunc_ln276_1_fu_872_p1;

assign zext_ln276_4_fu_898_p1 = trunc_ln276_2_fu_890_p1;

assign zext_ln276_5_fu_906_p1 = trunc_ln276_3_fu_902_p1;

assign zext_ln276_7_fu_1634_p1 = tmp_39_fu_1614_p4;

assign zext_ln276_8_fu_1638_p1 = tmp_40_fu_1624_p4;

assign zext_ln279_11_fu_1738_p1 = tmp_45_fu_1724_p4;

assign zext_ln279_13_fu_2516_p1 = tmp_92_fu_2496_p4;

assign zext_ln279_14_fu_2520_p1 = tmp_93_fu_2506_p4;

assign zext_ln279_16_fu_1752_p1 = tmp_46_fu_1742_p4;

assign zext_ln279_18_fu_2544_p1 = tmp_94_fu_2530_p4;

assign zext_ln279_19_fu_2558_p1 = tmp_95_fu_2548_p4;

assign zext_ln279_1_fu_928_p1 = trunc_ln279_fu_920_p1;

assign zext_ln279_2_fu_932_p1 = trunc_ln279_1_fu_924_p1;

assign zext_ln279_4_fu_950_p1 = trunc_ln279_2_fu_942_p1;

assign zext_ln279_5_fu_958_p1 = trunc_ln279_3_fu_954_p1;

assign zext_ln279_7_fu_1710_p1 = tmp_43_fu_1690_p4;

assign zext_ln279_8_fu_1714_p1 = tmp_44_fu_1700_p4;

assign zext_ln286_1_fu_2968_p1 = add_ln286_6_reg_4173_pp0_iter8_reg;

assign zext_ln286_2_fu_3002_p1 = add_ln286_8_reg_4183_pp0_iter8_reg;

assign zext_ln286_fu_2934_p1 = add_ln286_4_reg_4163_pp0_iter8_reg;

endmodule //gaussian_filter_accel_xfapplygaussian7x7_3_16_s
