// Seed: 77993184
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output supply1 id_1;
  assign id_1 = 1 - -1;
endmodule
module module_1 #(
    parameter id_7 = 32'd71
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire _id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_4,
      id_9,
      id_3,
      id_5,
      id_1
  );
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_11, id_12;
  wire id_13;
  wire id_14;
  wire id_15;
  logic [7:0][-1 : id_7  ==  1] id_16 = -1;
endmodule
