Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sun May 31 15:10:02 2020
| Host             : mohamad running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.971        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.840        |
| Device Static (W)        | 0.131        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 62.3         |
| Junction Temperature (C) | 47.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.075 |        9 |       --- |             --- |
| Slice Logic              |     0.011 |    20862 |       --- |             --- |
|   LUT as Logic           |     0.009 |     5994 |     17600 |           34.06 |
|   Register               |     0.001 |    10811 |     35200 |           30.71 |
|   CARRY4                 |    <0.001 |      250 |      4400 |            5.68 |
|   LUT as Shift Register  |    <0.001 |      768 |      6000 |           12.80 |
|   LUT as Distributed RAM |    <0.001 |       64 |      6000 |            1.07 |
|   F7/F8 Muxes            |    <0.001 |      150 |     17600 |            0.85 |
|   Others                 |    <0.001 |     1314 |       --- |             --- |
| Signals                  |     0.017 |    14891 |       --- |             --- |
| Block RAM                |     0.032 |     15.5 |        60 |           25.83 |
| MMCM                     |     0.100 |        1 |         2 |           50.00 |
| I/O                      |     0.038 |       15 |       100 |           15.00 |
| PS7                      |     1.567 |        1 |       --- |             --- |
| Static Power             |     0.131 |          |           |                 |
| Total                    |     1.971 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.149 |       0.140 |      0.009 |
| Vccaux    |       1.800 |     0.080 |       0.071 |      0.009 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.747 |       0.714 |      0.034 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                        | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------+
| CLKFBIN                                                                                    | design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/CLKFBIN                    |             6.1 |
| CLK_OUT_5x_hdmi_clk                                                                        | design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk        |             1.2 |
| clk_fpga_0                                                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK0                                |             5.0 |
| clk_fpga_0                                                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                   |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs          |            33.0 |
| dvi2rgb_1_PixelClk                                                                         | design_1_i/hdmi_decode/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |             6.1 |
| hdmi_in_clk_p                                                                              | hdmi_in_clk_p                                                                 |             6.1 |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| design_1_wrapper         |     1.840 |
|   dbg_hub                |     0.004 |
|     inst                 |     0.004 |
|       BSCANID.u_xsdbm_id |     0.004 |
|   design_1_i             |     1.833 |
|     hdmi_decode          |     0.185 |
|       dvi2rgb_1          |     0.144 |
|       system_ila_0       |     0.019 |
|       system_ila_1       |     0.016 |
|       v_vid_in_axi4s_0   |     0.007 |
|     processing_system7_0 |     1.568 |
|       inst               |     1.568 |
|     vdma                 |     0.079 |
|       axi_interconnect_0 |     0.002 |
|       axi_vdma_0         |     0.025 |
|       ps7_0_axi_periph   |     0.008 |
|       system_ila_0       |     0.044 |
+--------------------------+-----------+


