srcscan starts
srcscan exits with return value 0
-9002)
INFO: analyzing module okCoreHarness (VERI-9002)
INFO: analyzing module ok_tfifo (VERI-9002)
INFO: analyzing module fifo_generator_v13_2_5 (VERI-9002)
INFO: analyzing module okHost (VERI-9002)
INFO: analyzing module okWireOR (VERI-9002)
INFO: analyzing module okPipeOut (VERI-9002)
INFO: analyzing module okTriggerIn (VERI-9002)
INFO: analyzing module okWireIn (VERI-9002)
INFO: analyINFO: analyzing module okCore (VERI-9002)
INFO: analyzing module okCoreHarness (VERI-9002)
INFO: analyzing module ok_tfifo (VERI-9002)
INFO: analyzing module fifo_generator_v13_2_5 (VERI-9002)
INFO: analyzing module okHost (VERI-9002)
INFO: analyzing module okWireOR (VERI-9002)
INFO: analyzing module okPipeOut (VERI-9002)
INFO: analyzing module okTriggerIn (VERI-9002)
INFO: analyzing module okWireIn (VERI-9002)
INFO: analyzing module signal_gen (VERI-9002)
INFO: analyzing module syzygy_adc_dco (VERI-9002)
INFO: analyzing module syzygy_adc_enc (VERI-9002)
INFO: analyzing module syzygy_adc_frame (VERI-9002)
INFO: analyzing module syzygy_adc_phy (VERI-9002)
INFO: analyzing module syzygy_adc_top (VERI-9002)
INFO: analyzing module syzygy_dac_spi_module (VERI-9002)
INFO: analyzing module xem7320_adc (VERI-9002)
C:/Users/heech/AppData/Local/Temp/VivadoEditorAssist11573336602965423402.tmp(263): WARNING: identifier 'phy_clk' is used before its declaration (VERI-1875)
INFO: analyzing module syzygy_dac_top (VERI-9002)
C:/Users/heech/AppData/Local/Temp/VivadoEditorAssist6751380339757117226.tmp(118): WARNING: syntax error near 'input' (VERI-1137)
C:/Users/heech/AppData/Local/Temp/VivadoEditorAssist6751380339757117226.tmp(118): ERROR: Verilog 2000 keyword 'input' used in incorrect context (VERI-2344)
INFO: analyzing module dds_fp (VERI-9002)
INFO: analyzing module dac_controller (VERI-9002)
srcscan exits with return value 0
