<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <name preferredWidth="225" />
   <inputclock preferredWidth="189" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library,Library/Interface Protocols,Library/Basic Functions/Clocks; PLLs and Resets/PLL,Project,Library/Basic Functions/Clocks; PLLs and Resets,Library/Basic Functions,Library/University Program/Clock,Library/Interface Protocols/Transceiver PLL,Library/University Program" />
 <window width="1366" height="740" x="0" y="0" />
 <generation synthesis="VHDL" block_symbol_file="0" />
</preferences>
