<!DOCTYPE html>
<html lang="en">
  <head>
    

<script>!function(){var e=window.matchMedia&&window.matchMedia("(prefers-color-scheme: dark)").matches,t=localStorage.getItem("use-color-scheme")||"auto";("dark"===t||e&&"light"!==t)&&document.documentElement.classList.toggle("dark",!0)}()</script>

<meta charset="utf-8" >

<title>ç‚ºä»€éº¼KVMé‡æ–°åˆå§‹åŒ–vCPUæ™‚è¦æ¸…é™¤æ‰€æœ‰stage 2åœ°å€è½‰æ›?</title>
<meta name="google-site-verification" content="CmjL_aZ8fDb2ZxqOct5raymSCyinEt7dd7JeIro6eig" />
<meta name="keywords" content="ç‚ºä»€éº¼KVMé‡æ–°åˆå§‹åŒ–vCPUæ™‚è¦æ¸…é™¤æ‰€æœ‰stage 2åœ°å€è½‰æ›?, blog keywords">
<meta name="description" content="
å°æ–¼é€™ç¯‡æˆ‘åŸæœ¬æ˜¯æƒ³è¦å¯«çš„é †ä¸€é»çš„ï¼Œä½†å¯«åˆ°å¾Œä¾†å¯¦åœ¨æ˜¯å¤ªé›œäº†ä¹Ÿå¤ªå¤šèƒŒæ™¯çŸ¥è­˜è¦è£œå……ï¼Œæ‰€ä»¥æœ€å¾Œæ¯”è¼ƒåƒæ˜¯ä¸€ä»½é›œäº‚çš„ç­†è¨˜ğŸ˜… æœ‰èˆˆè¶£çš„äººå¦‚æœæœ‰å•é¡Œæ­¡è¿ä¾†ä¿¡è¨è«–

æ­¤æ–‡ä¸­â€guestâ€èˆ‡â€VMâ€èˆ‡â€guest VMâ€é€™ä¸‰å€‹è©æ˜¯ä¸€æ¨£çš„æ„æ€
Arm Arc">
<meta name="apple-mobile-web-app-capable" content="yes">
<meta name="apple-mobile-web-app-status-bar-style" content="black-translucent">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1, user-scalable=no">
<link rel="shortcut icon" href="/favicon.ico">
<link rel="stylesheet" href="/style/main.css">


<link rel="stylesheet" href="/style/jquery.fancybox.min.css">




    <link rel="stylesheet" href="/style/prism.css"/>





  <meta name="generator" content="Hexo 7.1.1"></head>
  <body>
    <div id="app" class="main">

<div class="site-header-container">
  <div class="site-header">
    <div class="left">
      <a href="https://rhythm16.github.io">
        <img class="avatar" src="/images/avatar.png" alt="" width="32px" height="32px">
      </a>
      <a href="https://rhythm16.github.io">
        <h1 class="site-title">rhythm16.github.io</h1>
      </a>
    </div>
    <div class="right">
        <i class="icon menu-switch icon-menu-outline" ></i>
    </div>
  </div>
</div>

<div class="menu-container" style="height: 0;opacity: 0;">
<nav class="menu-list">
  
    
      <a href="/" class="menu purple-link">
        Home
      </a>
    
  
    
      <a href="/tags" class="menu purple-link">
        Tags
      </a>
    
  
    
      <a href="/categories" class="menu purple-link">
        Categories
      </a>
    
  
    
      <a href="/archives" class="menu purple-link">
        Archives
      </a>
    
  
    
      <a href="/about" class="menu purple-link">
        About
      </a>
    
  
</nav>
</div>



  <div class="content-container">
    <div class="post-detail">
      
      <h2 class="post-title">ç‚ºä»€éº¼KVMé‡æ–°åˆå§‹åŒ–vCPUæ™‚è¦æ¸…é™¤æ‰€æœ‰stage 2åœ°å€è½‰æ›?</h2>
      <div class="post-info post-detail-info">
        <span><i class="icon icon-calendar-outline"></i> 2024-10-30</span>
        
          <span>
          <i class="icon icon-pricetags-outline"></i>
            
              <a href="/tags/Linux/">
              Linux
                
                  ï¼Œ
                
              </a>
            
              <a href="/tags/KVM/">
              KVM
                
                  ï¼Œ
                
              </a>
            
              <a href="/tags/ARMv8/">
              ARMv8
                
              </a>
            
          </span>
        
      </div>
      <div class="post-content-wrapper">
        <div class="post-content">
          <blockquote>
<p>å°æ–¼é€™ç¯‡æˆ‘åŸæœ¬æ˜¯æƒ³è¦å¯«çš„é †ä¸€é»çš„ï¼Œä½†å¯«åˆ°å¾Œä¾†å¯¦åœ¨æ˜¯å¤ªé›œäº†ä¹Ÿå¤ªå¤šèƒŒæ™¯çŸ¥è­˜è¦è£œå……ï¼Œæ‰€ä»¥æœ€å¾Œæ¯”è¼ƒåƒæ˜¯ä¸€ä»½é›œäº‚çš„ç­†è¨˜ğŸ˜… æœ‰èˆˆè¶£çš„äººå¦‚æœæœ‰å•é¡Œæ­¡è¿ä¾†ä¿¡è¨è«–</p>
</blockquote>
<p>æ­¤æ–‡ä¸­â€guestâ€èˆ‡â€VMâ€èˆ‡â€guest VMâ€é€™ä¸‰å€‹è©æ˜¯ä¸€æ¨£çš„æ„æ€</p>
<p>Arm Architecture Reference Manualä½¿ç”¨K.aç‰ˆæœ¬</p>
<h2 id="ä¸€å€‹åœ¨è®€codeé‡åˆ°çš„ç–‘å•"><a href="#ä¸€å€‹åœ¨è®€codeé‡åˆ°çš„ç–‘å•" class="headerlink" title="ä¸€å€‹åœ¨è®€codeé‡åˆ°çš„ç–‘å•"></a>ä¸€å€‹åœ¨è®€codeé‡åˆ°çš„ç–‘å•</h2><p>æˆ‘åœ¨çœ‹KVM codeæ™‚çœ‹åˆ°é€™ä¸€éƒ¨åˆ†:</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">static</span> <span class="type">int</span> <span class="title function_">kvm_arch_vcpu_ioctl_vcpu_init</span><span class="params">(<span class="keyword">struct</span> kvm_vcpu *vcpu,</span></span><br><span class="line"><span class="params">					 <span class="keyword">struct</span> kvm_vcpu_init *init)</span></span><br><span class="line">&#123;</span><br><span class="line"></span><br><span class="line">[...]</span><br><span class="line">	<span class="comment">/*</span></span><br><span class="line"><span class="comment">	 * Ensure a rebooted VM will fault in RAM pages and detect if the</span></span><br><span class="line"><span class="comment">	 * guest MMU is turned off and flush the caches as needed.</span></span><br><span class="line"><span class="comment">	 *</span></span><br><span class="line"><span class="comment">	 * S2FWB enforces all memory accesses to RAM being cacheable,</span></span><br><span class="line"><span class="comment">	 * ensuring that the data side is always coherent. We still</span></span><br><span class="line"><span class="comment">	 * need to invalidate the I-cache though, as FWB does *not*</span></span><br><span class="line"><span class="comment">	 * imply CTR_EL0.DIC.</span></span><br><span class="line"><span class="comment">	 */</span></span><br><span class="line">    <span class="comment">// æ­¤vCPUæœ‰è·‘éä¸€æ¬¡äº†ï¼Œä»£è¡¨æ˜¯é‡æ–°åˆå§‹åŒ–</span></span><br><span class="line">	<span class="keyword">if</span> (vcpu_has_run_once(vcpu)) &#123;</span><br><span class="line">        <span class="comment">// å¦‚æœæ²’æœ‰FEAT_FWBåŠŸèƒ½</span></span><br><span class="line">		<span class="keyword">if</span> (!cpus_have_final_cap(ARM64_HAS_STAGE2_FWB))</span><br><span class="line">            <span class="comment">// å°±æŠŠæ‰€æœ‰stage2 mappingçµ¦unmap</span></span><br><span class="line">			stage2_unmap_vm(vcpu-&gt;kvm);</span><br><span class="line">		<span class="keyword">else</span></span><br><span class="line">			icache_inval_all_pou();</span><br><span class="line">	&#125;</span><br><span class="line"></span><br><span class="line">[...]</span><br><span class="line"></span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>ç¾åœ¨éƒ½å…ˆå‡è¨­æ²’æœ‰FEAT_FWBï¼Œæ­¤ç¯‡ä¸è€ƒæ…®æœ‰FWBçš„æƒ…æ³</p>
<p>è€å¯¦èªªï¼Œçœ‹ä¸æ‡‚ç‚ºä»€éº¼é‡æ–°åˆå§‹åŒ–å°±è¦æŠŠstage2çµ¦unmapæ‰ã€‚å…ˆä¾†çœ‹çœ‹è¨»è§£ï¼Œç¬¬ä¸€éƒ¨åˆ†å°±æ˜¯é‡å°æ­¤æƒ…æ³:</p>
<blockquote>
<p>Ensure a rebooted VM will fault in RAM pages</p>
</blockquote>
<p>ã€Œåœ¨VM(å’ŒvCPU)é‡é–‹æ©Ÿçš„æƒ…æ³ä¸‹ï¼Œç¢ºä¿vCPUé‡æ–°page faultï¼Œå†æ¬¡å»ºç«‹stage 2 mappingã€<br>å…¶å¯¦åªæ˜¯æè¿°åœ¨åšçš„äº‹æƒ…ï¼Œä¸¦æ²’æœ‰è§£é‡‹åŸå› </p>
<blockquote>
<p>and detect if the guest MMU is turned off and flush the caches as needed</p>
</blockquote>
<p>ã€Œåµæ¸¬guestæ˜¯å¦å°‡MMUé—œé–‰ï¼Œä¸¦æŠŠè©²flushçš„çµ¦flushæ‰ (i.e. æŠŠé«’æ•¸æ“šå¯«å›)ã€</p>
<p>é¦–å…ˆï¼Œé€™è£¡æ²’æœ‰ç¨‹å¼åœ¨â€åµæ¸¬â€ guestæœ‰æ²’æœ‰æŠŠMMUé—œæ‰ï¼Œæ‰€ä»¥é€™éƒ¨åˆ†ä¸çŸ¥æ‰€äº‘ï¼Œå¾Œé¢èªªé©æ™‚åœ°æŠŠé«’æ•¸æ“šå¯«å›ï¼Œè½èµ·ä¾†å¥½åƒæœ‰å¿…è¦ï¼Œä½†æ˜¯ä»€éº¼æ™‚å€™éœ€è¦å‘¢? ä¹Ÿæ²’æœ‰è§£é‡‹</p>
<h2 id="Mailing-Listæ€éº¼èªª"><a href="#Mailing-Listæ€éº¼èªª" class="headerlink" title="Mailing Listæ€éº¼èªª"></a>Mailing Listæ€éº¼èªª</h2><p>é‡åˆ°ç¨‹å¼çœ‹ä¸æ‡‚çš„æ™‚å€™å°±æ˜¯æŒ–mailing listçš„æ™‚å€™äº†ï¼Œ<code>git blame</code> ç„¶å¾Œçœ‹ä¸€ä¸‹commité€šå¸¸å°±å¯ä»¥é€£åˆ°ç•¶åˆçš„email threadï¼Œé€™å¹¾è¡Œç¨‹å¼ç¶“éäº†å¹¾æ¬¡çš„ä¿®æ”¹ï¼Œè¨è«–æ¯”è¼ƒå®Œæ•´çš„æ˜¯<a target="_blank" rel="noopener" href="https://lore.kernel.org/all/20200415072835.1164-1-yuzenghui@huawei.com/">é€™ä¸²</a>ï¼Œå…¶ä¸­Alexandru Eliseièªªäº†ç‚ºä»€éº¼ç•¶åˆChristoffer Dallè¦åŠ ä¸Š<code>stage2_unmap_vm</code>:</p>
<blockquote>
<p>I had a chat with Christoffer about stage2_unmap_vm, and as I understood it, the purpose was to make sure that any changes made by userspace were seen by the guest while the MMU is off. When a stage 2 fault happens, we do clean+inval on the dcache, or inval on the icache if it was an exec fault. This means that whatever the host userspace writes while the guest is shut down and is still in the cache, the guest will be able to read&#x2F;execute.</p>
<p>This can be relevant if the guest relocates the kernel and overwrites the original image location, and userspace copies the original kernel image back in before restarting the vm.</p>
</blockquote>
<p>æ‰€ä»¥èªªunmapçš„ç”¨æ„æ˜¯è¦è®“guesté‡é–‹æ©Ÿå†æ¬¡é‹è¡Œæ™‚èƒ½å¤ çœ‹è¦‹userspace (åœ¨è·‘guestä¹‹å‰) æ‰€æ›´æ”¹çš„è¨˜æ†¶é«”å…§å®¹ï¼Œå…·é«”çš„ä¾‹å­æ˜¯guest relocate kernelï¼Œä¸¦æŠŠåŸæœ¬kernelçš„ä½ç½®çµ¦å¯«äº†åˆ¥çš„æ±è¥¿ï¼Œæ¥è‘—host userspaceæŠŠVMæš«åœï¼ŒæŠŠkernel imageå¯«å›åŸæœ¬çš„åœ°æ–¹ï¼Œæ¥è‘—é‡æ–°é–‹æ©Ÿã€‚</p>
<h2 id="åˆ†æ"><a href="#åˆ†æ" class="headerlink" title="åˆ†æ"></a>åˆ†æ</h2><p>æœ‰äº†ä»¥ä¸Šçš„è£œå……ä¹‹å¾Œå…ˆä¾†æ•´ç†ä¸€ä¸‹é€™å€‹éç¨‹ç™¼ç”Ÿäº†ä»€éº¼äº‹</p>
<ol>
<li><p>guestæ­£å¸¸é‹è¡Œï¼Œè®€å¯«è¨˜æ†¶é«”</p>
</li>
<li><p>å› interrupt, exceptionç­‰å› ç´ åˆ‡æ›å›userspace</p>
</li>
<li><p>userspaceæš«åœguestï¼Œä¸¦ä¸”æ‰“ç®—å°‡VMé‡æ–°é–‹æ©Ÿï¼Œæ‰€ä»¥é‡ç½®ä¸¦æ”¹å¯«äº†æ‰€æœ‰çš„guest memoryï¼ŒvCPUæš«å­˜å™¨ç­‰ç­‰</p>
</li>
<li><p>userspaceå‘¼å«KVM APIä¾†é‡æ–°initè©²vCPU</p>
</li>
<li><p>guesté‡æ–°é–‹å§‹åŸ·è¡Œï¼Œé‡é–‹æ©Ÿé–‹å§‹åŸ·è¡Œæ™‚ï¼Œguestçš„MMUæ˜¯é—œæ‰çš„</p>
</li>
</ol>
<p>é€™å€‹éç¨‹ä¸­ï¼Œä¹çœ‹ä¹‹ä¸‹å¦‚æœKVMä»€éº¼éƒ½ä¸åšï¼Œå¯èƒ½æœƒæœ‰2å€‹å•é¡Œ:</p>
<ol>
<li><p>gueståœ¨è¢«æš«åœä¹‹å‰(ç¬¬1æ­¥)å› ç‚ºä½¿ç”¨èˆ‡hostä¸åŒçš„address spaceï¼Œæ‰€ä»¥coherencyè¢«æ‰“ç ´ï¼Œæ¥è‘—å‡ºç¾ä»¥ä¸‹ç‹€æ³</p>
<ol>
<li><p>ç¬¬ä¸€æ­¥æ™‚guestå­˜å–Xè™›æ“¬ä½å€ï¼Œå…¶å¯¦é«”ä½å€ç‚ºPï¼Œæ‰€ä»¥X(P)å­˜åœ¨æ–¼cacheä¸­</p>
</li>
<li><p>ç¬¬ä¸‰æ­¥æ™‚hostæ”¹å¯«guestè¨˜æ†¶é«”ï¼Œå­˜å–äº†Yè™›æ“¬ä½å€ï¼Œå…¶å¯¦é«”ä½å€ä¹Ÿç‚ºPï¼Œæ‰€ä»¥Y(P)å’ŒX(P)å­˜åœ¨æ–¼cacheä¸­</p>
</li>
<li><p>ç¡¬é«”æ±ºå®šæŠŠY(P) cleanåˆ°ä¸»è¨˜æ†¶é«”ï¼Œä¸¦ä¸”invalidate</p>
</li>
<li><p>ç¡¬é«”æ±ºå®šæŠŠX(P) cleanåˆ°ä¸»è¨˜æ†¶é«”ï¼Œä¸¦ä¸”invalidateï¼Œçµæœæœ€å¾Œä¸»è¨˜æ†¶é«”å¾—åˆ°èˆŠçš„æ•¸æ“šï¼Œcacheä¸­çš„æ–°æ•¸æ“šä¹Ÿæ²’äº†</p>
</li>
</ol>
</li>
<li><p>gueståœ¨ç¬¬5æ­¥æ™‚å­˜å–åˆ°èˆŠçš„å€¼(guestè¢«æš«åœå‰çš„å€¼)ï¼Œè€Œä¸æ˜¯ç¬¬3æ­¥hostæ”¹å¯«çš„å€¼</p>
<ol>
<li><p>ç¬¬ä¸€æ­¥æ™‚guestå­˜å–è¨˜æ†¶é«”ï¼Œå…§å®¹å­˜åœ¨cacheä¸­ï¼Œä¹Ÿè¢«ç¡¬é«”flushåˆ°ä¸»è¨˜æ†¶é«”</p>
</li>
<li><p>ç¬¬ä¸‰æ­¥æ™‚hostæ”¹å¯«äº†guestçš„è¨˜æ†¶é«”ï¼Œä½†æ˜¯å…§å®¹åªè¢«å­˜åœ¨cacheä¸­ï¼Œæ²’æœ‰è¢«ç¡¬é«”flushåˆ°ä¸»è¨˜æ†¶é«”</p>
</li>
<li><p>ç¬¬äº”æ­¥guesté‡æ–°åŸ·è¡Œæ™‚ï¼Œå› ç‚ºæ²’æœ‰æ‰“é–‹MMUï¼Œå°è‡´CPUç›´æ¥å¾ä¸»è¨˜æ†¶é«”å­˜å–è³‡æ–™ï¼Œå°±æ‹¿åˆ°äº†èˆŠçš„è³‡æ–™</p>
</li>
</ol>
</li>
</ol>
<h3 id="å•é¡Œ1"><a href="#å•é¡Œ1" class="headerlink" title="å•é¡Œ1"></a>å•é¡Œ1</h3><p>å…ˆä¾†çœ‹çœ‹å•é¡Œ1æœ‰æ²’æœ‰å¯èƒ½å‡ºç¾ï¼Œæ­¤ç‹€æ³è¦åˆ†æˆ2å€‹caseä¾†è¨è«–:</p>
<p>ç¬¬ä¸€ï¼Œå¦‚æœguestçš„memory access attributesèˆ‡hostç›¸åŒï¼Œé‚£æ¯”è¼ƒç°¡å–®</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line">D8.17.1 Data and unified caches</span><br><span class="line"></span><br><span class="line">R_JHVQL</span><br><span class="line">For data and unified caches, if all data accesses to an address do not use mismatched memory attributes, then the </span><br><span class="line">use of address translation is transparent to any data access to the address.</span><br><span class="line"></span><br><span class="line">I_FHPPX</span><br><span class="line">The properties of data and unified caches are consistent with implementing the caches as physically-indexed, </span><br><span class="line">physically-tagged caches.</span><br><span class="line"></span><br><span class="line">D8.17.2 Instruction caches</span><br><span class="line"></span><br><span class="line">R_YXNGL &amp; R_LYZYY</span><br><span class="line">If all instruction fetches to an address do not use mismatched memory attributes, then the use of address </span><br><span class="line">translation is transparent to any instruction fetch to the address.</span><br></pre></td></tr></table></figure>

<p>åœ¨é€™å€‹æƒ…æ³ä¸‹cacheå°±åƒæ˜¯PIPTä¸€æ¨£ï¼Œä¸æœƒæœ‰ä¸åŒVAé€ æˆçš„coherencyå•é¡Œï¼Œorderingæ–¹é¢ä¹Ÿä¸æœƒæœ‰å•é¡Œï¼Œå› ç‚ºexception levelåˆ‡æ›å±¬æ–¼ä¸€ç¨®context synchronization eventï¼Œä¿è­‰äº†guestèˆ‡hostå­˜å–è¨˜æ†¶é«”çš„é †åºã€‚ä¸éï¼Œå› ç‚ºinstruction cacheèˆ‡data cacheæ˜¯æ²’æœ‰ç¡¬é«”coherentä¿è­‰çš„ï¼ŒKVMåœ¨é‡æ–°å•Ÿå‹•vCPUä¹‹å‰å¿…é ˆè¦invalidate instruction cacheã€‚</p>
<p>ç¬¬äºŒï¼Œå¦‚æœguestçš„memory access attributesèˆ‡hostä¸åŒï¼Œå…¶å¯¦ä¹Ÿä¸æœƒæœ‰å•é¡Œï¼Œå³ä½¿æœ‰ä»¥ä¸‹æ•˜è¿°:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">B2.15.1.2 Non-shareable Normal memory</span><br><span class="line">A location in Normal memory with the Non-shareable attribute does not require the hardware to make data accesses </span><br><span class="line">by different observers coherent, unless the memory is Non-cacheable. For a Non-shareable location, if other </span><br><span class="line">observers share the memory system, software must use cache maintenance instructions, if the presence of caches </span><br><span class="line">might lead to coherency issues when communicating between the observers. This cache maintenance requirement </span><br><span class="line">is in addition to the barrier operations that are required to ensure memory ordering.</span><br></pre></td></tr></table></figure>

<p>hostå·²çŸ¥æœƒä½¿ç”¨inner cacheable, inner shareableï¼Œçµ¦guestçš„stage 2æœƒä¹Ÿæ˜¯inner shareableï¼Œæ‰€ä»¥guestæœ€çµ‚ä½¿ç”¨çš„ä¸æœƒæ˜¯non-shareableï¼Œæ‰€ä»¥ä¹Ÿä¸æœƒé€ æˆcoherencyå•é¡Œï¼Œstage 1å’Œstage 2 shareabilityåˆä½µçš„æ–¹å¼åƒç…§å¦‚ä¸‹:</p>
<img src="/cache/image.png" class="">

<img src="/cache/image1.png" class="">

<p>é‚£æ—¢ç„¶hostèˆ‡guestéƒ½æ˜¯ä½¿ç”¨inner shareableï¼Œå¯ä»¥çœ‹åˆ°:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">B2.15.1.1.1 Shareable, Inner Shareable, and Outer Shareable Normal memory</span><br><span class="line">Each Inner Shareability domain contains a set of observers that are data coherent for each member of that set for </span><br><span class="line">data accesses with the Inner Shareable attribute made by any member of that set.</span><br></pre></td></tr></table></figure>

<p>å¦¥å¦¥çš„ï¼Œé‚„æ˜¯è¦flush instruction cacheå°±æ˜¯äº†</p>
<p>é€™é‚Šæ²’æœ‰è¨è«–cacheabilityæ˜¯å› ç‚ºby definitionå•é¡Œå°±èªªhostèˆ‡guestéƒ½ä½¿ç”¨cacheå­˜å–äº†ï¼Œæ‰€ä»¥ä¸€å®šæ˜¯inner cacheableï¼Œç•¢ç«Ÿä¸€å€‹ä½œæ¥­ç³»çµ±æ˜¯è¢«é æœŸè·‘åœ¨åŒä¸€å€‹inner shareability domainä¸­çš„ã€‚</p>
<p>é‡æ¸…ä¸€ä¸‹ï¼Œä»¥ä¸‹æ•˜è¿°æ‰€èªªéœ€è¦cache maintenanceæ˜¯åœ¨æœ‰ä»»æ„cacheabilityçš„æƒ…æ³ï¼Œè€Œç¾åœ¨guest &amp; hostéƒ½æ˜¯inner cacheableæ‰€ä»¥æ²’å•é¡Œ</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">D8.17.3 Cache maintenance requirements due to changing memory region attributes</span><br><span class="line">The behaviors caused by mismatched memory attributes mean that if any of the following changes are made to the </span><br><span class="line">Inner Cacheability or Outer Cacheability attributes in translation table entries, then software is required to ensure </span><br><span class="line">that any cached copies of affected locations are removed from the caches, typically by cleaning and invalidating the </span><br><span class="line">locations from the cache levels that might hold copies of the locations affected by the attribute change:</span><br><span class="line">â€¢ A change from Write-Back to Write-Through.</span><br><span class="line">â€¢ A change from Write-Back to Non-cacheable.</span><br><span class="line">â€¢ A change from Write-Through to Non-cacheable.</span><br><span class="line">â€¢ A change from Write-Through to Write-Back.</span><br></pre></td></tr></table></figure>

<h3 id="å•é¡Œ2"><a href="#å•é¡Œ2" class="headerlink" title="å•é¡Œ2"></a>å•é¡Œ2</h3><p>é€™å€‹å°±æ˜¯mailing listä¸Šä¸»è¦åœ¨è¨è«–çš„ç‹€æ³ï¼Œé‚£ä¹Ÿç¢ºå¯¦æœƒç™¼ç”Ÿï¼Œæˆ‘åœ¨ä¸Šé¢è²¼çš„mailing listé‚£ä¸€æ®µä¸­è¬›åˆ°ä¹‹æ‰€ä»¥æŠŠstage 2çµ¦unmapæ‰æ˜¯å› ç‚ºå¦‚æ­¤ä¸€ä¾†gueståœ¨é‡æ–°åŸ·è¡Œçš„æ™‚å€™å°±æœƒä¸æ–·çš„stage 2 page faultï¼Œè€ŒKVMåœ¨è™•ç†page faultæ™‚æœƒä½¿ç”¨VAä¾†clean + invalidate cache to PoCï¼Œè€Œåœ¨åšæ­¤cache maintenanceæ™‚:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">D7.5.9.5 Effects of instructions that operate by VA to the PoC</span><br><span class="line">For Normal memory that is not Inner Non-cacheable, Outer Non-cacheable, cache maintenance instructions that </span><br><span class="line">operate by VA to the PoC must affect the caches of other PEs in the shareability domain described by the shareability </span><br><span class="line">attributes of the VA supplied with the instruction.</span><br></pre></td></tr></table></figure>

<p>ä¹Ÿå°±æ˜¯èªªæ‰€æœ‰CPUåªè¦ä½¿ç”¨inner&#x2F;non shareableéƒ½æœƒçœ‹åˆ°clean + invalidateçš„æ•ˆæœ<del>(å› ç‚ºæ²’æœ‰non shareableçš„æƒ…æ³)</del></p>
<p>é‚£ä¸€å®šè¦unmapå—? ä¸èƒ½åªclean + invalidateå—? æˆ‘çŒœæƒ³åªæ˜¯é€™æ¨£å¯ä»¥é”åˆ°lazy cache maintenanceçš„æ•ˆæœï¼Œå…©å€‹åšæ³•è¦ä»˜å‡ºçš„workå¦‚ä¸‹ï¼š</p>
<p>unmap:</p>
<ul>
<li><p>çˆ¬æ•´å€‹guest s2ä¸¦ä¸”æ¸…ç©ºstage 2 page tables</p>
</li>
<li><p>guestæ¯å­˜å–ä¸€å€‹pageå°±page faultä¸¦ä¸”clean + invalidate</p>
</li>
</ul>
<p>clean + invalidate</p>
<ul>
<li>çˆ¬æ•´å€‹guest s2ä¸¦ä¸”ç‚ºæ•´å€‹VAåšclean + invalidate</li>
</ul>
<p>ç©¶ç«Ÿæ€æ¨£æ˜¯æ¯”è¼ƒåˆ’ç®—ä¹Ÿæ˜¯å€‹æœ‰è¶£çš„å•é¡Œï¼Œä¸éæˆ‘çŒœï¼Œç•¶æ™‚é¸æ“‡unmapçš„å…¶ä¸­ä¸€å€‹åŸå› æ˜¯å¯¦ä½œæ¯”è¼ƒç°¡å–®XD</p>
<h2 id="èƒŒæ™¯çŸ¥è­˜"><a href="#èƒŒæ™¯çŸ¥è­˜" class="headerlink" title="èƒŒæ™¯çŸ¥è­˜"></a>èƒŒæ™¯çŸ¥è­˜</h2><ul>
<li><p>Linuxå‡è¨­å…¶æ§åˆ¶çš„æ‰€æœ‰CPUå‡è™•æ–¼åŒä¸€å€‹inner shareability domainï¼ŒARMæ¶æ§‹ä¹Ÿåšæ­¤å‡è¨­</p>
</li>
<li><p>Linuxä½¿ç”¨çš„normal memory attributesç‚ºInner Shareable, Inner Write-Back Cacheable Non-transient Outer Write-Back Cacheable Non-transient</p>
</li>
<li><p>device memoryä¸æœƒè¢«ç·©å­˜åˆ°cacheä¸­</p>
</li>
<li><p>åœ¨æœ‰stage 2 translationçš„æƒ…å½¢ä¹‹ä¸‹ï¼Œstage 1 translationçš„attributes (guestæ§åˆ¶)æœƒå’ŒKVMæ§åˆ¶çš„stage 2 translation attributesåˆä½µ</p>
</li>
</ul>
<h2 id="ç›¸é—œçš„ARM-Architecture-Reference-Manualç« ç¯€"><a href="#ç›¸é—œçš„ARM-Architecture-Reference-Manualç« ç¯€" class="headerlink" title="ç›¸é—œçš„ARM Architecture Reference Manualç« ç¯€"></a>ç›¸é—œçš„ARM Architecture Reference Manualç« ç¯€</h2><ul>
<li><p>B2.12 Caches and memory hierarchy</p>
</li>
<li><p>B2.15 Memory types and attributes</p>
</li>
<li><p>B2.16 Mismatched memory attributes</p>
</li>
<li><p>D7.5 Cache support</p>
</li>
<li><p>D8.2.12 The effects of disabling an address translation stage</p>
</li>
<li><p>D8.6 Memory region attributes</p>
</li>
<li><p>D8.17 Caches</p>
</li>
</ul>

        </div>
        <div class="top-div">
          <ol class="top-box"><li class="top-box-item top-box-level-2"><a class="top-box-link" href="#%E4%B8%80%E5%80%8B%E5%9C%A8%E8%AE%80code%E9%81%87%E5%88%B0%E7%9A%84%E7%96%91%E5%95%8F"><span class="top-box-text">ä¸€å€‹åœ¨è®€codeé‡åˆ°çš„ç–‘å•</span></a></li><li class="top-box-item top-box-level-2"><a class="top-box-link" href="#Mailing-List%E6%80%8E%E9%BA%BC%E8%AA%AA"><span class="top-box-text">Mailing Listæ€éº¼èªª</span></a></li><li class="top-box-item top-box-level-2"><a class="top-box-link" href="#%E5%88%86%E6%9E%90"><span class="top-box-text">åˆ†æ</span></a><ol class="top-box-child"><li class="top-box-item top-box-level-3"><a class="top-box-link" href="#%E5%95%8F%E9%A1%8C1"><span class="top-box-text">å•é¡Œ1</span></a></li><li class="top-box-item top-box-level-3"><a class="top-box-link" href="#%E5%95%8F%E9%A1%8C2"><span class="top-box-text">å•é¡Œ2</span></a></li></ol></li><li class="top-box-item top-box-level-2"><a class="top-box-link" href="#%E8%83%8C%E6%99%AF%E7%9F%A5%E8%AD%98"><span class="top-box-text">èƒŒæ™¯çŸ¥è­˜</span></a></li><li class="top-box-item top-box-level-2"><a class="top-box-link" href="#%E7%9B%B8%E9%97%9C%E7%9A%84ARM-Architecture-Reference-Manual%E7%AB%A0%E7%AF%80"><span class="top-box-text">ç›¸é—œçš„ARM Architecture Reference Manualç« ç¯€</span></a></li></ol>
        </div>
      </div>
    </div>

    
      <div class="next-post">
        <a class="purple-link" href="/casting_en/">
          <h3 class="post-title">
            Next: Casting a `char` to an `unsigned int` sign extends
          </h3>
        </a>
      </div>
    
  </div>




<footer>
<div class="site-footer">
  <div class="social-container">
    
      
    
      
    
      
    
      
    
      
    
  </div>
  
    Powered by <a href="https://hexo.io/" target="_blank">Hexo</a> <a href="https://github.com/f-dong/hexo-theme-minimalism" target="_blank">Theme</a>
  
  
  
  
  
  
</div>
</footer>


      </div>
      
    <script src="/js/jquery.min.js"></script>
    <script src="/js/jquery.fancybox.min.js"></script>



    <script>window.is_post = true;</script>


<script src="/js/main.js"></script>





    </div>
  </body>
</html>

