// Seed: 2355715813
module module_0 (
    input  tri1  id_0,
    input  wire  id_1,
    output uwire id_2
);
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    output uwire id_2,
    input tri1 id_3,
    output supply1 id_4,
    input tri0 id_5,
    output wor id_6,
    output logic id_7
);
  wire id_9;
  always #(1)
    if (-1'b0) begin : LABEL_0
      fork
        begin : LABEL_1
          id_7 <= id_3 == "";
        end
      join : SymbolIdentifier
    end else id_7 <= -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1
  );
  assign modCall_1.LABEL_0.id_1 = 0;
endmodule
