Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Oct 20 06:09:05 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file E:/soc/lab/lab3/vvd_fir/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (127)
6. checking no_output_delay (115)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (127)
--------------------------------
 There are 127 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (115)
---------------------------------
 There are 115 ports with no output delay specified. (HIGH)

arready
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.269        0.000                      0                  192        0.132        0.000                      0                  192        4.500        0.000                       0                   146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.269        0.000                      0                  192        0.132        0.000                      0                  192        4.500        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 mul_data_in_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            acc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.626ns  (logic 8.472ns (72.868%)  route 3.154ns (27.132%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_data_in_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mul_data_in_sel_reg/Q
                         net (fo=32, unplaced)        0.382     3.316    mul_data_in_sel
                                                                      f  acc2__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.611 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.411    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.447 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.502    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.020 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    10.820    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.944 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000    10.944    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.477 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    11.486    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.603 r  sm_tdata_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    11.603    sm_tdata_OBUF[23]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.934 r  sm_tdata_OBUF[27]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    12.570    sm_tdata_OBUF[27]_inst_i_10_n_4
                                                                      r  acc[24]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    12.877 r  acc[24]_i_2/O
                         net (fo=1, unplaced)         0.473    13.350    in[27]
                                                                      r  acc_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.746 r  acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.746    acc_reg[24]_i_1_n_0
                                                                      r  acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.083 r  acc_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    14.083    acc_reg[28]_i_1_n_6
                         FDRE                                         r  acc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  acc_reg[29]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDRE (Setup_fdre_C_D)        0.076    14.352    acc_reg[29]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 mul_data_in_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            acc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.620ns  (logic 8.466ns (72.854%)  route 3.154ns (27.146%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_data_in_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mul_data_in_sel_reg/Q
                         net (fo=32, unplaced)        0.382     3.316    mul_data_in_sel
                                                                      f  acc2__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.611 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.411    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.447 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.502    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.020 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    10.820    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.944 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000    10.944    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.477 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    11.486    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.603 r  sm_tdata_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    11.603    sm_tdata_OBUF[23]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.934 r  sm_tdata_OBUF[27]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    12.570    sm_tdata_OBUF[27]_inst_i_10_n_4
                                                                      r  acc[24]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    12.877 r  acc[24]_i_2/O
                         net (fo=1, unplaced)         0.473    13.350    in[27]
                                                                      r  acc_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.746 r  acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.746    acc_reg[24]_i_1_n_0
                                                                      r  acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.077 r  acc_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    14.077    acc_reg[28]_i_1_n_4
                         FDRE                                         r  acc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  acc_reg[31]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDRE (Setup_fdre_C_D)        0.076    14.352    acc_reg[31]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -14.077    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 mul_data_in_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            acc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.545ns  (logic 8.391ns (72.678%)  route 3.154ns (27.322%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_data_in_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mul_data_in_sel_reg/Q
                         net (fo=32, unplaced)        0.382     3.316    mul_data_in_sel
                                                                      f  acc2__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.611 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.411    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.447 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.502    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.020 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    10.820    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.944 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000    10.944    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.477 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    11.486    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.603 r  sm_tdata_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    11.603    sm_tdata_OBUF[23]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.934 r  sm_tdata_OBUF[27]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    12.570    sm_tdata_OBUF[27]_inst_i_10_n_4
                                                                      r  acc[24]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    12.877 r  acc[24]_i_2/O
                         net (fo=1, unplaced)         0.473    13.350    in[27]
                                                                      r  acc_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.746 r  acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.746    acc_reg[24]_i_1_n_0
                                                                      r  acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.002 r  acc_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    14.002    acc_reg[28]_i_1_n_5
                         FDRE                                         r  acc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  acc_reg[30]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDRE (Setup_fdre_C_D)        0.076    14.352    acc_reg[30]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 mul_data_in_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            acc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.521ns  (logic 8.367ns (72.621%)  route 3.154ns (27.379%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_data_in_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mul_data_in_sel_reg/Q
                         net (fo=32, unplaced)        0.382     3.316    mul_data_in_sel
                                                                      f  acc2__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.611 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.411    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.447 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.502    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.020 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    10.820    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.944 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000    10.944    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.477 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    11.486    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.603 r  sm_tdata_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    11.603    sm_tdata_OBUF[23]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.934 r  sm_tdata_OBUF[27]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    12.570    sm_tdata_OBUF[27]_inst_i_10_n_4
                                                                      r  acc[24]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    12.877 r  acc[24]_i_2/O
                         net (fo=1, unplaced)         0.473    13.350    in[27]
                                                                      r  acc_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.746 r  acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.746    acc_reg[24]_i_1_n_0
                                                                      r  acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.978 r  acc_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    13.978    acc_reg[28]_i_1_n_7
                         FDRE                                         r  acc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  acc_reg[28]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDRE (Setup_fdre_C_D)        0.076    14.352    acc_reg[28]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.978    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 mul_data_in_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            acc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.509ns  (logic 8.355ns (72.593%)  route 3.154ns (27.407%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_data_in_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mul_data_in_sel_reg/Q
                         net (fo=32, unplaced)        0.382     3.316    mul_data_in_sel
                                                                      f  acc2__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.611 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.411    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.447 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.502    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.020 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    10.820    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.944 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000    10.944    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.477 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    11.486    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.817 r  sm_tdata_OBUF[23]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    12.453    sm_tdata_OBUF[23]_inst_i_10_n_4
                                                                      r  acc[20]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    12.760 r  acc[20]_i_2/O
                         net (fo=1, unplaced)         0.473    13.233    in[23]
                                                                      r  acc_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.629 r  acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.629    acc_reg[20]_i_1_n_0
                                                                      r  acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.966 r  acc_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    13.966    acc_reg[24]_i_1_n_6
                         FDRE                                         r  acc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  acc_reg[25]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDRE (Setup_fdre_C_D)        0.076    14.352    acc_reg[25]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.966    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 mul_data_in_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            acc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.503ns  (logic 8.349ns (72.578%)  route 3.154ns (27.422%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_data_in_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mul_data_in_sel_reg/Q
                         net (fo=32, unplaced)        0.382     3.316    mul_data_in_sel
                                                                      f  acc2__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.611 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.411    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.447 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.502    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.020 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    10.820    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.944 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000    10.944    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.477 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    11.486    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.817 r  sm_tdata_OBUF[23]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    12.453    sm_tdata_OBUF[23]_inst_i_10_n_4
                                                                      r  acc[20]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    12.760 r  acc[20]_i_2/O
                         net (fo=1, unplaced)         0.473    13.233    in[23]
                                                                      r  acc_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.629 r  acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.629    acc_reg[20]_i_1_n_0
                                                                      r  acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.960 r  acc_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    13.960    acc_reg[24]_i_1_n_4
                         FDRE                                         r  acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  acc_reg[27]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDRE (Setup_fdre_C_D)        0.076    14.352    acc_reg[27]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.960    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 mul_data_in_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            acc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.428ns  (logic 8.274ns (72.398%)  route 3.154ns (27.602%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_data_in_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mul_data_in_sel_reg/Q
                         net (fo=32, unplaced)        0.382     3.316    mul_data_in_sel
                                                                      f  acc2__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.611 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.411    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.447 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.502    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.020 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    10.820    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.944 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000    10.944    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.477 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    11.486    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.817 r  sm_tdata_OBUF[23]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    12.453    sm_tdata_OBUF[23]_inst_i_10_n_4
                                                                      r  acc[20]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    12.760 r  acc[20]_i_2/O
                         net (fo=1, unplaced)         0.473    13.233    in[23]
                                                                      r  acc_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.629 r  acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.629    acc_reg[20]_i_1_n_0
                                                                      r  acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.885 r  acc_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    13.885    acc_reg[24]_i_1_n_5
                         FDRE                                         r  acc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  acc_reg[26]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDRE (Setup_fdre_C_D)        0.076    14.352    acc_reg[26]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.885    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 mul_data_in_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            acc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.404ns  (logic 8.250ns (72.340%)  route 3.154ns (27.660%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_data_in_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mul_data_in_sel_reg/Q
                         net (fo=32, unplaced)        0.382     3.316    mul_data_in_sel
                                                                      f  acc2__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.611 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.411    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.447 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.502    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.020 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    10.820    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.944 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000    10.944    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.477 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    11.486    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.817 r  sm_tdata_OBUF[23]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    12.453    sm_tdata_OBUF[23]_inst_i_10_n_4
                                                                      r  acc[20]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    12.760 r  acc[20]_i_2/O
                         net (fo=1, unplaced)         0.473    13.233    in[23]
                                                                      r  acc_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.629 r  acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.629    acc_reg[20]_i_1_n_0
                                                                      r  acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.861 r  acc_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    13.861    acc_reg[24]_i_1_n_7
                         FDRE                                         r  acc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  acc_reg[24]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDRE (Setup_fdre_C_D)        0.076    14.352    acc_reg[24]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 mul_data_in_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            acc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.279ns  (logic 8.134ns (72.114%)  route 3.145ns (27.886%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_data_in_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mul_data_in_sel_reg/Q
                         net (fo=32, unplaced)        0.382     3.316    mul_data_in_sel
                                                                      f  acc2__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.611 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.411    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.447 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.502    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.020 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    10.820    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.944 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000    10.944    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.587 r  sm_tdata_OBUF[19]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    12.223    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  acc[16]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    12.530 r  acc[16]_i_2/O
                         net (fo=1, unplaced)         0.473    13.003    in[19]
                                                                      r  acc_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.399 r  acc_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.399    acc_reg[16]_i_1_n_0
                                                                      r  acc_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.736 r  acc_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    13.736    acc_reg[20]_i_1_n_6
                         FDRE                                         r  acc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  acc_reg[21]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDRE (Setup_fdre_C_D)        0.076    14.352    acc_reg[21]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 mul_data_in_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            acc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.273ns  (logic 8.128ns (72.099%)  route 3.145ns (27.901%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_data_in_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mul_data_in_sel_reg/Q
                         net (fo=32, unplaced)        0.382     3.316    mul_data_in_sel
                                                                      f  acc2__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.611 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.411    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.447 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.502    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.020 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    10.820    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.944 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000    10.944    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.587 r  sm_tdata_OBUF[19]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    12.223    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  acc[16]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    12.530 r  acc[16]_i_2/O
                         net (fo=1, unplaced)         0.473    13.003    in[19]
                                                                      r  acc_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.399 r  acc_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.399    acc_reg[16]_i_1_n_0
                                                                      r  acc_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.730 r  acc_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    13.730    acc_reg[20]_i_1_n_4
                         FDRE                                         r  acc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  acc_reg[23]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDRE (Setup_fdre_C_D)        0.076    14.352    acc_reg[23]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.730    
  -------------------------------------------------------------------
                         slack                                  0.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            rdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  ap_start_reg/Q
                         net (fo=1, unplaced)         0.131     0.956    ap_start
                                                                      r  rdata_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.054    rdata_OBUF[0]
                         FDRE                                         r  rdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  rdata_reg_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    rdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ap_done_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            rdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_done_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  ap_done_reg[0]/Q
                         net (fo=3, unplaced)         0.139     0.963    p_0_in[1]
                                                                      r  rdata_OBUF[1]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.061 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.061    rdata_OBUF[1]
                         FDRE                                         r  rdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  rdata_reg_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    rdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 data_A_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            data_A_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.245ns (61.950%)  route 0.150ns (38.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_A_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  data_A_shift_reg[0]/Q
                         net (fo=11, unplaced)        0.150     0.975    data_A_shift_reg_n_0_[0]
                                                                      f  data_A_shift[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.073 r  data_A_shift[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.073    data_A_shift[0]_i_1_n_0
                         FDRE                                         r  data_A_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_A_shift_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    data_A_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 data_A_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            data_A_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.245ns (61.950%)  route 0.150ns (38.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_A_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_A_shift_reg[0]/Q
                         net (fo=11, unplaced)        0.150     0.975    data_A_shift_reg_n_0_[0]
                                                                      r  data_A_shift[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.073 r  data_A_shift[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.073    data_A_shift[2]_i_1_n_0
                         FDRE                                         r  data_A_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_A_shift_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    data_A_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ap_idle_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            rdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.621%)  route 0.153ns (38.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_idle_reg_inv/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  ap_idle_reg_inv/Q
                         net (fo=14, unplaced)        0.153     0.977    p_0_in[2]
                                                                      f  rdata_OBUF[2]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.075 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.075    rdata_OBUF[2]
                         FDRE                                         r  rdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  rdata_reg_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    rdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 data_A_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            data_A_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.248ns (62.236%)  route 0.150ns (37.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_A_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_A_shift_reg[0]/Q
                         net (fo=11, unplaced)        0.150     0.975    data_A_shift_reg_n_0_[0]
                                                                      r  data_A_shift[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.076 r  data_A_shift[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.076    data_A_shift[1]_i_1_n_0
                         FDRE                                         r  data_A_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_A_shift_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    data_A_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 data_A_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            data_A_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.248ns (62.236%)  route 0.150ns (37.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_A_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_A_shift_reg[0]/Q
                         net (fo=11, unplaced)        0.150     0.975    data_A_shift_reg_n_0_[0]
                                                                      r  data_A_shift[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.076 r  data_A_shift[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.076    data_A_shift[3]_i_2_n_0
                         FDRE                                         r  data_A_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_A_shift_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    data_A_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rdata_muxsel1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            rdata_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.245ns (60.342%)  route 0.161ns (39.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  rdata_muxsel1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  rdata_muxsel1_reg[1]/Q
                         net (fo=32, unplaced)        0.161     0.986    rdata_muxsel1[1]
                                                                      r  rdata_OBUF[10]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.084 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.084    rdata_OBUF[10]
                         FDRE                                         r  rdata_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  rdata_reg_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    rdata_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rdata_muxsel1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            rdata_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.245ns (60.342%)  route 0.161ns (39.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  rdata_muxsel1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  rdata_muxsel1_reg[1]/Q
                         net (fo=32, unplaced)        0.161     0.986    rdata_muxsel1[1]
                                                                      r  rdata_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.084 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.084    rdata_OBUF[11]
                         FDRE                                         r  rdata_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  rdata_reg_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    rdata_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rdata_muxsel1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            rdata_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.245ns (60.342%)  route 0.161ns (39.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  rdata_muxsel1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  rdata_muxsel1_reg[1]/Q
                         net (fo=32, unplaced)        0.161     0.986    rdata_muxsel1[1]
                                                                      r  rdata_OBUF[12]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.084 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.084    rdata_OBUF[12]
                         FDRE                                         r  rdata_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  rdata_reg_reg[12]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    rdata_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         12.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         12.000      9.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000               acc_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000               acc_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000               acc_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000               acc_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000               acc_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000               acc_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000               acc_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000               acc_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000               acc_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500                acc_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500                acc_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500                acc_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500                acc_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500                acc_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500                acc_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500                acc_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500                acc_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500                acc_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500                acc_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                acc_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                acc_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                acc_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                acc_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                acc_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                acc_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                acc_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                acc_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                acc_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                acc_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           141 Endpoints
Min Delay           141 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.487ns  (logic 11.588ns (74.825%)  route 3.899ns (25.175%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  acc2__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  sm_tdata_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    sm_tdata_OBUF[23]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  sm_tdata_OBUF[27]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    10.854    sm_tdata_OBUF[27]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    11.161 r  sm_tdata_OBUF[27]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    11.161    sm_tdata_OBUF[27]_inst_i_6_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.537 r  sm_tdata_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.537    sm_tdata_OBUF[27]_inst_i_1_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.874 r  sm_tdata_OBUF[31]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800    12.674    sm_tdata_OBUF[29]
                                                                      r  sm_tdata_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813    15.487 r  sm_tdata_OBUF[29]_inst/O
                         net (fo=0)                   0.000    15.487    sm_tdata[29]
                                                                      r  sm_tdata[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.484ns  (logic 11.585ns (74.820%)  route 3.899ns (25.180%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  acc2__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  sm_tdata_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    sm_tdata_OBUF[23]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  sm_tdata_OBUF[27]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    10.854    sm_tdata_OBUF[27]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    11.161 r  sm_tdata_OBUF[27]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    11.161    sm_tdata_OBUF[27]_inst_i_6_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.537 r  sm_tdata_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.537    sm_tdata_OBUF[27]_inst_i_1_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.868 r  sm_tdata_OBUF[31]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800    12.668    sm_tdata_OBUF[31]
                                                                      r  sm_tdata_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    15.484 r  sm_tdata_OBUF[31]_inst/O
                         net (fo=0)                   0.000    15.484    sm_tdata[31]
                                                                      r  sm_tdata[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.405ns  (logic 11.506ns (74.691%)  route 3.899ns (25.309%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  acc2__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  sm_tdata_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    sm_tdata_OBUF[23]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  sm_tdata_OBUF[27]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    10.854    sm_tdata_OBUF[27]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    11.161 r  sm_tdata_OBUF[27]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    11.161    sm_tdata_OBUF[27]_inst_i_6_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.537 r  sm_tdata_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.537    sm_tdata_OBUF[27]_inst_i_1_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.793 r  sm_tdata_OBUF[31]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.800    12.593    sm_tdata_OBUF[30]
                                                                      r  sm_tdata_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         2.812    15.405 r  sm_tdata_OBUF[30]_inst/O
                         net (fo=0)                   0.000    15.405    sm_tdata[30]
                                                                      r  sm_tdata[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.378ns  (logic 11.479ns (74.647%)  route 3.899ns (25.353%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  acc2__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  sm_tdata_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    sm_tdata_OBUF[23]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  sm_tdata_OBUF[27]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    10.854    sm_tdata_OBUF[27]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    11.161 r  sm_tdata_OBUF[27]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    11.161    sm_tdata_OBUF[27]_inst_i_6_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.537 r  sm_tdata_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.537    sm_tdata_OBUF[27]_inst_i_1_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.769 r  sm_tdata_OBUF[31]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.800    12.569    sm_tdata_OBUF[28]
                                                                      r  sm_tdata_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809    15.378 r  sm_tdata_OBUF[28]_inst/O
                         net (fo=0)                   0.000    15.378    sm_tdata[28]
                                                                      r  sm_tdata[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.370ns  (logic 11.471ns (74.633%)  route 3.899ns (25.367%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  acc2__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  sm_tdata_OBUF[23]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    10.737    sm_tdata_OBUF[23]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    11.044 r  sm_tdata_OBUF[23]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    11.044    sm_tdata_OBUF[23]_inst_i_6_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.420 r  sm_tdata_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.420    sm_tdata_OBUF[23]_inst_i_1_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.757 r  sm_tdata_OBUF[27]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800    12.557    sm_tdata_OBUF[25]
                                                                      r  sm_tdata_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813    15.370 r  sm_tdata_OBUF[25]_inst/O
                         net (fo=0)                   0.000    15.370    sm_tdata[25]
                                                                      r  sm_tdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.367ns  (logic 11.468ns (74.628%)  route 3.899ns (25.372%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  acc2__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  sm_tdata_OBUF[23]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    10.737    sm_tdata_OBUF[23]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    11.044 r  sm_tdata_OBUF[23]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    11.044    sm_tdata_OBUF[23]_inst_i_6_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.420 r  sm_tdata_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.420    sm_tdata_OBUF[23]_inst_i_1_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.751 r  sm_tdata_OBUF[27]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800    12.551    sm_tdata_OBUF[27]
                                                                      r  sm_tdata_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    15.367 r  sm_tdata_OBUF[27]_inst/O
                         net (fo=0)                   0.000    15.367    sm_tdata[27]
                                                                      r  sm_tdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.288ns  (logic 11.389ns (74.497%)  route 3.899ns (25.503%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  acc2__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  sm_tdata_OBUF[23]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    10.737    sm_tdata_OBUF[23]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    11.044 r  sm_tdata_OBUF[23]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    11.044    sm_tdata_OBUF[23]_inst_i_6_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.420 r  sm_tdata_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.420    sm_tdata_OBUF[23]_inst_i_1_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.676 r  sm_tdata_OBUF[27]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.800    12.476    sm_tdata_OBUF[26]
                                                                      r  sm_tdata_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.812    15.288 r  sm_tdata_OBUF[26]_inst/O
                         net (fo=0)                   0.000    15.288    sm_tdata[26]
                                                                      r  sm_tdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.261ns  (logic 11.362ns (74.452%)  route 3.899ns (25.548%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  acc2__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  sm_tdata_OBUF[23]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    10.737    sm_tdata_OBUF[23]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    11.044 r  sm_tdata_OBUF[23]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    11.044    sm_tdata_OBUF[23]_inst_i_6_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.420 r  sm_tdata_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.420    sm_tdata_OBUF[23]_inst_i_1_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.652 r  sm_tdata_OBUF[27]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.800    12.452    sm_tdata_OBUF[24]
                                                                      r  sm_tdata_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809    15.261 r  sm_tdata_OBUF[24]_inst/O
                         net (fo=0)                   0.000    15.261    sm_tdata[24]
                                                                      r  sm_tdata[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.140ns  (logic 11.250ns (74.307%)  route 3.890ns (25.693%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  acc2__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.871 r  sm_tdata_OBUF[19]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    10.507    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    10.814 r  sm_tdata_OBUF[19]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.814    sm_tdata_OBUF[19]_inst_i_6_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.190 r  sm_tdata_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.190    sm_tdata_OBUF[19]_inst_i_1_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.527 r  sm_tdata_OBUF[23]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800    12.327    sm_tdata_OBUF[21]
                                                                      r  sm_tdata_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813    15.140 r  sm_tdata_OBUF[21]_inst/O
                         net (fo=0)                   0.000    15.140    sm_tdata[21]
                                                                      r  sm_tdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.137ns  (logic 11.247ns (74.302%)  route 3.890ns (25.698%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  acc2__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.871 r  sm_tdata_OBUF[19]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    10.507    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    10.814 r  sm_tdata_OBUF[19]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    10.814    sm_tdata_OBUF[19]_inst_i_6_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.190 r  sm_tdata_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.190    sm_tdata_OBUF[19]_inst_i_1_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.521 r  sm_tdata_OBUF[23]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800    12.321    sm_tdata_OBUF[23]
                                                                      r  sm_tdata_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    15.137 r  sm_tdata_OBUF[23]_inst/O
                         net (fo=0)                   0.000    15.137    sm_tdata[23]
                                                                      r  sm_tdata[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            tap_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[0]
                                                                      r  tap_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[0]
                                                                      r  tap_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            tap_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[10]
                                                                      r  tap_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[10]
                                                                      r  tap_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            tap_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[11]
                                                                      r  tap_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[11]
                                                                      r  tap_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            tap_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[12]
                                                                      r  tap_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[12]
                                                                      r  tap_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            tap_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[13]
                                                                      r  tap_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[13]
                                                                      r  tap_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            tap_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[14]
                                                                      r  tap_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[14]
                                                                      r  tap_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            tap_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[15]
                                                                      r  tap_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[15]
                                                                      r  tap_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            tap_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[16]
                                                                      r  tap_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[16]
                                                                      r  tap_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            tap_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[17]
                                                                      r  tap_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[17]
                                                                      r  tap_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wdata[18]
                            (input port)
  Destination:            tap_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[18] (IN)
                         net (fo=0)                   0.000     0.000    wdata[18]
                                                                      r  wdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[18]
                                                                      r  tap_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  tap_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.689    tap_Di[18]
                                                                      r  tap_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mul_data_in_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            sm_tdata[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.747ns  (logic 11.265ns (76.394%)  route 3.481ns (23.606%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_data_in_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mul_data_in_sel_reg/Q
                         net (fo=32, unplaced)        0.382     3.316    mul_data_in_sel
                                                                      f  acc2__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.611 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.411    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.447 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.502    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.020 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    10.820    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.944 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000    10.944    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.477 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    11.486    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.603 r  sm_tdata_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    11.603    sm_tdata_OBUF[23]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.934 r  sm_tdata_OBUF[27]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    12.570    sm_tdata_OBUF[27]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    12.877 r  sm_tdata_OBUF[27]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    12.877    sm_tdata_OBUF[27]_inst_i_6_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.253 r  sm_tdata_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.253    sm_tdata_OBUF[27]_inst_i_1_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.590 r  sm_tdata_OBUF[31]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800    14.390    sm_tdata_OBUF[29]
                                                                      r  sm_tdata_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813    17.203 r  sm_tdata_OBUF[29]_inst/O
                         net (fo=0)                   0.000    17.203    sm_tdata[29]
                                                                      r  sm_tdata[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_data_in_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            sm_tdata[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.744ns  (logic 11.262ns (76.389%)  route 3.481ns (23.611%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_data_in_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mul_data_in_sel_reg/Q
                         net (fo=32, unplaced)        0.382     3.316    mul_data_in_sel
                                                                      f  acc2__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.611 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.411    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.447 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.502    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.020 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    10.820    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.944 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000    10.944    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.477 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    11.486    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.603 r  sm_tdata_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    11.603    sm_tdata_OBUF[23]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.934 r  sm_tdata_OBUF[27]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    12.570    sm_tdata_OBUF[27]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    12.877 r  sm_tdata_OBUF[27]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    12.877    sm_tdata_OBUF[27]_inst_i_6_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.253 r  sm_tdata_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.253    sm_tdata_OBUF[27]_inst_i_1_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.584 r  sm_tdata_OBUF[31]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800    14.384    sm_tdata_OBUF[31]
                                                                      r  sm_tdata_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    17.200 r  sm_tdata_OBUF[31]_inst/O
                         net (fo=0)                   0.000    17.200    sm_tdata[31]
                                                                      r  sm_tdata[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_data_in_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            sm_tdata[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.665ns  (logic 11.183ns (76.262%)  route 3.481ns (23.738%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_data_in_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mul_data_in_sel_reg/Q
                         net (fo=32, unplaced)        0.382     3.316    mul_data_in_sel
                                                                      f  acc2__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.611 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.411    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.447 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.502    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.020 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    10.820    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.944 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000    10.944    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.477 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    11.486    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.603 r  sm_tdata_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    11.603    sm_tdata_OBUF[23]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.934 r  sm_tdata_OBUF[27]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    12.570    sm_tdata_OBUF[27]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    12.877 r  sm_tdata_OBUF[27]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    12.877    sm_tdata_OBUF[27]_inst_i_6_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.253 r  sm_tdata_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.253    sm_tdata_OBUF[27]_inst_i_1_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.509 r  sm_tdata_OBUF[31]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.800    14.309    sm_tdata_OBUF[30]
                                                                      r  sm_tdata_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         2.812    17.121 r  sm_tdata_OBUF[30]_inst/O
                         net (fo=0)                   0.000    17.121    sm_tdata[30]
                                                                      r  sm_tdata[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_data_in_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            sm_tdata[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.638ns  (logic 11.156ns (76.218%)  route 3.481ns (23.782%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_data_in_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mul_data_in_sel_reg/Q
                         net (fo=32, unplaced)        0.382     3.316    mul_data_in_sel
                                                                      f  acc2__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.611 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.411    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.447 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.502    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.020 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    10.820    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.944 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000    10.944    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.477 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    11.486    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.603 r  sm_tdata_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    11.603    sm_tdata_OBUF[23]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.934 r  sm_tdata_OBUF[27]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    12.570    sm_tdata_OBUF[27]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[27]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    12.877 r  sm_tdata_OBUF[27]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    12.877    sm_tdata_OBUF[27]_inst_i_6_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.253 r  sm_tdata_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.253    sm_tdata_OBUF[27]_inst_i_1_n_0
                                                                      r  sm_tdata_OBUF[31]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.485 r  sm_tdata_OBUF[31]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.800    14.285    sm_tdata_OBUF[28]
                                                                      r  sm_tdata_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809    17.094 r  sm_tdata_OBUF[28]_inst/O
                         net (fo=0)                   0.000    17.094    sm_tdata[28]
                                                                      r  sm_tdata[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_data_in_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            sm_tdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.630ns  (logic 11.148ns (76.205%)  route 3.481ns (23.795%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_data_in_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mul_data_in_sel_reg/Q
                         net (fo=32, unplaced)        0.382     3.316    mul_data_in_sel
                                                                      f  acc2__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.611 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.411    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.447 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.502    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.020 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    10.820    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.944 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000    10.944    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.477 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    11.486    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.817 r  sm_tdata_OBUF[23]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    12.453    sm_tdata_OBUF[23]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    12.760 r  sm_tdata_OBUF[23]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    12.760    sm_tdata_OBUF[23]_inst_i_6_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.136 r  sm_tdata_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.136    sm_tdata_OBUF[23]_inst_i_1_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.473 r  sm_tdata_OBUF[27]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800    14.273    sm_tdata_OBUF[25]
                                                                      r  sm_tdata_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813    17.086 r  sm_tdata_OBUF[25]_inst/O
                         net (fo=0)                   0.000    17.086    sm_tdata[25]
                                                                      r  sm_tdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_data_in_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            sm_tdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.627ns  (logic 11.145ns (76.200%)  route 3.481ns (23.800%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_data_in_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mul_data_in_sel_reg/Q
                         net (fo=32, unplaced)        0.382     3.316    mul_data_in_sel
                                                                      f  acc2__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.611 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.411    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.447 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.502    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.020 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    10.820    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.944 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000    10.944    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.477 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    11.486    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.817 r  sm_tdata_OBUF[23]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    12.453    sm_tdata_OBUF[23]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    12.760 r  sm_tdata_OBUF[23]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    12.760    sm_tdata_OBUF[23]_inst_i_6_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.136 r  sm_tdata_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.136    sm_tdata_OBUF[23]_inst_i_1_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.467 r  sm_tdata_OBUF[27]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800    14.267    sm_tdata_OBUF[27]
                                                                      r  sm_tdata_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    17.083 r  sm_tdata_OBUF[27]_inst/O
                         net (fo=0)                   0.000    17.083    sm_tdata[27]
                                                                      r  sm_tdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_data_in_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            sm_tdata[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.548ns  (logic 11.066ns (76.071%)  route 3.481ns (23.929%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_data_in_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mul_data_in_sel_reg/Q
                         net (fo=32, unplaced)        0.382     3.316    mul_data_in_sel
                                                                      f  acc2__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.611 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.411    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.447 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.502    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.020 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    10.820    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.944 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000    10.944    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.477 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    11.486    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.817 r  sm_tdata_OBUF[23]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    12.453    sm_tdata_OBUF[23]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    12.760 r  sm_tdata_OBUF[23]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    12.760    sm_tdata_OBUF[23]_inst_i_6_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.136 r  sm_tdata_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.136    sm_tdata_OBUF[23]_inst_i_1_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.392 r  sm_tdata_OBUF[27]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.800    14.192    sm_tdata_OBUF[26]
                                                                      r  sm_tdata_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.812    17.004 r  sm_tdata_OBUF[26]_inst/O
                         net (fo=0)                   0.000    17.004    sm_tdata[26]
                                                                      r  sm_tdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_data_in_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            sm_tdata[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.521ns  (logic 11.039ns (76.026%)  route 3.481ns (23.974%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_data_in_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mul_data_in_sel_reg/Q
                         net (fo=32, unplaced)        0.382     3.316    mul_data_in_sel
                                                                      f  acc2__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.611 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.411    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.447 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.502    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.020 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    10.820    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.944 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000    10.944    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.477 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    11.486    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.817 r  sm_tdata_OBUF[23]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    12.453    sm_tdata_OBUF[23]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[23]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    12.760 r  sm_tdata_OBUF[23]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    12.760    sm_tdata_OBUF[23]_inst_i_6_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.136 r  sm_tdata_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.136    sm_tdata_OBUF[23]_inst_i_1_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.368 r  sm_tdata_OBUF[27]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.800    14.168    sm_tdata_OBUF[24]
                                                                      r  sm_tdata_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809    16.977 r  sm_tdata_OBUF[24]_inst/O
                         net (fo=0)                   0.000    16.977    sm_tdata[24]
                                                                      r  sm_tdata[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_data_in_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            sm_tdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.400ns  (logic 10.927ns (75.887%)  route 3.472ns (24.113%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_data_in_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mul_data_in_sel_reg/Q
                         net (fo=32, unplaced)        0.382     3.316    mul_data_in_sel
                                                                      f  acc2__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.611 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.411    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.447 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.502    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.020 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    10.820    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.944 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000    10.944    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.587 r  sm_tdata_OBUF[19]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    12.223    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    12.530 r  sm_tdata_OBUF[19]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    12.530    sm_tdata_OBUF[19]_inst_i_6_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.906 r  sm_tdata_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.906    sm_tdata_OBUF[19]_inst_i_1_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.243 r  sm_tdata_OBUF[23]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800    14.043    sm_tdata_OBUF[21]
                                                                      r  sm_tdata_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813    16.856 r  sm_tdata_OBUF[21]_inst/O
                         net (fo=0)                   0.000    16.856    sm_tdata[21]
                                                                      r  sm_tdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_data_in_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            sm_tdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.397ns  (logic 10.924ns (75.882%)  route 3.472ns (24.118%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_data_in_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  mul_data_in_sel_reg/Q
                         net (fo=32, unplaced)        0.382     3.316    mul_data_in_sel
                                                                      f  acc2__0_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295     3.611 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.411    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.447 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.502    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.020 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800    10.820    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.944 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000    10.944    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.587 r  sm_tdata_OBUF[19]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    12.223    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  sm_tdata_OBUF[19]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.307    12.530 r  sm_tdata_OBUF[19]_inst_i_6/O
                         net (fo=1, unplaced)         0.000    12.530    sm_tdata_OBUF[19]_inst_i_6_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.906 r  sm_tdata_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.906    sm_tdata_OBUF[19]_inst_i_1_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.237 r  sm_tdata_OBUF[23]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800    14.037    sm_tdata_OBUF[23]
                                                                      r  sm_tdata_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    16.853 r  sm_tdata_OBUF[23]_inst/O
                         net (fo=0)                   0.000    16.853    sm_tdata[23]
                                                                      r  sm_tdata[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  rvalid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  rvalid_reg/Q
                         net (fo=6, unplaced)         0.337     1.162    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            sm_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  sm_tvalid_reg/Q
                         net (fo=101, unplaced)       0.337     1.162    sm_tvalid_OBUF
                                                                      r  sm_tvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    sm_tvalid
                                                                      r  sm_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.396ns (74.889%)  route 0.468ns (25.111%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  ap_start_reg/Q
                         net (fo=1, unplaced)         0.131     0.956    ap_start
                                                                      r  rdata_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.391    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.542 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.542    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_done_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.396ns (74.585%)  route 0.476ns (25.415%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_done_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  ap_done_reg[0]/Q
                         net (fo=3, unplaced)         0.139     0.963    p_0_in[1]
                                                                      r  rdata_OBUF[1]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.061 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.398    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.550 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.550    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_idle_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.396ns (74.035%)  route 0.490ns (25.965%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_idle_reg_inv/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  ap_idle_reg_inv/Q
                         net (fo=14, unplaced)        0.153     0.977    p_0_in[2]
                                                                      f  rdata_OBUF[2]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.075 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.412    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.563 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.563    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_muxsel1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.396ns (73.705%)  route 0.498ns (26.295%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  rdata_muxsel1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  rdata_muxsel1_reg[1]/Q
                         net (fo=32, unplaced)        0.161     0.986    rdata_muxsel1[1]
                                                                      r  rdata_OBUF[10]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.084 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.421    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.572 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.572    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_muxsel1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.396ns (73.705%)  route 0.498ns (26.295%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  rdata_muxsel1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  rdata_muxsel1_reg[1]/Q
                         net (fo=32, unplaced)        0.161     0.986    rdata_muxsel1[1]
                                                                      r  rdata_OBUF[11]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.084 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.421    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.572 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.572    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_muxsel1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.396ns (73.705%)  route 0.498ns (26.295%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  rdata_muxsel1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  rdata_muxsel1_reg[1]/Q
                         net (fo=32, unplaced)        0.161     0.986    rdata_muxsel1[1]
                                                                      r  rdata_OBUF[12]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.084 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.421    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.572 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.572    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_muxsel1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.396ns (73.705%)  route 0.498ns (26.295%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  rdata_muxsel1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  rdata_muxsel1_reg[1]/Q
                         net (fo=32, unplaced)        0.161     0.986    rdata_muxsel1[1]
                                                                      r  rdata_OBUF[13]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.084 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.421    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.572 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.572    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rdata_muxsel1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.396ns (73.705%)  route 0.498ns (26.295%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  rdata_muxsel1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  rdata_muxsel1_reg[1]/Q
                         net (fo=32, unplaced)        0.161     0.986    rdata_muxsel1[1]
                                                                      r  rdata_OBUF[14]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.084 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.421    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.572 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.572    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           280 Endpoints
Min Delay           280 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            acc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.367ns  (logic 8.795ns (71.115%)  route 3.572ns (28.885%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  acc2__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  sm_tdata_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    sm_tdata_OBUF[23]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  sm_tdata_OBUF[27]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    10.854    sm_tdata_OBUF[27]_inst_i_10_n_4
                                                                      r  acc[24]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    11.161 r  acc[24]_i_2/O
                         net (fo=1, unplaced)         0.473    11.634    in[27]
                                                                      r  acc_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.030 r  acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.030    acc_reg[24]_i_1_n_0
                                                                      r  acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.367 r  acc_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.367    acc_reg[28]_i_1_n_6
                         FDRE                                         r  acc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  acc_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            acc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.361ns  (logic 8.789ns (71.101%)  route 3.572ns (28.899%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  acc2__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  sm_tdata_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    sm_tdata_OBUF[23]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  sm_tdata_OBUF[27]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    10.854    sm_tdata_OBUF[27]_inst_i_10_n_4
                                                                      r  acc[24]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    11.161 r  acc[24]_i_2/O
                         net (fo=1, unplaced)         0.473    11.634    in[27]
                                                                      r  acc_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.030 r  acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.030    acc_reg[24]_i_1_n_0
                                                                      r  acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.361 r  acc_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.361    acc_reg[28]_i_1_n_4
                         FDRE                                         r  acc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  acc_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            acc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.286ns  (logic 8.714ns (70.925%)  route 3.572ns (29.075%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  acc2__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  sm_tdata_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    sm_tdata_OBUF[23]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  sm_tdata_OBUF[27]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    10.854    sm_tdata_OBUF[27]_inst_i_10_n_4
                                                                      r  acc[24]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    11.161 r  acc[24]_i_2/O
                         net (fo=1, unplaced)         0.473    11.634    in[27]
                                                                      r  acc_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.030 r  acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.030    acc_reg[24]_i_1_n_0
                                                                      r  acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.286 r  acc_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    12.286    acc_reg[28]_i_1_n_5
                         FDRE                                         r  acc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  acc_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            acc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.262ns  (logic 8.690ns (70.868%)  route 3.572ns (29.132%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  acc2__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  sm_tdata_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    sm_tdata_OBUF[23]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[27]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  sm_tdata_OBUF[27]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    10.854    sm_tdata_OBUF[27]_inst_i_10_n_4
                                                                      r  acc[24]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    11.161 r  acc[24]_i_2/O
                         net (fo=1, unplaced)         0.473    11.634    in[27]
                                                                      r  acc_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.030 r  acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.030    acc_reg[24]_i_1_n_0
                                                                      r  acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.262 r  acc_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    12.262    acc_reg[28]_i_1_n_7
                         FDRE                                         r  acc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  acc_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            acc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.250ns  (logic 8.678ns (70.839%)  route 3.572ns (29.161%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  acc2__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  sm_tdata_OBUF[23]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    10.737    sm_tdata_OBUF[23]_inst_i_10_n_4
                                                                      r  acc[20]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    11.044 r  acc[20]_i_2/O
                         net (fo=1, unplaced)         0.473    11.517    in[23]
                                                                      r  acc_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.913 r  acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.913    acc_reg[20]_i_1_n_0
                                                                      r  acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.250 r  acc_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.250    acc_reg[24]_i_1_n_6
                         FDRE                                         r  acc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  acc_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            acc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.244ns  (logic 8.672ns (70.825%)  route 3.572ns (29.175%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  acc2__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  sm_tdata_OBUF[23]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    10.737    sm_tdata_OBUF[23]_inst_i_10_n_4
                                                                      r  acc[20]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    11.044 r  acc[20]_i_2/O
                         net (fo=1, unplaced)         0.473    11.517    in[23]
                                                                      r  acc_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.913 r  acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.913    acc_reg[20]_i_1_n_0
                                                                      r  acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.244 r  acc_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.244    acc_reg[24]_i_1_n_4
                         FDRE                                         r  acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  acc_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            acc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.169ns  (logic 8.597ns (70.645%)  route 3.572ns (29.355%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  acc2__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  sm_tdata_OBUF[23]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    10.737    sm_tdata_OBUF[23]_inst_i_10_n_4
                                                                      r  acc[20]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    11.044 r  acc[20]_i_2/O
                         net (fo=1, unplaced)         0.473    11.517    in[23]
                                                                      r  acc_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.913 r  acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.913    acc_reg[20]_i_1_n_0
                                                                      r  acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.169 r  acc_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    12.169    acc_reg[24]_i_1_n_5
                         FDRE                                         r  acc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  acc_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            acc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.145ns  (logic 8.573ns (70.587%)  route 3.572ns (29.413%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  acc2__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_OBUF[19]_inst_i_10_n_0
                                                                      r  sm_tdata_OBUF[23]_inst_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  sm_tdata_OBUF[23]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    10.737    sm_tdata_OBUF[23]_inst_i_10_n_4
                                                                      r  acc[20]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    11.044 r  acc[20]_i_2/O
                         net (fo=1, unplaced)         0.473    11.517    in[23]
                                                                      r  acc_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.913 r  acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.913    acc_reg[20]_i_1_n_0
                                                                      r  acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.145 r  acc_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    12.145    acc_reg[24]_i_1_n_7
                         FDRE                                         r  acc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  acc_reg[24]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            acc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.020ns  (logic 8.457ns (70.356%)  route 3.563ns (29.644%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  acc2__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.871 r  sm_tdata_OBUF[19]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    10.507    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  acc[16]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    10.814 r  acc[16]_i_2/O
                         net (fo=1, unplaced)         0.473    11.287    in[19]
                                                                      r  acc_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.683 r  acc_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.683    acc_reg[16]_i_1_n_0
                                                                      r  acc_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.020 r  acc_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.020    acc_reg[20]_i_1_n_6
                         FDRE                                         r  acc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  acc_reg[21]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            acc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.014ns  (logic 8.451ns (70.341%)  route 3.563ns (29.659%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  acc2__0_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.895 r  acc2__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    acc3[16]
                                                                      r  acc2__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  acc2__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    acc2__0_n_106
                                                                      r  acc2__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  acc2__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    acc2__1_n_105
                                                                      r  sm_tdata_OBUF[19]_inst_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_OBUF[19]_inst_i_13/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_OBUF[19]_inst_i_13_n_0
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.871 r  sm_tdata_OBUF[19]_inst_i_10/O[3]
                         net (fo=3, unplaced)         0.636    10.507    sm_tdata_OBUF[19]_inst_i_10_n_4
                                                                      r  acc[16]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.307    10.814 r  acc[16]_i_2/O
                         net (fo=1, unplaced)         0.473    11.287    in[19]
                                                                      r  acc_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.683 r  acc_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.683    acc_reg[16]_i_1_n_0
                                                                      r  acc_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.014 r  acc_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.014    acc_reg[20]_i_1_n_4
                         FDRE                                         r  acc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  acc_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            data_length_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Di_OBUF[0]
                         FDRE                                         r  data_length_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[0]/C

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            data_length_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[10]
                         FDRE                                         r  data_length_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[10]/C

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            data_length_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[11]
                         FDRE                                         r  data_length_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[11]/C

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            data_length_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[12]
                         FDRE                                         r  data_length_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[12]/C

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            data_length_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[13]
                         FDRE                                         r  data_length_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[13]/C

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            data_length_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[14]
                         FDRE                                         r  data_length_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[14]/C

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            data_length_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[15]
                         FDRE                                         r  data_length_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[15]/C

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            data_length_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[16]
                         FDRE                                         r  data_length_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[16]/C

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            data_length_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[17]
                         FDRE                                         r  data_length_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[17]/C

Slack:                    inf
  Source:                 wdata[18]
                            (input port)
  Destination:            data_length_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[18] (IN)
                         net (fo=0)                   0.000     0.000    wdata[18]
                                                                      r  wdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    tap_Di_OBUF[18]
                         FDRE                                         r  data_length_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=145, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_reg[18]/C





