read_verilog /usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_sin.v --define "BDW_BUILD_MODULE=DFT_compute_cynw_cm_float_sin_E8_M23_2 OutExpWidth=8 OutMantWidth=23 InExpWidth=8 InMantWidth=23 IPVersion=2 interconnect_mode=wireload number_of_routing_layers=-1 scale_of_cap_per_unit_len=1.000000 scale_of_res_per_unit_len=1.000000 starc=S2.2.2.2,S2.2.3.1,S2.3.1.1 latency=0 {timing_gen=ultra_timing -num_intervals 2 -num_input_delays 1} arch=0 dpopt_ver=2019.1.01.8041scr217.11-s014_1scrE useDsp=0 verilog_dialect=systemverilog lef_library= cap_table_file= qrc_tech_file= flopEdges="
change_names

