{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1401369676814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1401369676815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 29 22:21:16 2014 " "Processing started: Thu May 29 22:21:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1401369676815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1401369676815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off M3 -c M3 " "Command: quartus_fit --read_settings_files=on --write_settings_files=off M3 -c M3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1401369676815 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1401369677195 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "M3 EP2C8F256C8 " "Selected device EP2C8F256C8 for design \"M3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1401369677320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1401369677363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1401369677364 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1401369679039 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1401369679164 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256C8 " "Device EP2C5F256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401369679704 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256I8 " "Device EP2C5F256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401369679704 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5AF256I8 " "Device EP2C5AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401369679704 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256I8 " "Device EP2C8F256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401369679704 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8AF256I8 " "Device EP2C8AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401369679704 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256C8 " "Device EP2C15AF256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401369679704 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256I8 " "Device EP2C15AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401369679704 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C8 " "Device EP2C20F256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401369679704 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256I8 " "Device EP2C20F256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401369679704 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF256I8 " "Device EP2C20AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1401369679704 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1401369679704 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 3829 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1401369679823 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 3830 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1401369679823 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1401369679823 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "57 179 " "No exact pin location assignment(s) for 57 pins of 179 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[15\] " "Pin SRAM_DATA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[15] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 162 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[14\] " "Pin SRAM_DATA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[14] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 163 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[13\] " "Pin SRAM_DATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[13] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 164 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[12\] " "Pin SRAM_DATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[12] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 165 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[11\] " "Pin SRAM_DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[11] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 166 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[10\] " "Pin SRAM_DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[10] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 167 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[9\] " "Pin SRAM_DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[9] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 168 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[8\] " "Pin SRAM_DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[8] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 169 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[7\] " "Pin SRAM_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[7] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 170 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[6\] " "Pin SRAM_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[6] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 171 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[5\] " "Pin SRAM_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[5] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 172 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[4\] " "Pin SRAM_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[4] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 173 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[3\] " "Pin SRAM_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[3] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 174 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[2\] " "Pin SRAM_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[2] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 175 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[1\] " "Pin SRAM_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[1] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 176 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DATA\[0\] " "Pin SRAM_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[0] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 177 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_nOE " "Pin SRAM_nOE not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_nOE } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 360 64 240 376 "SRAM_nOE" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_nOE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 188 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_nWE " "Pin SRAM_nWE not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_nWE } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 376 64 240 392 "SRAM_nWE" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_nWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 189 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_nCS " "Pin SRAM_nCS not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_nCS } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 344 64 240 360 "SRAM_nCS" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_nCS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 190 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[17\] " "Pin SRAM_ADDR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[17] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 144 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[16\] " "Pin SRAM_ADDR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[16] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 145 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[15\] " "Pin SRAM_ADDR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[15] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 146 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[14\] " "Pin SRAM_ADDR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[14] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 147 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[13\] " "Pin SRAM_ADDR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[13] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 148 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[12\] " "Pin SRAM_ADDR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[12] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 149 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[11\] " "Pin SRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[11] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 150 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[10\] " "Pin SRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[10] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 151 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[9\] " "Pin SRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[9] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 152 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[8\] " "Pin SRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[8] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 153 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[7\] " "Pin SRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[7] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 154 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[6\] " "Pin SRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[6] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 155 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[5\] " "Pin SRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[5] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 156 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[4\] " "Pin SRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[4] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 157 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[3\] " "Pin SRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[3] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 158 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[2\] " "Pin SRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[2] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 159 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[1\] " "Pin SRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[1] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 160 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[0\] " "Pin SRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[0] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 161 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_nRESET " "Pin M_nRESET not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { M_nRESET } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -40 24 200 -24 "M_nRESET" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M_nRESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 191 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XCLKOUT " "Pin XCLKOUT not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { XCLKOUT } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 296 24 200 312 "XCLKOUT" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XCLKOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 192 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPLD_8 " "Pin CPLD_8 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { CPLD_8 } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -104 24 200 -88 "CPLD_8" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPLD_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 193 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPLD_1 " "Pin CPLD_1 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { CPLD_1 } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -72 24 200 -56 "CPLD_1" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPLD_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 194 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XEINT8 " "Pin XEINT8 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { XEINT8 } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 0 24 200 16 "XEINT8" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XEINT8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 195 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP_A " "Pin STEP_A not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { STEP_A } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 528 24 200 544 "STEP_A" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 196 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP_nA " "Pin STEP_nA not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { STEP_nA } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 544 24 200 560 "STEP_nA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP_nA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 197 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP_B " "Pin STEP_B not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { STEP_B } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 560 24 200 576 "STEP_B" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 198 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STEP_nB " "Pin STEP_nB not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { STEP_nB } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 576 24 200 592 "STEP_nB" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STEP_nB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 199 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ4_0 " "Pin GPJ4_0 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { GPJ4_0 } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 16 24 200 32 "GPJ4_0" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPJ4_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 200 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ4_1 " "Pin GPJ4_1 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { GPJ4_1 } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 32 24 200 48 "GPJ4_1" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPJ4_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 201 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ4_2 " "Pin GPJ4_2 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { GPJ4_2 } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 48 24 200 64 "GPJ4_2" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPJ4_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 202 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ4_3 " "Pin GPJ4_3 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { GPJ4_3 } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 64 24 200 80 "GPJ4_3" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPJ4_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 203 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ4_4 " "Pin GPJ4_4 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { GPJ4_4 } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 80 24 200 96 "GPJ4_4" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPJ4_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 204 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPJ1_5 " "Pin GPJ1_5 not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { GPJ1_5 } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 96 24 200 112 "GPJ1_5" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPJ1_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 205 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_DOUT " "Pin SPI_DOUT not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SPI_DOUT } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 840 24 200 856 "SPI_DOUT" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 206 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_DIN " "Pin SPI_DIN not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SPI_DIN } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 856 24 200 872 "SPI_DIN" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 207 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_SCLK " "Pin SPI_SCLK not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SPI_SCLK } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 872 24 200 888 "SPI_SCLK" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 208 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_DA_CS " "Pin SPI_DA_CS not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SPI_DA_CS } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 808 24 200 824 "SPI_DA_CS" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DA_CS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 209 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_AD_CS " "Pin SPI_AD_CS not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SPI_AD_CS } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 824 24 200 840 "SPI_AD_CS" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_AD_CS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 210 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1401369680392 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1401369680392 ""}
{ "Info" "ISTA_SDC_FOUND" "M3.sdc " "Reading SDC File: 'M3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1401369680750 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_div_gen:inst2\|BCLK_1KHz " "Node: CLK_div_gen:inst2\|BCLK_1KHz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1401369680814 "|M3|CLK_div_gen:inst2|BCLK_1KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sel_button\[2\] " "Node: sel_button\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1401369680815 "|M3|sel_button[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_div_gen:inst2\|BCLK_3KHz " "Node: CLK_div_gen:inst2\|BCLK_3KHz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1401369680815 "|M3|CLK_div_gen:inst2|BCLK_3KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPLD_0 " "Node: CPLD_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1401369680815 "|M3|CPLD_0"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1401369680913 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1401369680914 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1401369680914 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     FPGA_CLK " "  10.000     FPGA_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1401369680914 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1401369680914 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGA_CLK (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node FPGA_CLK (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1401369681162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_div_gen:inst2\|BCLK_1KHz " "Destination node CLK_div_gen:inst2\|BCLK_1KHz" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 38 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 469 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1401369681162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_div_gen:inst2\|BCLK_3KHz " "Destination node CLK_div_gen:inst2\|BCLK_3KHz" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 54 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_3KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 472 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1401369681162 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1401369681162 ""}  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { FPGA_CLK } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK" } } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -176 24 200 -160 "FPGA_CLK" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 182 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1401369681162 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_div_gen:inst2\|BCLK_1KHz  " "Automatically promoted node CLK_div_gen:inst2\|BCLK_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1401369681163 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_div_gen:inst2\|BCLK_1KHz~0 " "Destination node CLK_div_gen:inst2\|BCLK_1KHz~0" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 38 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_1KHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 3070 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1401369681163 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1401369681163 ""}  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 38 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 469 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1401369681163 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_div_gen:inst2\|BCLK_3KHz  " "Automatically promoted node CLK_div_gen:inst2\|BCLK_3KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1401369681163 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_div_gen:inst2\|BCLK_3KHz~0 " "Destination node CLK_div_gen:inst2\|BCLK_3KHz~0" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 54 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_3KHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 3552 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1401369681163 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1401369681163 ""}  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 54 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_div_gen:inst2|BCLK_3KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 472 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1401369681163 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "XnRESET (placed in PIN H15 (CLK5, LVDSCLK2n, Input)) " "Automatically promoted node XnRESET (placed in PIN H15 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1401369681163 ""}  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { XnRESET } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "XnRESET" } } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -24 24 200 -8 "XnRESET" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XnRESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 183 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1401369681163 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1401369681567 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1401369681572 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1401369681572 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1401369681577 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1401369681582 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1401369681585 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1401369681585 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1401369681588 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1401369681632 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1401369681635 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1401369681635 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "57 unused 3.3V 20 21 16 " "Number of I/O pins in group: 57 (unused VREF, 3.3V VCCIO, 20 input, 21 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1401369681684 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1401369681684 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1401369681684 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401369681685 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 41 5 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401369681685 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 40 7 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401369681685 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 40 6 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1401369681685 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1401369681685 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1401369681685 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1401369681818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1401369682767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1401369683508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1401369683525 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1401369684012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1401369684012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1401369684359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X23_Y0 X34_Y9 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9" {  } { { "loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9"} 23 0 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1401369685321 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1401369685321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1401369685564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1401369685566 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1401369685566 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1401369685566 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1401369685634 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "108 " "Found 108 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[15\] 0 " "Pin \"XM0_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[14\] 0 " "Pin \"XM0_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[13\] 0 " "Pin \"XM0_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[12\] 0 " "Pin \"XM0_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[11\] 0 " "Pin \"XM0_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[10\] 0 " "Pin \"XM0_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[9\] 0 " "Pin \"XM0_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[8\] 0 " "Pin \"XM0_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[7\] 0 " "Pin \"XM0_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[6\] 0 " "Pin \"XM0_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[5\] 0 " "Pin \"XM0_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[4\] 0 " "Pin \"XM0_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[3\] 0 " "Pin \"XM0_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[2\] 0 " "Pin \"XM0_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[1\] 0 " "Pin \"XM0_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XM0_DATA\[0\] 0 " "Pin \"XM0_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[15\] 0 " "Pin \"SRAM_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[14\] 0 " "Pin \"SRAM_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[13\] 0 " "Pin \"SRAM_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[12\] 0 " "Pin \"SRAM_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[11\] 0 " "Pin \"SRAM_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[10\] 0 " "Pin \"SRAM_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[9\] 0 " "Pin \"SRAM_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[8\] 0 " "Pin \"SRAM_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[7\] 0 " "Pin \"SRAM_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[6\] 0 " "Pin \"SRAM_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[5\] 0 " "Pin \"SRAM_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[4\] 0 " "Pin \"SRAM_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[3\] 0 " "Pin \"SRAM_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[2\] 0 " "Pin \"SRAM_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[1\] 0 " "Pin \"SRAM_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DATA\[0\] 0 " "Pin \"SRAM_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_e 0 " "Pin \"lcd_e\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rs 0 " "Pin \"lcd_rs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rw 0 " "Pin \"lcd_rw\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piezo 0 " "Pin \"piezo\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_nOE 0 " "Pin \"SRAM_nOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_nWE 0 " "Pin \"SRAM_nWE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_nCS 0 " "Pin \"SRAM_nCS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[6\] 0 " "Pin \"dot_d\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[5\] 0 " "Pin \"dot_d\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[4\] 0 " "Pin \"dot_d\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[3\] 0 " "Pin \"dot_d\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[2\] 0 " "Pin \"dot_d\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[1\] 0 " "Pin \"dot_d\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_d\[0\] 0 " "Pin \"dot_d\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[9\] 0 " "Pin \"dot_scan\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[8\] 0 " "Pin \"dot_scan\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[7\] 0 " "Pin \"dot_scan\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[6\] 0 " "Pin \"dot_scan\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[5\] 0 " "Pin \"dot_scan\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[4\] 0 " "Pin \"dot_scan\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[3\] 0 " "Pin \"dot_scan\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[2\] 0 " "Pin \"dot_scan\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[1\] 0 " "Pin \"dot_scan\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot_scan\[0\] 0 " "Pin \"dot_scan\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "key_scan\[3\] 0 " "Pin \"key_scan\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "key_scan\[2\] 0 " "Pin \"key_scan\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "key_scan\[1\] 0 " "Pin \"key_scan\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "key_scan\[0\] 0 " "Pin \"key_scan\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[7\] 0 " "Pin \"lcd_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[6\] 0 " "Pin \"lcd_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[5\] 0 " "Pin \"lcd_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[4\] 0 " "Pin \"lcd_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[3\] 0 " "Pin \"lcd_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[2\] 0 " "Pin \"lcd_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[1\] 0 " "Pin \"lcd_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[0\] 0 " "Pin \"lcd_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[7\] 0 " "Pin \"led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[6\] 0 " "Pin \"led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[5\] 0 " "Pin \"led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[4\] 0 " "Pin \"led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[0\] 0 " "Pin \"led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[5\] 0 " "Pin \"seg_com\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[4\] 0 " "Pin \"seg_com\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[3\] 0 " "Pin \"seg_com\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[2\] 0 " "Pin \"seg_com\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[1\] 0 " "Pin \"seg_com\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_com\[0\] 0 " "Pin \"seg_com\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[7\] 0 " "Pin \"seg_disp\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[6\] 0 " "Pin \"seg_disp\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[5\] 0 " "Pin \"seg_disp\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[4\] 0 " "Pin \"seg_disp\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[3\] 0 " "Pin \"seg_disp\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[2\] 0 " "Pin \"seg_disp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[1\] 0 " "Pin \"seg_disp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_disp\[0\] 0 " "Pin \"seg_disp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1401369685685 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1401369685685 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1401369686125 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1401369686223 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1401369686667 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1401369686871 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[15\] a permanently disabled " "Pin SRAM_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[15] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 162 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401369687073 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[14\] a permanently disabled " "Pin SRAM_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[14] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 163 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401369687073 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[13\] a permanently disabled " "Pin SRAM_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[13] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 164 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401369687073 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[12\] a permanently disabled " "Pin SRAM_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[12] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 165 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401369687073 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[11\] a permanently disabled " "Pin SRAM_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[11] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 166 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401369687073 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[10\] a permanently disabled " "Pin SRAM_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[10] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 167 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401369687073 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[9\] a permanently disabled " "Pin SRAM_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[9] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 168 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401369687073 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[8\] a permanently disabled " "Pin SRAM_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[8] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 169 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401369687073 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[7\] a permanently disabled " "Pin SRAM_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[7] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 170 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401369687073 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[6\] a permanently disabled " "Pin SRAM_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[6] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 171 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401369687073 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[5\] a permanently disabled " "Pin SRAM_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[5] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 172 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401369687073 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[4\] a permanently disabled " "Pin SRAM_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[4] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 173 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401369687073 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[3\] a permanently disabled " "Pin SRAM_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[3] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 174 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401369687073 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[2\] a permanently disabled " "Pin SRAM_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[2] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 175 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401369687073 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[1\] a permanently disabled " "Pin SRAM_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[1] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 176 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401369687073 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[0\] a permanently disabled " "Pin SRAM_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[0] } } } { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA" "" } } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/" { { 0 { 0 ""} 0 177 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1401369687073 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1401369687073 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.fit.smsg " "Generated suppressed messages file C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1401369687351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1401369687775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 29 22:21:27 2014 " "Processing ended: Thu May 29 22:21:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1401369687775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1401369687775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1401369687775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401369687775 ""}
