// Seed: 2670204518
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    input  wand  id_2,
    output wand  id_3
);
  tri0 id_5;
  assign module_1.id_7 = 0;
  assign id_5 = -1'b0;
  assign id_5 = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output wire id_2,
    input wand id_3,
    output uwire id_4,
    input tri1 id_5,
    input wire id_6,
    input tri0 id_7,
    input supply1 id_8,
    output wor id_9,
    output tri0 id_10,
    output uwire id_11,
    output wor id_12,
    output wor id_13,
    input uwire id_14,
    output wor id_15
);
  initial $clog2(23);
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_14,
      id_10
  );
endmodule
