TimeQuest Timing Analyzer report for FPGA_MAIN_MODULE
Sun Aug 20 23:10:51 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK_50MHZ'
 13. Slow Model Hold: 'CLK_50MHZ'
 14. Slow Model Minimum Pulse Width: 'CLK_50MHZ'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'CLK_50MHZ'
 25. Fast Model Hold: 'CLK_50MHZ'
 26. Fast Model Minimum Pulse Width: 'CLK_50MHZ'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Multicorner Timing Analysis Summary
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Setup Transfers
 37. Hold Transfers
 38. Report TCCS
 39. Report RSKM
 40. Unconstrained Paths
 41. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; FPGA_MAIN_MODULE                                                  ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------+
; SDC File List                                            ;
+----------------------+--------+--------------------------+
; SDC File Path        ; Status ; Read at                  ;
+----------------------+--------+--------------------------+
; FPGA_MAIN_MODULE.sdc ; OK     ; Sun Aug 20 23:10:50 2017 ;
+----------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; CLK_50MHZ  ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50MHZ } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 77.62 MHz ; 77.62 MHz       ; CLK_50MHZ  ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; CLK_50MHZ ; 7.117 ; 0.000         ;
+-----------+-------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; CLK_50MHZ ; 0.499 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-----------+-------+--------------------+
; Clock     ; Slack ; End Point TNS      ;
+-----------+-------+--------------------+
; CLK_50MHZ ; 8.758 ; 0.000              ;
+-----------+-------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_50MHZ'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.117 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[55][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.007      ; 12.930     ;
; 7.117 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[63][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.007      ; 12.930     ;
; 7.117 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[47][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.007      ; 12.930     ;
; 7.117 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[39][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.007      ; 12.930     ;
; 7.119 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[20][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.005      ; 12.926     ;
; 7.119 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[65][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.005      ; 12.926     ;
; 7.316 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[55][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.018      ; 12.742     ;
; 7.316 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[63][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.018      ; 12.742     ;
; 7.316 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[47][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.018      ; 12.742     ;
; 7.316 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[39][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.018      ; 12.742     ;
; 7.318 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[20][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.016      ; 12.738     ;
; 7.318 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[65][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.016      ; 12.738     ;
; 7.453 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[5][0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.002     ; 12.585     ;
; 7.453 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[16][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.002     ; 12.585     ;
; 7.453 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[16][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.002     ; 12.585     ;
; 7.652 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[5][0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.009      ; 12.397     ;
; 7.652 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[16][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.009      ; 12.397     ;
; 7.652 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[16][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.009      ; 12.397     ;
; 7.797 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[57][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 12.244     ;
; 7.797 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[63][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 12.244     ;
; 7.797 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[59][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 12.244     ;
; 7.797 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[53][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 12.244     ;
; 7.797 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[49][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 12.244     ;
; 7.797 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[51][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 12.244     ;
; 7.800 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[55][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 12.240     ;
; 7.800 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[51][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 12.240     ;
; 7.800 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[69][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 12.240     ;
; 7.800 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[71][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 12.240     ;
; 7.800 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[67][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 12.240     ;
; 7.800 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[65][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 12.240     ;
; 7.808 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[115][5] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.003      ; 12.235     ;
; 7.808 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[113][5] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.003      ; 12.235     ;
; 7.808 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[117][5] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.003      ; 12.235     ;
; 7.808 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[20][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.003      ; 12.235     ;
; 7.808 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[18][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.003      ; 12.235     ;
; 7.808 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[16][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.003      ; 12.235     ;
; 7.836 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[18][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.004     ; 12.200     ;
; 7.836 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[20][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.004     ; 12.200     ;
; 7.836 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[16][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.004     ; 12.200     ;
; 7.836 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[18][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.004     ; 12.200     ;
; 7.836 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[16][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.004     ; 12.200     ;
; 7.836 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[20][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.004     ; 12.200     ;
; 7.836 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[57][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.004     ; 12.200     ;
; 7.849 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[115][2] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.005     ; 12.186     ;
; 7.849 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[41][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.005     ; 12.186     ;
; 7.849 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[81][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.005     ; 12.186     ;
; 7.849 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[53][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.005     ; 12.186     ;
; 7.849 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[61][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.005     ; 12.186     ;
; 7.849 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[20][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.005     ; 12.186     ;
; 7.885 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[53][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.021     ; 12.134     ;
; 7.885 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[45][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.021     ; 12.134     ;
; 7.885 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[37][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.021     ; 12.134     ;
; 7.885 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[61][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.021     ; 12.134     ;
; 7.886 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[37][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.021     ; 12.133     ;
; 7.886 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[45][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.021     ; 12.133     ;
; 7.886 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[61][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.021     ; 12.133     ;
; 7.886 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[51][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.021     ; 12.133     ;
; 7.886 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[35][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.021     ; 12.133     ;
; 7.886 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[43][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.021     ; 12.133     ;
; 7.912 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[35][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.010     ; 12.118     ;
; 7.912 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[33][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.010     ; 12.118     ;
; 7.912 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[37][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.010     ; 12.118     ;
; 7.912 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[39][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.010     ; 12.118     ;
; 7.912 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[55][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.010     ; 12.118     ;
; 7.912 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[53][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.010     ; 12.118     ;
; 7.913 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[57][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.003     ; 12.124     ;
; 7.913 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[49][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.003     ; 12.124     ;
; 7.913 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[41][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.003     ; 12.124     ;
; 7.913 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[33][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.003     ; 12.124     ;
; 7.913 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[41][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.003     ; 12.124     ;
; 7.913 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[33][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.003     ; 12.124     ;
; 7.939 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[17][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.019     ; 12.082     ;
; 7.939 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[19][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.019     ; 12.082     ;
; 7.939 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[23][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.019     ; 12.082     ;
; 7.939 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[35][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.019     ; 12.082     ;
; 7.939 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[39][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.019     ; 12.082     ;
; 7.939 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[33][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.019     ; 12.082     ;
; 7.939 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[37][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.019     ; 12.082     ;
; 7.965 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[103][7] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.012     ; 12.063     ;
; 7.965 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[101][7] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.012     ; 12.063     ;
; 7.965 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[99][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.012     ; 12.063     ;
; 7.965 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[97][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.012     ; 12.063     ;
; 7.965 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[117][7] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.012     ; 12.063     ;
; 7.965 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[113][7] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.012     ; 12.063     ;
; 7.974 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[51][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 12.065     ;
; 7.974 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[35][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 12.065     ;
; 7.974 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[43][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 12.065     ;
; 7.974 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[59][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 12.065     ;
; 7.974 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[55][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 12.065     ;
; 7.974 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[63][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 12.065     ;
; 7.974 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[47][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 12.065     ;
; 7.974 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[39][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 12.065     ;
; 7.983 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[93][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 12.056     ;
; 7.983 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[77][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 12.056     ;
; 7.983 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[85][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 12.056     ;
; 7.983 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[69][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 12.056     ;
; 7.983 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[89][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 12.056     ;
; 7.983 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[45][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 12.056     ;
; 7.983 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[37][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 12.056     ;
; 7.996 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[57][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.012      ; 12.056     ;
+-------+----------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_50MHZ'                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; BRD_STATUS_LED_WORD[0]                                                                      ; BRD_STATUS_LED_WORD[0]                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE      ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE            ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]       ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]       ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]       ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]       ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|BT_TX_ACTIVE                                             ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|BT_TX_ACTIVE                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.IDLE                                       ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.IDLE                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.START_RESPONSE                             ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.START_RESPONSE                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.SHIELD_STATUS_DATA                         ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.SHIELD_STATUS_DATA                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE      ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|TX_ACTIVE                                                ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|TX_ACTIVE                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]       ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2]       ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3]       ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.IDLE                                          ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.IDLE                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_SHIELD                            ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_SHIELD                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE            ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0]       ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_3                         ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_3                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_4                         ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_4                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_1                         ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_1                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_AR_OUT_SEND[0]                                      ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_AR_OUT_SEND[0]                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE        ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_AR_OUT_SEND[1]                                      ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_AR_OUT_SEND[1]                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.805      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_50MHZ'                                                                                                               ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[0]                                               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[0]                                               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[10]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[10]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[11]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[11]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[12]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[12]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[13]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[13]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[14]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[14]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[15]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[15]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[16]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[16]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[17]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[17]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[18]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[18]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[19]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[19]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[1]                                               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[1]                                               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[20]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[20]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[21]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[21]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[22]                                              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[22]                                              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[2]                                               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[2]                                               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[3]                                               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[3]                                               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[4]                                               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[4]                                               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[5]                                               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[5]                                               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[6]                                               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[6]                                               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[7]                                               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[7]                                               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[8]                                               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[8]                                               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[9]                                               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[9]                                               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[0]                                                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[0]                                                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[1]                                                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[1]                                                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[2]                                                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[2]                                                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[3]                                                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[3]                                                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[4]                                                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[4]                                                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[5]                                                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[5]                                                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_1_AR_D2_FF ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_1_AR_D2_FF ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_2_AR_D4_FF ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_2_AR_D4_FF ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_3_AR_D7_FF ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_3_AR_D7_FF ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[0] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[0] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[1] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[1] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[2] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[2] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_1_AR_D8   ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_1_AR_D8   ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_2_AR_D12  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_2_AR_D12  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_3_AR_D13  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_3_AR_D13  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_1_AR_D2_FF ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_1_AR_D2_FF ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_2_AR_D4_FF ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_2_AR_D4_FF ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_3_AR_D7_FF ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_3_AR_D7_FF ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[0] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[0] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[1] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[1] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[2] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[2] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_1_AR_D8   ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_1_AR_D8   ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_2_AR_D12  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_2_AR_D12  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_3_AR_D13  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_3_AR_D13  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_1_AR_D2_FF ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_1_AR_D2_FF ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_2_AR_D4_FF ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_2_AR_D4_FF ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_3_AR_D7_FF ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_3_AR_D7_FF ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; DISC_IN_1_AR1_D2 ; CLK_50MHZ  ; 5.538  ; 5.538  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR2_D2 ; CLK_50MHZ  ; 5.300  ; 5.300  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR3_D2 ; CLK_50MHZ  ; 4.685  ; 4.685  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR4_D2 ; CLK_50MHZ  ; 5.243  ; 5.243  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_SH_D2  ; CLK_50MHZ  ; 4.690  ; 4.690  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR1_D4 ; CLK_50MHZ  ; 5.500  ; 5.500  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR2_D4 ; CLK_50MHZ  ; 4.694  ; 4.694  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR3_D4 ; CLK_50MHZ  ; 5.200  ; 5.200  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR4_D4 ; CLK_50MHZ  ; 0.513  ; 0.513  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_SH_D4  ; CLK_50MHZ  ; 5.406  ; 5.406  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR1_D7 ; CLK_50MHZ  ; 4.837  ; 4.837  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR2_D7 ; CLK_50MHZ  ; 4.678  ; 4.678  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR3_D7 ; CLK_50MHZ  ; 5.605  ; 5.605  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR4_D7 ; CLK_50MHZ  ; 5.126  ; 5.126  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_SH_D7  ; CLK_50MHZ  ; 4.591  ; 4.591  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR1_D3     ; CLK_50MHZ  ; 4.547  ; 4.547  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR2_D3     ; CLK_50MHZ  ; 4.865  ; 4.865  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR3_D3     ; CLK_50MHZ  ; 5.297  ; 5.297  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR4_D3     ; CLK_50MHZ  ; 5.426  ; 5.426  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR1_D5     ; CLK_50MHZ  ; 5.309  ; 5.309  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR2_D5     ; CLK_50MHZ  ; 4.510  ; 4.510  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR3_D5     ; CLK_50MHZ  ; 5.274  ; 5.274  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR4_D5     ; CLK_50MHZ  ; -0.436 ; -0.436 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR1_D6     ; CLK_50MHZ  ; 5.493  ; 5.493  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR2_D6     ; CLK_50MHZ  ; 4.718  ; 4.718  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR3_D6     ; CLK_50MHZ  ; 4.873  ; 4.873  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR4_D6     ; CLK_50MHZ  ; 0.781  ; 0.781  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR1_D9     ; CLK_50MHZ  ; 4.389  ; 4.389  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR2_D9     ; CLK_50MHZ  ; 0.129  ; 0.129  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR3_D9     ; CLK_50MHZ  ; 4.725  ; 4.725  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR4_D9     ; CLK_50MHZ  ; 4.469  ; 4.469  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR1_D10    ; CLK_50MHZ  ; 4.582  ; 4.582  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR2_D10    ; CLK_50MHZ  ; 0.571  ; 0.571  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR3_D10    ; CLK_50MHZ  ; 5.441  ; 5.441  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR4_D10    ; CLK_50MHZ  ; 4.764  ; 4.764  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR1_D11    ; CLK_50MHZ  ; 4.908  ; 4.908  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR2_D11    ; CLK_50MHZ  ; 0.456  ; 0.456  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR3_D11    ; CLK_50MHZ  ; 5.067  ; 5.067  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR4_D11    ; CLK_50MHZ  ; 5.073  ; 5.073  ; Rise       ; CLK_50MHZ       ;
; UART_AR1_RX      ; CLK_50MHZ  ; 4.908  ; 4.908  ; Rise       ; CLK_50MHZ       ;
; UART_AR2_RX      ; CLK_50MHZ  ; 4.532  ; 4.532  ; Rise       ; CLK_50MHZ       ;
; UART_AR3_RX      ; CLK_50MHZ  ; 5.465  ; 5.465  ; Rise       ; CLK_50MHZ       ;
; UART_AR4_RX      ; CLK_50MHZ  ; 5.509  ; 5.509  ; Rise       ; CLK_50MHZ       ;
; UART_BT_RX       ; CLK_50MHZ  ; 4.483  ; 4.483  ; Rise       ; CLK_50MHZ       ;
; UART_SH_RX       ; CLK_50MHZ  ; 5.100  ; 5.100  ; Rise       ; CLK_50MHZ       ;
; nRESET           ; CLK_50MHZ  ; 11.966 ; 11.966 ; Rise       ; CLK_50MHZ       ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; DISC_IN_1_AR1_D2 ; CLK_50MHZ  ; -4.798 ; -4.798 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR2_D2 ; CLK_50MHZ  ; -5.034 ; -5.034 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR3_D2 ; CLK_50MHZ  ; -4.419 ; -4.419 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR4_D2 ; CLK_50MHZ  ; -4.977 ; -4.977 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_SH_D2  ; CLK_50MHZ  ; -3.951 ; -3.951 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR1_D4 ; CLK_50MHZ  ; -4.756 ; -4.756 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR2_D4 ; CLK_50MHZ  ; -4.426 ; -4.426 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR3_D4 ; CLK_50MHZ  ; -4.510 ; -4.510 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR4_D4 ; CLK_50MHZ  ; -0.245 ; -0.245 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_SH_D4  ; CLK_50MHZ  ; -5.136 ; -5.136 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR1_D7 ; CLK_50MHZ  ; -4.570 ; -4.570 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR2_D7 ; CLK_50MHZ  ; -4.412 ; -4.412 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR3_D7 ; CLK_50MHZ  ; -5.336 ; -5.336 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR4_D7 ; CLK_50MHZ  ; -4.858 ; -4.858 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_SH_D7  ; CLK_50MHZ  ; -4.323 ; -4.323 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR1_D3     ; CLK_50MHZ  ; -4.281 ; -4.281 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR2_D3     ; CLK_50MHZ  ; -4.599 ; -4.599 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR3_D3     ; CLK_50MHZ  ; -5.031 ; -5.031 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR4_D3     ; CLK_50MHZ  ; -5.160 ; -5.160 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR1_D5     ; CLK_50MHZ  ; -5.043 ; -5.043 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR2_D5     ; CLK_50MHZ  ; -4.244 ; -4.244 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR3_D5     ; CLK_50MHZ  ; -5.008 ; -5.008 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR4_D5     ; CLK_50MHZ  ; 0.702  ; 0.702  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR1_D6     ; CLK_50MHZ  ; -5.227 ; -5.227 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR2_D6     ; CLK_50MHZ  ; -4.452 ; -4.452 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR3_D6     ; CLK_50MHZ  ; -4.607 ; -4.607 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR4_D6     ; CLK_50MHZ  ; -0.515 ; -0.515 ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR1_D9     ; CLK_50MHZ  ; -4.123 ; -4.123 ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR2_D9     ; CLK_50MHZ  ; 0.137  ; 0.137  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR3_D9     ; CLK_50MHZ  ; -4.459 ; -4.459 ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR4_D9     ; CLK_50MHZ  ; -4.203 ; -4.203 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR1_D10    ; CLK_50MHZ  ; -4.316 ; -4.316 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR2_D10    ; CLK_50MHZ  ; -0.305 ; -0.305 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR3_D10    ; CLK_50MHZ  ; -5.175 ; -5.175 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR4_D10    ; CLK_50MHZ  ; -4.498 ; -4.498 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR1_D11    ; CLK_50MHZ  ; -4.642 ; -4.642 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR2_D11    ; CLK_50MHZ  ; -0.190 ; -0.190 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR3_D11    ; CLK_50MHZ  ; -4.801 ; -4.801 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR4_D11    ; CLK_50MHZ  ; -4.807 ; -4.807 ; Rise       ; CLK_50MHZ       ;
; UART_AR1_RX      ; CLK_50MHZ  ; -4.364 ; -4.364 ; Rise       ; CLK_50MHZ       ;
; UART_AR2_RX      ; CLK_50MHZ  ; -4.229 ; -4.229 ; Rise       ; CLK_50MHZ       ;
; UART_AR3_RX      ; CLK_50MHZ  ; -5.199 ; -5.199 ; Rise       ; CLK_50MHZ       ;
; UART_AR4_RX      ; CLK_50MHZ  ; -5.238 ; -5.238 ; Rise       ; CLK_50MHZ       ;
; UART_BT_RX       ; CLK_50MHZ  ; -4.213 ; -4.213 ; Rise       ; CLK_50MHZ       ;
; UART_SH_RX       ; CLK_50MHZ  ; -4.653 ; -4.653 ; Rise       ; CLK_50MHZ       ;
; nRESET           ; CLK_50MHZ  ; -4.566 ; -4.566 ; Rise       ; CLK_50MHZ       ;
+------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; DISC_OUT_1_AR1_D8  ; CLK_50MHZ  ; 7.718  ; 7.718  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR2_D8  ; CLK_50MHZ  ; 8.694  ; 8.694  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR3_D8  ; CLK_50MHZ  ; 8.422  ; 8.422  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR4_D8  ; CLK_50MHZ  ; 8.249  ; 8.249  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_SH_D8   ; CLK_50MHZ  ; 8.369  ; 8.369  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR1_D12 ; CLK_50MHZ  ; 8.506  ; 8.506  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR2_D12 ; CLK_50MHZ  ; 7.548  ; 7.548  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR3_D12 ; CLK_50MHZ  ; 7.641  ; 7.641  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR4_D12 ; CLK_50MHZ  ; 7.928  ; 7.928  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_SH_D12  ; CLK_50MHZ  ; 8.337  ; 8.337  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR1_D13 ; CLK_50MHZ  ; 7.996  ; 7.996  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR2_D13 ; CLK_50MHZ  ; 8.134  ; 8.134  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR3_D13 ; CLK_50MHZ  ; 7.640  ; 7.640  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR4_D13 ; CLK_50MHZ  ; 9.838  ; 9.838  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_SH_D13  ; CLK_50MHZ  ; 9.549  ; 9.549  ; Rise       ; CLK_50MHZ       ;
; LED_2              ; CLK_50MHZ  ; 8.956  ; 8.956  ; Rise       ; CLK_50MHZ       ;
; LED_4              ; CLK_50MHZ  ; 8.653  ; 8.653  ; Rise       ; CLK_50MHZ       ;
; LED_5              ; CLK_50MHZ  ; 10.130 ; 10.130 ; Rise       ; CLK_50MHZ       ;
; PWM_1_SH_D3        ; CLK_50MHZ  ; 8.406  ; 8.406  ; Rise       ; CLK_50MHZ       ;
; PWM_2_SH_D5        ; CLK_50MHZ  ; 8.333  ; 8.333  ; Rise       ; CLK_50MHZ       ;
; PWM_3_SH_D6        ; CLK_50MHZ  ; 8.323  ; 8.323  ; Rise       ; CLK_50MHZ       ;
; PWM_4_SH_D9        ; CLK_50MHZ  ; 7.948  ; 7.948  ; Rise       ; CLK_50MHZ       ;
; PWM_5_SH_D10       ; CLK_50MHZ  ; 7.961  ; 7.961  ; Rise       ; CLK_50MHZ       ;
; PWM_6_SH_D11       ; CLK_50MHZ  ; 7.976  ; 7.976  ; Rise       ; CLK_50MHZ       ;
; UART_AR1_TX        ; CLK_50MHZ  ; 9.866  ; 9.866  ; Rise       ; CLK_50MHZ       ;
; UART_AR2_TX        ; CLK_50MHZ  ; 9.128  ; 9.128  ; Rise       ; CLK_50MHZ       ;
; UART_AR3_TX        ; CLK_50MHZ  ; 7.959  ; 7.959  ; Rise       ; CLK_50MHZ       ;
; UART_AR4_TX        ; CLK_50MHZ  ; 9.829  ; 9.829  ; Rise       ; CLK_50MHZ       ;
; UART_BT_TX         ; CLK_50MHZ  ; 8.361  ; 8.361  ; Rise       ; CLK_50MHZ       ;
; UART_SH_TX         ; CLK_50MHZ  ; 8.534  ; 8.534  ; Rise       ; CLK_50MHZ       ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; DISC_OUT_1_AR1_D8  ; CLK_50MHZ  ; 7.718  ; 7.718  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR2_D8  ; CLK_50MHZ  ; 8.694  ; 8.694  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR3_D8  ; CLK_50MHZ  ; 8.422  ; 8.422  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR4_D8  ; CLK_50MHZ  ; 8.249  ; 8.249  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_SH_D8   ; CLK_50MHZ  ; 8.369  ; 8.369  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR1_D12 ; CLK_50MHZ  ; 8.506  ; 8.506  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR2_D12 ; CLK_50MHZ  ; 7.548  ; 7.548  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR3_D12 ; CLK_50MHZ  ; 7.641  ; 7.641  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR4_D12 ; CLK_50MHZ  ; 7.928  ; 7.928  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_SH_D12  ; CLK_50MHZ  ; 8.337  ; 8.337  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR1_D13 ; CLK_50MHZ  ; 7.996  ; 7.996  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR2_D13 ; CLK_50MHZ  ; 8.134  ; 8.134  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR3_D13 ; CLK_50MHZ  ; 7.640  ; 7.640  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR4_D13 ; CLK_50MHZ  ; 9.838  ; 9.838  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_SH_D13  ; CLK_50MHZ  ; 9.549  ; 9.549  ; Rise       ; CLK_50MHZ       ;
; LED_2              ; CLK_50MHZ  ; 8.956  ; 8.956  ; Rise       ; CLK_50MHZ       ;
; LED_4              ; CLK_50MHZ  ; 8.653  ; 8.653  ; Rise       ; CLK_50MHZ       ;
; LED_5              ; CLK_50MHZ  ; 10.130 ; 10.130 ; Rise       ; CLK_50MHZ       ;
; PWM_1_SH_D3        ; CLK_50MHZ  ; 8.406  ; 8.406  ; Rise       ; CLK_50MHZ       ;
; PWM_2_SH_D5        ; CLK_50MHZ  ; 8.333  ; 8.333  ; Rise       ; CLK_50MHZ       ;
; PWM_3_SH_D6        ; CLK_50MHZ  ; 8.323  ; 8.323  ; Rise       ; CLK_50MHZ       ;
; PWM_4_SH_D9        ; CLK_50MHZ  ; 7.948  ; 7.948  ; Rise       ; CLK_50MHZ       ;
; PWM_5_SH_D10       ; CLK_50MHZ  ; 7.961  ; 7.961  ; Rise       ; CLK_50MHZ       ;
; PWM_6_SH_D11       ; CLK_50MHZ  ; 7.976  ; 7.976  ; Rise       ; CLK_50MHZ       ;
; UART_AR1_TX        ; CLK_50MHZ  ; 9.866  ; 9.866  ; Rise       ; CLK_50MHZ       ;
; UART_AR2_TX        ; CLK_50MHZ  ; 9.128  ; 9.128  ; Rise       ; CLK_50MHZ       ;
; UART_AR3_TX        ; CLK_50MHZ  ; 7.959  ; 7.959  ; Rise       ; CLK_50MHZ       ;
; UART_AR4_TX        ; CLK_50MHZ  ; 9.829  ; 9.829  ; Rise       ; CLK_50MHZ       ;
; UART_BT_TX         ; CLK_50MHZ  ; 8.361  ; 8.361  ; Rise       ; CLK_50MHZ       ;
; UART_SH_TX         ; CLK_50MHZ  ; 8.534  ; 8.534  ; Rise       ; CLK_50MHZ       ;
+--------------------+------------+--------+--------+------------+-----------------+


+------------------------------------+
; Fast Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; CLK_50MHZ ; 15.633 ; 0.000         ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; CLK_50MHZ ; 0.215 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-----------+-------+--------------------+
; Clock     ; Slack ; End Point TNS      ;
+-----------+-------+--------------------+
; CLK_50MHZ ; 9.000 ; 0.000              ;
+-----------+-------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_50MHZ'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.633 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[55][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.006      ; 4.405      ;
; 15.633 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[63][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.006      ; 4.405      ;
; 15.633 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[47][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.006      ; 4.405      ;
; 15.633 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[39][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.006      ; 4.405      ;
; 15.635 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[20][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.005      ; 4.402      ;
; 15.635 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[65][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.005      ; 4.402      ;
; 15.724 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[5][0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.002     ; 4.306      ;
; 15.724 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[16][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.002     ; 4.306      ;
; 15.724 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[16][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.002     ; 4.306      ;
; 15.774 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[55][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.012      ; 4.270      ;
; 15.774 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[63][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.012      ; 4.270      ;
; 15.774 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[47][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.012      ; 4.270      ;
; 15.774 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[39][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.012      ; 4.270      ;
; 15.776 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[20][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.011      ; 4.267      ;
; 15.776 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[65][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.011      ; 4.267      ;
; 15.827 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[55][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 4.205      ;
; 15.827 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[51][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 4.205      ;
; 15.827 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[57][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 4.206      ;
; 15.827 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[63][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 4.206      ;
; 15.827 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[59][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 4.206      ;
; 15.827 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[53][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 4.206      ;
; 15.827 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[49][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 4.206      ;
; 15.827 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[51][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.001      ; 4.206      ;
; 15.827 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[69][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 4.205      ;
; 15.827 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[71][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 4.205      ;
; 15.827 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[67][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 4.205      ;
; 15.827 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[65][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 4.205      ;
; 15.830 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[115][5] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 4.206      ;
; 15.830 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[113][5] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 4.206      ;
; 15.830 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[117][5] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 4.206      ;
; 15.830 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[20][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 4.206      ;
; 15.830 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[18][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 4.206      ;
; 15.830 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[16][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 4.206      ;
; 15.849 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[18][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.003     ; 4.180      ;
; 15.849 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[20][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.003     ; 4.180      ;
; 15.849 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[16][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.003     ; 4.180      ;
; 15.849 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[18][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.003     ; 4.180      ;
; 15.849 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[16][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.003     ; 4.180      ;
; 15.849 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[20][4]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.003     ; 4.180      ;
; 15.849 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[57][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.003     ; 4.180      ;
; 15.863 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[115][2] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.004     ; 4.165      ;
; 15.863 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[41][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.004     ; 4.165      ;
; 15.863 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[81][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.004     ; 4.165      ;
; 15.863 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[53][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.004     ; 4.165      ;
; 15.863 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[61][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.004     ; 4.165      ;
; 15.863 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[20][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.004     ; 4.165      ;
; 15.865 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[5][0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 4.171      ;
; 15.865 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[16][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 4.171      ;
; 15.865 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[16][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.004      ; 4.171      ;
; 15.873 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[53][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.021     ; 4.138      ;
; 15.873 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[45][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.021     ; 4.138      ;
; 15.873 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[37][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.021     ; 4.138      ;
; 15.873 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[61][3]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.021     ; 4.138      ;
; 15.877 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[37][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.019     ; 4.136      ;
; 15.877 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[45][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.019     ; 4.136      ;
; 15.877 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[61][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.019     ; 4.136      ;
; 15.877 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[51][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.019     ; 4.136      ;
; 15.877 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[35][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.019     ; 4.136      ;
; 15.877 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[43][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.019     ; 4.136      ;
; 15.903 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[35][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.008     ; 4.121      ;
; 15.903 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[33][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.008     ; 4.121      ;
; 15.903 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[37][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.008     ; 4.121      ;
; 15.903 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[39][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.008     ; 4.121      ;
; 15.903 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[55][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.008     ; 4.121      ;
; 15.903 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[53][5]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.008     ; 4.121      ;
; 15.910 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[57][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 4.121      ;
; 15.910 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[49][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 4.121      ;
; 15.910 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[41][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 4.121      ;
; 15.910 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[33][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 4.121      ;
; 15.910 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[41][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 4.121      ;
; 15.910 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[33][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 4.121      ;
; 15.926 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[17][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.015     ; 4.091      ;
; 15.926 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[19][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.015     ; 4.091      ;
; 15.926 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[23][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.015     ; 4.091      ;
; 15.926 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[35][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.015     ; 4.091      ;
; 15.926 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[39][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.015     ; 4.091      ;
; 15.926 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[33][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.015     ; 4.091      ;
; 15.926 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[37][1]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.015     ; 4.091      ;
; 15.940 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[93][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 4.092      ;
; 15.940 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[77][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 4.092      ;
; 15.940 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[85][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 4.092      ;
; 15.940 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[69][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 4.092      ;
; 15.940 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[89][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 4.092      ;
; 15.940 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[45][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 4.092      ;
; 15.940 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[37][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.000      ; 4.092      ;
; 15.941 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[51][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 4.090      ;
; 15.941 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[35][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 4.090      ;
; 15.941 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[43][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 4.090      ;
; 15.941 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[59][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 4.090      ;
; 15.941 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[55][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 4.090      ;
; 15.941 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[63][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 4.090      ;
; 15.941 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[47][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 4.090      ;
; 15.941 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[39][0]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.001     ; 4.090      ;
; 15.947 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[103][7] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.009     ; 4.076      ;
; 15.947 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[101][7] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.009     ; 4.076      ;
; 15.947 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[99][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.009     ; 4.076      ;
; 15.947 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[97][7]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.009     ; 4.076      ;
; 15.947 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[117][7] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.009     ; 4.076      ;
; 15.947 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[113][7] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.009     ; 4.076      ;
; 15.957 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_RECEIVED ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_MSG2SEND[55][2]  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.025     ; 4.050      ;
+--------+----------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_50MHZ'                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; BRD_STATUS_LED_WORD[0]                                                                      ; BRD_STATUS_LED_WORD[0]                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE      ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE            ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_RX_ACTIVE            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]       ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[0]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]       ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[1]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]       ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[2]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]       ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_FRAME_COUNT[3]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|BT_TX_ACTIVE                                             ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|BT_TX_ACTIVE                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.IDLE                                       ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.IDLE                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.START_RESPONSE                             ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.START_RESPONSE                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.SHIELD_STATUS_DATA                         ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_BT_STATE.SHIELD_STATUS_DATA                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE      ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1] ; UART_BLUETOOTH:INST_UART_BLUETOOTH|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|TX_ACTIVE                                                ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|TX_ACTIVE                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[2]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[1]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[0]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[7]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[4]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[3]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[5]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; UART_ARDUINO:INST_UART_ARDUINO_3|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]          ; UART_SHIELD:INST_UART_SHIELD|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; UART_ARDUINO:INST_UART_ARDUINO_4|UART_RX_MACHINE:INST_UART_RX_MACHINE|UART_IN_FRAME[6]      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]       ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2]       ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3]       ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.IDLE                                          ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.IDLE                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_SHIELD                            ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_SHIELD                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE            ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0]       ; UART_SHIELD:INST_UART_SHIELD|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0]       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_3                         ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_3                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_4                         ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_4                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_1                         ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_STATE.RESPONSE_TO_ARDUINO_1                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[3]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_AR_OUT_SEND[0]                                      ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_AR_OUT_SEND[0]                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE        ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_TX_ACTIVE        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0]   ; UART_ARDUINO:INST_UART_ARDUINO_1|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[0]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_AR_OUT_SEND[1]                                      ; MAIN_PROCESSOR:INST_MAIN_PROCESSOR|UART_AR_OUT_SEND[1]                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[1]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2]   ; UART_ARDUINO:INST_UART_ARDUINO_2|UART_TX_MACHINE:INST_UART_TX_MACHINE|UART_FRAME_COUNT[2]   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.000      ; 0.367      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_50MHZ'                                                                                                               ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[0]                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[0]                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[10]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[10]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[11]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[11]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[12]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[12]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[13]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[13]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[14]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[14]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[15]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[15]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[16]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[16]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[17]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[17]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[18]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[18]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[19]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[19]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[1]                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[1]                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[20]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[20]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[21]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[21]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[22]                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[22]                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[2]                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[2]                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[3]                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[3]                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[4]                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[4]                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[5]                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[5]                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[6]                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[6]                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[7]                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[7]                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[8]                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[8]                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[9]                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_COUNT[9]                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[0]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[0]                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[1]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[1]                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[2]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[2]                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[3]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[3]                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[4]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[4]                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[5]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; BRD_STATUS_LED_WORD[5]                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_1_AR_D2_FF ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_1_AR_D2_FF ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_2_AR_D4_FF ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_2_AR_D4_FF ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_3_AR_D7_FF ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_3_AR_D7_FF ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_IN_AR_EDGE[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_1_AR_D8   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_1_AR_D8   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_2_AR_D12  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_2_AR_D12  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_3_AR_D13  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1|DISC_OUT_3_AR_D13  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_1_AR_D2_FF ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_1_AR_D2_FF ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_2_AR_D4_FF ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_2_AR_D4_FF ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_3_AR_D7_FF ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_3_AR_D7_FF ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_IN_AR_EDGE[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_1_AR_D8   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_1_AR_D8   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_2_AR_D12  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_2_AR_D12  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_3_AR_D13  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_2|DISC_OUT_3_AR_D13  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_1_AR_D2_FF ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_1_AR_D2_FF ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_2_AR_D4_FF ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_2_AR_D4_FF ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_3_AR_D7_FF ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLK_50MHZ ; Rise       ; DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_3|DISC_IN_3_AR_D7_FF ;
+-------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; DISC_IN_1_AR1_D2 ; CLK_50MHZ  ; 2.399  ; 2.399  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR2_D2 ; CLK_50MHZ  ; 2.353  ; 2.353  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR3_D2 ; CLK_50MHZ  ; 2.121  ; 2.121  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR4_D2 ; CLK_50MHZ  ; 2.356  ; 2.356  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_SH_D2  ; CLK_50MHZ  ; 2.094  ; 2.094  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR1_D4 ; CLK_50MHZ  ; 2.372  ; 2.372  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR2_D4 ; CLK_50MHZ  ; 2.164  ; 2.164  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR3_D4 ; CLK_50MHZ  ; 2.287  ; 2.287  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR4_D4 ; CLK_50MHZ  ; -0.226 ; -0.226 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_SH_D4  ; CLK_50MHZ  ; 2.317  ; 2.317  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR1_D7 ; CLK_50MHZ  ; 2.206  ; 2.206  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR2_D7 ; CLK_50MHZ  ; 2.150  ; 2.150  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR3_D7 ; CLK_50MHZ  ; 2.499  ; 2.499  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR4_D7 ; CLK_50MHZ  ; 2.320  ; 2.320  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_SH_D7  ; CLK_50MHZ  ; 2.082  ; 2.082  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR1_D3     ; CLK_50MHZ  ; 2.063  ; 2.063  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR2_D3     ; CLK_50MHZ  ; 2.239  ; 2.239  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR3_D3     ; CLK_50MHZ  ; 2.358  ; 2.358  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR4_D3     ; CLK_50MHZ  ; 2.478  ; 2.478  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR1_D5     ; CLK_50MHZ  ; 2.377  ; 2.377  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR2_D5     ; CLK_50MHZ  ; 2.069  ; 2.069  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR3_D5     ; CLK_50MHZ  ; 2.323  ; 2.323  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR4_D5     ; CLK_50MHZ  ; -0.518 ; -0.518 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR1_D6     ; CLK_50MHZ  ; 2.441  ; 2.441  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR2_D6     ; CLK_50MHZ  ; 2.176  ; 2.176  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR3_D6     ; CLK_50MHZ  ; 2.207  ; 2.207  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR4_D6     ; CLK_50MHZ  ; -0.009 ; -0.009 ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR1_D9     ; CLK_50MHZ  ; 2.046  ; 2.046  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR2_D9     ; CLK_50MHZ  ; -0.317 ; -0.317 ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR3_D9     ; CLK_50MHZ  ; 2.139  ; 2.139  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR4_D9     ; CLK_50MHZ  ; 2.056  ; 2.056  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR1_D10    ; CLK_50MHZ  ; 2.070  ; 2.070  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR2_D10    ; CLK_50MHZ  ; -0.187 ; -0.187 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR3_D10    ; CLK_50MHZ  ; 2.408  ; 2.408  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR4_D10    ; CLK_50MHZ  ; 2.206  ; 2.206  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR1_D11    ; CLK_50MHZ  ; 2.160  ; 2.160  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR2_D11    ; CLK_50MHZ  ; -0.135 ; -0.135 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR3_D11    ; CLK_50MHZ  ; 2.250  ; 2.250  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR4_D11    ; CLK_50MHZ  ; 2.297  ; 2.297  ; Rise       ; CLK_50MHZ       ;
; UART_AR1_RX      ; CLK_50MHZ  ; 2.205  ; 2.205  ; Rise       ; CLK_50MHZ       ;
; UART_AR2_RX      ; CLK_50MHZ  ; 2.079  ; 2.079  ; Rise       ; CLK_50MHZ       ;
; UART_AR3_RX      ; CLK_50MHZ  ; 2.437  ; 2.437  ; Rise       ; CLK_50MHZ       ;
; UART_AR4_RX      ; CLK_50MHZ  ; 2.495  ; 2.495  ; Rise       ; CLK_50MHZ       ;
; UART_BT_RX       ; CLK_50MHZ  ; 2.047  ; 2.047  ; Rise       ; CLK_50MHZ       ;
; UART_SH_RX       ; CLK_50MHZ  ; 2.260  ; 2.260  ; Rise       ; CLK_50MHZ       ;
; nRESET           ; CLK_50MHZ  ; 4.577  ; 4.577  ; Rise       ; CLK_50MHZ       ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; DISC_IN_1_AR1_D2 ; CLK_50MHZ  ; -2.150 ; -2.150 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR2_D2 ; CLK_50MHZ  ; -2.233 ; -2.233 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR3_D2 ; CLK_50MHZ  ; -1.999 ; -1.999 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR4_D2 ; CLK_50MHZ  ; -2.210 ; -2.210 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_SH_D2  ; CLK_50MHZ  ; -1.849 ; -1.849 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR1_D4 ; CLK_50MHZ  ; -2.125 ; -2.125 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR2_D4 ; CLK_50MHZ  ; -2.042 ; -2.042 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR3_D4 ; CLK_50MHZ  ; -2.049 ; -2.049 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR4_D4 ; CLK_50MHZ  ; 0.350  ; 0.350  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_SH_D4  ; CLK_50MHZ  ; -2.190 ; -2.190 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR1_D7 ; CLK_50MHZ  ; -2.058 ; -2.058 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR2_D7 ; CLK_50MHZ  ; -2.029 ; -2.029 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR3_D7 ; CLK_50MHZ  ; -2.350 ; -2.350 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR4_D7 ; CLK_50MHZ  ; -2.196 ; -2.196 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_SH_D7  ; CLK_50MHZ  ; -1.960 ; -1.960 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR1_D3     ; CLK_50MHZ  ; -1.943 ; -1.943 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR2_D3     ; CLK_50MHZ  ; -2.119 ; -2.119 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR3_D3     ; CLK_50MHZ  ; -2.238 ; -2.238 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR4_D3     ; CLK_50MHZ  ; -2.358 ; -2.358 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR1_D5     ; CLK_50MHZ  ; -2.257 ; -2.257 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR2_D5     ; CLK_50MHZ  ; -1.949 ; -1.949 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR3_D5     ; CLK_50MHZ  ; -2.203 ; -2.203 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR4_D5     ; CLK_50MHZ  ; 0.638  ; 0.638  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR1_D6     ; CLK_50MHZ  ; -2.321 ; -2.321 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR2_D6     ; CLK_50MHZ  ; -2.056 ; -2.056 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR3_D6     ; CLK_50MHZ  ; -2.087 ; -2.087 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR4_D6     ; CLK_50MHZ  ; 0.129  ; 0.129  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR1_D9     ; CLK_50MHZ  ; -1.926 ; -1.926 ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR2_D9     ; CLK_50MHZ  ; 0.437  ; 0.437  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR3_D9     ; CLK_50MHZ  ; -2.019 ; -2.019 ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR4_D9     ; CLK_50MHZ  ; -1.936 ; -1.936 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR1_D10    ; CLK_50MHZ  ; -1.950 ; -1.950 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR2_D10    ; CLK_50MHZ  ; 0.307  ; 0.307  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR3_D10    ; CLK_50MHZ  ; -2.288 ; -2.288 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR4_D10    ; CLK_50MHZ  ; -2.086 ; -2.086 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR1_D11    ; CLK_50MHZ  ; -2.040 ; -2.040 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR2_D11    ; CLK_50MHZ  ; 0.255  ; 0.255  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR3_D11    ; CLK_50MHZ  ; -2.130 ; -2.130 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR4_D11    ; CLK_50MHZ  ; -2.177 ; -2.177 ; Rise       ; CLK_50MHZ       ;
; UART_AR1_RX      ; CLK_50MHZ  ; -1.967 ; -1.967 ; Rise       ; CLK_50MHZ       ;
; UART_AR2_RX      ; CLK_50MHZ  ; -1.939 ; -1.939 ; Rise       ; CLK_50MHZ       ;
; UART_AR3_RX      ; CLK_50MHZ  ; -2.290 ; -2.290 ; Rise       ; CLK_50MHZ       ;
; UART_AR4_RX      ; CLK_50MHZ  ; -2.350 ; -2.350 ; Rise       ; CLK_50MHZ       ;
; UART_BT_RX       ; CLK_50MHZ  ; -1.927 ; -1.927 ; Rise       ; CLK_50MHZ       ;
; UART_SH_RX       ; CLK_50MHZ  ; -2.084 ; -2.084 ; Rise       ; CLK_50MHZ       ;
; nRESET           ; CLK_50MHZ  ; -2.099 ; -2.099 ; Rise       ; CLK_50MHZ       ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; DISC_OUT_1_AR1_D8  ; CLK_50MHZ  ; 3.620 ; 3.620 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR2_D8  ; CLK_50MHZ  ; 3.917 ; 3.917 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR3_D8  ; CLK_50MHZ  ; 3.817 ; 3.817 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR4_D8  ; CLK_50MHZ  ; 3.685 ; 3.685 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_SH_D8   ; CLK_50MHZ  ; 3.741 ; 3.741 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR1_D12 ; CLK_50MHZ  ; 3.874 ; 3.874 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR2_D12 ; CLK_50MHZ  ; 3.481 ; 3.481 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR3_D12 ; CLK_50MHZ  ; 3.568 ; 3.568 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR4_D12 ; CLK_50MHZ  ; 3.602 ; 3.602 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_SH_D12  ; CLK_50MHZ  ; 3.736 ; 3.736 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR1_D13 ; CLK_50MHZ  ; 3.679 ; 3.679 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR2_D13 ; CLK_50MHZ  ; 3.687 ; 3.687 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR3_D13 ; CLK_50MHZ  ; 3.567 ; 3.567 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR4_D13 ; CLK_50MHZ  ; 4.310 ; 4.310 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_SH_D13  ; CLK_50MHZ  ; 4.180 ; 4.180 ; Rise       ; CLK_50MHZ       ;
; LED_2              ; CLK_50MHZ  ; 4.064 ; 4.064 ; Rise       ; CLK_50MHZ       ;
; LED_4              ; CLK_50MHZ  ; 3.985 ; 3.985 ; Rise       ; CLK_50MHZ       ;
; LED_5              ; CLK_50MHZ  ; 4.358 ; 4.358 ; Rise       ; CLK_50MHZ       ;
; PWM_1_SH_D3        ; CLK_50MHZ  ; 3.809 ; 3.809 ; Rise       ; CLK_50MHZ       ;
; PWM_2_SH_D5        ; CLK_50MHZ  ; 3.773 ; 3.773 ; Rise       ; CLK_50MHZ       ;
; PWM_3_SH_D6        ; CLK_50MHZ  ; 3.778 ; 3.778 ; Rise       ; CLK_50MHZ       ;
; PWM_4_SH_D9        ; CLK_50MHZ  ; 3.606 ; 3.606 ; Rise       ; CLK_50MHZ       ;
; PWM_5_SH_D10       ; CLK_50MHZ  ; 3.616 ; 3.616 ; Rise       ; CLK_50MHZ       ;
; PWM_6_SH_D11       ; CLK_50MHZ  ; 3.628 ; 3.628 ; Rise       ; CLK_50MHZ       ;
; UART_AR1_TX        ; CLK_50MHZ  ; 4.262 ; 4.262 ; Rise       ; CLK_50MHZ       ;
; UART_AR2_TX        ; CLK_50MHZ  ; 4.062 ; 4.062 ; Rise       ; CLK_50MHZ       ;
; UART_AR3_TX        ; CLK_50MHZ  ; 3.664 ; 3.664 ; Rise       ; CLK_50MHZ       ;
; UART_AR4_TX        ; CLK_50MHZ  ; 4.244 ; 4.244 ; Rise       ; CLK_50MHZ       ;
; UART_BT_TX         ; CLK_50MHZ  ; 3.771 ; 3.771 ; Rise       ; CLK_50MHZ       ;
; UART_SH_TX         ; CLK_50MHZ  ; 3.897 ; 3.897 ; Rise       ; CLK_50MHZ       ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; DISC_OUT_1_AR1_D8  ; CLK_50MHZ  ; 3.620 ; 3.620 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR2_D8  ; CLK_50MHZ  ; 3.917 ; 3.917 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR3_D8  ; CLK_50MHZ  ; 3.817 ; 3.817 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR4_D8  ; CLK_50MHZ  ; 3.685 ; 3.685 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_SH_D8   ; CLK_50MHZ  ; 3.741 ; 3.741 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR1_D12 ; CLK_50MHZ  ; 3.874 ; 3.874 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR2_D12 ; CLK_50MHZ  ; 3.481 ; 3.481 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR3_D12 ; CLK_50MHZ  ; 3.568 ; 3.568 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR4_D12 ; CLK_50MHZ  ; 3.602 ; 3.602 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_SH_D12  ; CLK_50MHZ  ; 3.736 ; 3.736 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR1_D13 ; CLK_50MHZ  ; 3.679 ; 3.679 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR2_D13 ; CLK_50MHZ  ; 3.687 ; 3.687 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR3_D13 ; CLK_50MHZ  ; 3.567 ; 3.567 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR4_D13 ; CLK_50MHZ  ; 4.310 ; 4.310 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_SH_D13  ; CLK_50MHZ  ; 4.180 ; 4.180 ; Rise       ; CLK_50MHZ       ;
; LED_2              ; CLK_50MHZ  ; 4.064 ; 4.064 ; Rise       ; CLK_50MHZ       ;
; LED_4              ; CLK_50MHZ  ; 3.985 ; 3.985 ; Rise       ; CLK_50MHZ       ;
; LED_5              ; CLK_50MHZ  ; 4.358 ; 4.358 ; Rise       ; CLK_50MHZ       ;
; PWM_1_SH_D3        ; CLK_50MHZ  ; 3.809 ; 3.809 ; Rise       ; CLK_50MHZ       ;
; PWM_2_SH_D5        ; CLK_50MHZ  ; 3.773 ; 3.773 ; Rise       ; CLK_50MHZ       ;
; PWM_3_SH_D6        ; CLK_50MHZ  ; 3.778 ; 3.778 ; Rise       ; CLK_50MHZ       ;
; PWM_4_SH_D9        ; CLK_50MHZ  ; 3.606 ; 3.606 ; Rise       ; CLK_50MHZ       ;
; PWM_5_SH_D10       ; CLK_50MHZ  ; 3.616 ; 3.616 ; Rise       ; CLK_50MHZ       ;
; PWM_6_SH_D11       ; CLK_50MHZ  ; 3.628 ; 3.628 ; Rise       ; CLK_50MHZ       ;
; UART_AR1_TX        ; CLK_50MHZ  ; 4.262 ; 4.262 ; Rise       ; CLK_50MHZ       ;
; UART_AR2_TX        ; CLK_50MHZ  ; 4.062 ; 4.062 ; Rise       ; CLK_50MHZ       ;
; UART_AR3_TX        ; CLK_50MHZ  ; 3.664 ; 3.664 ; Rise       ; CLK_50MHZ       ;
; UART_AR4_TX        ; CLK_50MHZ  ; 4.244 ; 4.244 ; Rise       ; CLK_50MHZ       ;
; UART_BT_TX         ; CLK_50MHZ  ; 3.771 ; 3.771 ; Rise       ; CLK_50MHZ       ;
; UART_SH_TX         ; CLK_50MHZ  ; 3.897 ; 3.897 ; Rise       ; CLK_50MHZ       ;
+--------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 7.117 ; 0.215 ; N/A      ; N/A     ; 8.758               ;
;  CLK_50MHZ       ; 7.117 ; 0.215 ; N/A      ; N/A     ; 8.758               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK_50MHZ       ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; DISC_IN_1_AR1_D2 ; CLK_50MHZ  ; 5.538  ; 5.538  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR2_D2 ; CLK_50MHZ  ; 5.300  ; 5.300  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR3_D2 ; CLK_50MHZ  ; 4.685  ; 4.685  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR4_D2 ; CLK_50MHZ  ; 5.243  ; 5.243  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_SH_D2  ; CLK_50MHZ  ; 4.690  ; 4.690  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR1_D4 ; CLK_50MHZ  ; 5.500  ; 5.500  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR2_D4 ; CLK_50MHZ  ; 4.694  ; 4.694  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR3_D4 ; CLK_50MHZ  ; 5.200  ; 5.200  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR4_D4 ; CLK_50MHZ  ; 0.513  ; 0.513  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_SH_D4  ; CLK_50MHZ  ; 5.406  ; 5.406  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR1_D7 ; CLK_50MHZ  ; 4.837  ; 4.837  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR2_D7 ; CLK_50MHZ  ; 4.678  ; 4.678  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR3_D7 ; CLK_50MHZ  ; 5.605  ; 5.605  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR4_D7 ; CLK_50MHZ  ; 5.126  ; 5.126  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_SH_D7  ; CLK_50MHZ  ; 4.591  ; 4.591  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR1_D3     ; CLK_50MHZ  ; 4.547  ; 4.547  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR2_D3     ; CLK_50MHZ  ; 4.865  ; 4.865  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR3_D3     ; CLK_50MHZ  ; 5.297  ; 5.297  ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR4_D3     ; CLK_50MHZ  ; 5.426  ; 5.426  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR1_D5     ; CLK_50MHZ  ; 5.309  ; 5.309  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR2_D5     ; CLK_50MHZ  ; 4.510  ; 4.510  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR3_D5     ; CLK_50MHZ  ; 5.274  ; 5.274  ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR4_D5     ; CLK_50MHZ  ; -0.436 ; -0.436 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR1_D6     ; CLK_50MHZ  ; 5.493  ; 5.493  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR2_D6     ; CLK_50MHZ  ; 4.718  ; 4.718  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR3_D6     ; CLK_50MHZ  ; 4.873  ; 4.873  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR4_D6     ; CLK_50MHZ  ; 0.781  ; 0.781  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR1_D9     ; CLK_50MHZ  ; 4.389  ; 4.389  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR2_D9     ; CLK_50MHZ  ; 0.129  ; 0.129  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR3_D9     ; CLK_50MHZ  ; 4.725  ; 4.725  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR4_D9     ; CLK_50MHZ  ; 4.469  ; 4.469  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR1_D10    ; CLK_50MHZ  ; 4.582  ; 4.582  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR2_D10    ; CLK_50MHZ  ; 0.571  ; 0.571  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR3_D10    ; CLK_50MHZ  ; 5.441  ; 5.441  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR4_D10    ; CLK_50MHZ  ; 4.764  ; 4.764  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR1_D11    ; CLK_50MHZ  ; 4.908  ; 4.908  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR2_D11    ; CLK_50MHZ  ; 0.456  ; 0.456  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR3_D11    ; CLK_50MHZ  ; 5.067  ; 5.067  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR4_D11    ; CLK_50MHZ  ; 5.073  ; 5.073  ; Rise       ; CLK_50MHZ       ;
; UART_AR1_RX      ; CLK_50MHZ  ; 4.908  ; 4.908  ; Rise       ; CLK_50MHZ       ;
; UART_AR2_RX      ; CLK_50MHZ  ; 4.532  ; 4.532  ; Rise       ; CLK_50MHZ       ;
; UART_AR3_RX      ; CLK_50MHZ  ; 5.465  ; 5.465  ; Rise       ; CLK_50MHZ       ;
; UART_AR4_RX      ; CLK_50MHZ  ; 5.509  ; 5.509  ; Rise       ; CLK_50MHZ       ;
; UART_BT_RX       ; CLK_50MHZ  ; 4.483  ; 4.483  ; Rise       ; CLK_50MHZ       ;
; UART_SH_RX       ; CLK_50MHZ  ; 5.100  ; 5.100  ; Rise       ; CLK_50MHZ       ;
; nRESET           ; CLK_50MHZ  ; 11.966 ; 11.966 ; Rise       ; CLK_50MHZ       ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; DISC_IN_1_AR1_D2 ; CLK_50MHZ  ; -2.150 ; -2.150 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR2_D2 ; CLK_50MHZ  ; -2.233 ; -2.233 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR3_D2 ; CLK_50MHZ  ; -1.999 ; -1.999 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_AR4_D2 ; CLK_50MHZ  ; -2.210 ; -2.210 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_1_SH_D2  ; CLK_50MHZ  ; -1.849 ; -1.849 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR1_D4 ; CLK_50MHZ  ; -2.125 ; -2.125 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR2_D4 ; CLK_50MHZ  ; -2.042 ; -2.042 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR3_D4 ; CLK_50MHZ  ; -2.049 ; -2.049 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_AR4_D4 ; CLK_50MHZ  ; 0.350  ; 0.350  ; Rise       ; CLK_50MHZ       ;
; DISC_IN_2_SH_D4  ; CLK_50MHZ  ; -2.190 ; -2.190 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR1_D7 ; CLK_50MHZ  ; -2.058 ; -2.058 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR2_D7 ; CLK_50MHZ  ; -2.029 ; -2.029 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR3_D7 ; CLK_50MHZ  ; -2.350 ; -2.350 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_AR4_D7 ; CLK_50MHZ  ; -2.196 ; -2.196 ; Rise       ; CLK_50MHZ       ;
; DISC_IN_3_SH_D7  ; CLK_50MHZ  ; -1.960 ; -1.960 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR1_D3     ; CLK_50MHZ  ; -1.943 ; -1.943 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR2_D3     ; CLK_50MHZ  ; -2.119 ; -2.119 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR3_D3     ; CLK_50MHZ  ; -2.238 ; -2.238 ; Rise       ; CLK_50MHZ       ;
; PWM_1_AR4_D3     ; CLK_50MHZ  ; -2.358 ; -2.358 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR1_D5     ; CLK_50MHZ  ; -2.257 ; -2.257 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR2_D5     ; CLK_50MHZ  ; -1.949 ; -1.949 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR3_D5     ; CLK_50MHZ  ; -2.203 ; -2.203 ; Rise       ; CLK_50MHZ       ;
; PWM_2_AR4_D5     ; CLK_50MHZ  ; 0.702  ; 0.702  ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR1_D6     ; CLK_50MHZ  ; -2.321 ; -2.321 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR2_D6     ; CLK_50MHZ  ; -2.056 ; -2.056 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR3_D6     ; CLK_50MHZ  ; -2.087 ; -2.087 ; Rise       ; CLK_50MHZ       ;
; PWM_3_AR4_D6     ; CLK_50MHZ  ; 0.129  ; 0.129  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR1_D9     ; CLK_50MHZ  ; -1.926 ; -1.926 ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR2_D9     ; CLK_50MHZ  ; 0.437  ; 0.437  ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR3_D9     ; CLK_50MHZ  ; -2.019 ; -2.019 ; Rise       ; CLK_50MHZ       ;
; PWM_4_AR4_D9     ; CLK_50MHZ  ; -1.936 ; -1.936 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR1_D10    ; CLK_50MHZ  ; -1.950 ; -1.950 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR2_D10    ; CLK_50MHZ  ; 0.307  ; 0.307  ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR3_D10    ; CLK_50MHZ  ; -2.288 ; -2.288 ; Rise       ; CLK_50MHZ       ;
; PWM_5_AR4_D10    ; CLK_50MHZ  ; -2.086 ; -2.086 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR1_D11    ; CLK_50MHZ  ; -2.040 ; -2.040 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR2_D11    ; CLK_50MHZ  ; 0.255  ; 0.255  ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR3_D11    ; CLK_50MHZ  ; -2.130 ; -2.130 ; Rise       ; CLK_50MHZ       ;
; PWM_6_AR4_D11    ; CLK_50MHZ  ; -2.177 ; -2.177 ; Rise       ; CLK_50MHZ       ;
; UART_AR1_RX      ; CLK_50MHZ  ; -1.967 ; -1.967 ; Rise       ; CLK_50MHZ       ;
; UART_AR2_RX      ; CLK_50MHZ  ; -1.939 ; -1.939 ; Rise       ; CLK_50MHZ       ;
; UART_AR3_RX      ; CLK_50MHZ  ; -2.290 ; -2.290 ; Rise       ; CLK_50MHZ       ;
; UART_AR4_RX      ; CLK_50MHZ  ; -2.350 ; -2.350 ; Rise       ; CLK_50MHZ       ;
; UART_BT_RX       ; CLK_50MHZ  ; -1.927 ; -1.927 ; Rise       ; CLK_50MHZ       ;
; UART_SH_RX       ; CLK_50MHZ  ; -2.084 ; -2.084 ; Rise       ; CLK_50MHZ       ;
; nRESET           ; CLK_50MHZ  ; -2.099 ; -2.099 ; Rise       ; CLK_50MHZ       ;
+------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; DISC_OUT_1_AR1_D8  ; CLK_50MHZ  ; 7.718  ; 7.718  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR2_D8  ; CLK_50MHZ  ; 8.694  ; 8.694  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR3_D8  ; CLK_50MHZ  ; 8.422  ; 8.422  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR4_D8  ; CLK_50MHZ  ; 8.249  ; 8.249  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_SH_D8   ; CLK_50MHZ  ; 8.369  ; 8.369  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR1_D12 ; CLK_50MHZ  ; 8.506  ; 8.506  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR2_D12 ; CLK_50MHZ  ; 7.548  ; 7.548  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR3_D12 ; CLK_50MHZ  ; 7.641  ; 7.641  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR4_D12 ; CLK_50MHZ  ; 7.928  ; 7.928  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_SH_D12  ; CLK_50MHZ  ; 8.337  ; 8.337  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR1_D13 ; CLK_50MHZ  ; 7.996  ; 7.996  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR2_D13 ; CLK_50MHZ  ; 8.134  ; 8.134  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR3_D13 ; CLK_50MHZ  ; 7.640  ; 7.640  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR4_D13 ; CLK_50MHZ  ; 9.838  ; 9.838  ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_SH_D13  ; CLK_50MHZ  ; 9.549  ; 9.549  ; Rise       ; CLK_50MHZ       ;
; LED_2              ; CLK_50MHZ  ; 8.956  ; 8.956  ; Rise       ; CLK_50MHZ       ;
; LED_4              ; CLK_50MHZ  ; 8.653  ; 8.653  ; Rise       ; CLK_50MHZ       ;
; LED_5              ; CLK_50MHZ  ; 10.130 ; 10.130 ; Rise       ; CLK_50MHZ       ;
; PWM_1_SH_D3        ; CLK_50MHZ  ; 8.406  ; 8.406  ; Rise       ; CLK_50MHZ       ;
; PWM_2_SH_D5        ; CLK_50MHZ  ; 8.333  ; 8.333  ; Rise       ; CLK_50MHZ       ;
; PWM_3_SH_D6        ; CLK_50MHZ  ; 8.323  ; 8.323  ; Rise       ; CLK_50MHZ       ;
; PWM_4_SH_D9        ; CLK_50MHZ  ; 7.948  ; 7.948  ; Rise       ; CLK_50MHZ       ;
; PWM_5_SH_D10       ; CLK_50MHZ  ; 7.961  ; 7.961  ; Rise       ; CLK_50MHZ       ;
; PWM_6_SH_D11       ; CLK_50MHZ  ; 7.976  ; 7.976  ; Rise       ; CLK_50MHZ       ;
; UART_AR1_TX        ; CLK_50MHZ  ; 9.866  ; 9.866  ; Rise       ; CLK_50MHZ       ;
; UART_AR2_TX        ; CLK_50MHZ  ; 9.128  ; 9.128  ; Rise       ; CLK_50MHZ       ;
; UART_AR3_TX        ; CLK_50MHZ  ; 7.959  ; 7.959  ; Rise       ; CLK_50MHZ       ;
; UART_AR4_TX        ; CLK_50MHZ  ; 9.829  ; 9.829  ; Rise       ; CLK_50MHZ       ;
; UART_BT_TX         ; CLK_50MHZ  ; 8.361  ; 8.361  ; Rise       ; CLK_50MHZ       ;
; UART_SH_TX         ; CLK_50MHZ  ; 8.534  ; 8.534  ; Rise       ; CLK_50MHZ       ;
+--------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; DISC_OUT_1_AR1_D8  ; CLK_50MHZ  ; 3.620 ; 3.620 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR2_D8  ; CLK_50MHZ  ; 3.917 ; 3.917 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR3_D8  ; CLK_50MHZ  ; 3.817 ; 3.817 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_AR4_D8  ; CLK_50MHZ  ; 3.685 ; 3.685 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_1_SH_D8   ; CLK_50MHZ  ; 3.741 ; 3.741 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR1_D12 ; CLK_50MHZ  ; 3.874 ; 3.874 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR2_D12 ; CLK_50MHZ  ; 3.481 ; 3.481 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR3_D12 ; CLK_50MHZ  ; 3.568 ; 3.568 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_AR4_D12 ; CLK_50MHZ  ; 3.602 ; 3.602 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_2_SH_D12  ; CLK_50MHZ  ; 3.736 ; 3.736 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR1_D13 ; CLK_50MHZ  ; 3.679 ; 3.679 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR2_D13 ; CLK_50MHZ  ; 3.687 ; 3.687 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR3_D13 ; CLK_50MHZ  ; 3.567 ; 3.567 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_AR4_D13 ; CLK_50MHZ  ; 4.310 ; 4.310 ; Rise       ; CLK_50MHZ       ;
; DISC_OUT_3_SH_D13  ; CLK_50MHZ  ; 4.180 ; 4.180 ; Rise       ; CLK_50MHZ       ;
; LED_2              ; CLK_50MHZ  ; 4.064 ; 4.064 ; Rise       ; CLK_50MHZ       ;
; LED_4              ; CLK_50MHZ  ; 3.985 ; 3.985 ; Rise       ; CLK_50MHZ       ;
; LED_5              ; CLK_50MHZ  ; 4.358 ; 4.358 ; Rise       ; CLK_50MHZ       ;
; PWM_1_SH_D3        ; CLK_50MHZ  ; 3.809 ; 3.809 ; Rise       ; CLK_50MHZ       ;
; PWM_2_SH_D5        ; CLK_50MHZ  ; 3.773 ; 3.773 ; Rise       ; CLK_50MHZ       ;
; PWM_3_SH_D6        ; CLK_50MHZ  ; 3.778 ; 3.778 ; Rise       ; CLK_50MHZ       ;
; PWM_4_SH_D9        ; CLK_50MHZ  ; 3.606 ; 3.606 ; Rise       ; CLK_50MHZ       ;
; PWM_5_SH_D10       ; CLK_50MHZ  ; 3.616 ; 3.616 ; Rise       ; CLK_50MHZ       ;
; PWM_6_SH_D11       ; CLK_50MHZ  ; 3.628 ; 3.628 ; Rise       ; CLK_50MHZ       ;
; UART_AR1_TX        ; CLK_50MHZ  ; 4.262 ; 4.262 ; Rise       ; CLK_50MHZ       ;
; UART_AR2_TX        ; CLK_50MHZ  ; 4.062 ; 4.062 ; Rise       ; CLK_50MHZ       ;
; UART_AR3_TX        ; CLK_50MHZ  ; 3.664 ; 3.664 ; Rise       ; CLK_50MHZ       ;
; UART_AR4_TX        ; CLK_50MHZ  ; 4.244 ; 4.244 ; Rise       ; CLK_50MHZ       ;
; UART_BT_TX         ; CLK_50MHZ  ; 3.771 ; 3.771 ; Rise       ; CLK_50MHZ       ;
; UART_SH_TX         ; CLK_50MHZ  ; 3.897 ; 3.897 ; Rise       ; CLK_50MHZ       ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; CLK_50MHZ  ; CLK_50MHZ ; 25978    ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; CLK_50MHZ  ; CLK_50MHZ ; 25978    ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 46    ; 46   ;
; Unconstrained Input Port Paths  ; 2092  ; 2092 ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 30    ; 30   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Aug 20 23:10:48 2017
Info: Command: quartus_sta FPGA_MAIN_MODULE -c FPGA_MAIN_MODULE
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'FPGA_MAIN_MODULE.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 7.117
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.117         0.000 CLK_50MHZ 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK_50MHZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 8.758
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.758         0.000 CLK_50MHZ 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 15.633
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.633         0.000 CLK_50MHZ 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK_50MHZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.000         0.000 CLK_50MHZ 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 438 megabytes
    Info: Processing ended: Sun Aug 20 23:10:51 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


