
*** Running vivado
    with args -log nes_zybo_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source nes_zybo_wrapper.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source nes_zybo_wrapper.tcl -notrace
Command: synth_design -top nes_zybo_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 936.113 ; gain = 131.457 ; free physical = 2943 ; free virtual = 9375
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nes_zybo_wrapper' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/nes_zybo_wrapper.sv:20]
	Parameter DAC_MASTER_CLK_FREQ bound to: 12288000.000000 - type: float 
	Parameter DAC_SAMPLE_CLK_FREQ bound to: 48000.000000 - type: float 
INFO: [Synth 8-638] synthesizing module 'mmcm' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/realtime/mmcm_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mmcm' (1#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/realtime/mmcm_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'nes_top' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/nes_top.v:33]
INFO: [Synth 8-638] synthesizing module 'rp2a03' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/rp2a03.v:29]
INFO: [Synth 8-638] synthesizing module 'cpu' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:33]
	Parameter ADC_ABS bound to: 8'b01101101 
	Parameter ADC_ABSX bound to: 8'b01111101 
	Parameter ADC_ABSY bound to: 8'b01111001 
	Parameter ADC_IMM bound to: 8'b01101001 
	Parameter ADC_INDX bound to: 8'b01100001 
	Parameter ADC_INDY bound to: 8'b01110001 
	Parameter ADC_ZP bound to: 8'b01100101 
	Parameter ADC_ZPX bound to: 8'b01110101 
	Parameter AND_ABS bound to: 8'b00101101 
	Parameter AND_ABSX bound to: 8'b00111101 
	Parameter AND_ABSY bound to: 8'b00111001 
	Parameter AND_IMM bound to: 8'b00101001 
	Parameter AND_INDX bound to: 8'b00100001 
	Parameter AND_INDY bound to: 8'b00110001 
	Parameter AND_ZP bound to: 8'b00100101 
	Parameter AND_ZPX bound to: 8'b00110101 
	Parameter ASL_ABS bound to: 8'b00001110 
	Parameter ASL_ABSX bound to: 8'b00011110 
	Parameter ASL_ACC bound to: 8'b00001010 
	Parameter ASL_ZP bound to: 8'b00000110 
	Parameter ASL_ZPX bound to: 8'b00010110 
	Parameter BCC bound to: 8'b10010000 
	Parameter BCS bound to: 8'b10110000 
	Parameter BEQ bound to: 8'b11110000 
	Parameter BIT_ABS bound to: 8'b00101100 
	Parameter BIT_ZP bound to: 8'b00100100 
	Parameter BMI bound to: 8'b00110000 
	Parameter BNE bound to: 8'b11010000 
	Parameter BPL bound to: 8'b00010000 
	Parameter BRK bound to: 8'b00000000 
	Parameter BVC bound to: 8'b01010000 
	Parameter BVS bound to: 8'b01110000 
	Parameter CLC bound to: 8'b00011000 
	Parameter CLD bound to: 8'b11011000 
	Parameter CLI bound to: 8'b01011000 
	Parameter CLV bound to: 8'b10111000 
	Parameter CMP_ABS bound to: 8'b11001101 
	Parameter CMP_ABSX bound to: 8'b11011101 
	Parameter CMP_ABSY bound to: 8'b11011001 
	Parameter CMP_IMM bound to: 8'b11001001 
	Parameter CMP_INDX bound to: 8'b11000001 
	Parameter CMP_INDY bound to: 8'b11010001 
	Parameter CMP_ZP bound to: 8'b11000101 
	Parameter CMP_ZPX bound to: 8'b11010101 
	Parameter CPX_ABS bound to: 8'b11101100 
	Parameter CPX_IMM bound to: 8'b11100000 
	Parameter CPX_ZP bound to: 8'b11100100 
	Parameter CPY_ABS bound to: 8'b11001100 
	Parameter CPY_IMM bound to: 8'b11000000 
	Parameter CPY_ZP bound to: 8'b11000100 
	Parameter DEC_ABS bound to: 8'b11001110 
	Parameter DEC_ABSX bound to: 8'b11011110 
	Parameter DEC_ZP bound to: 8'b11000110 
	Parameter DEC_ZPX bound to: 8'b11010110 
	Parameter DEX bound to: 8'b11001010 
	Parameter DEY bound to: 8'b10001000 
	Parameter EOR_ABS bound to: 8'b01001101 
	Parameter EOR_ABSX bound to: 8'b01011101 
	Parameter EOR_ABSY bound to: 8'b01011001 
	Parameter EOR_IMM bound to: 8'b01001001 
	Parameter EOR_INDX bound to: 8'b01000001 
	Parameter EOR_INDY bound to: 8'b01010001 
	Parameter EOR_ZP bound to: 8'b01000101 
	Parameter EOR_ZPX bound to: 8'b01010101 
	Parameter HLT bound to: 8'b00000010 
	Parameter INC_ABS bound to: 8'b11101110 
	Parameter INC_ABSX bound to: 8'b11111110 
	Parameter INC_ZP bound to: 8'b11100110 
	Parameter INC_ZPX bound to: 8'b11110110 
	Parameter INX bound to: 8'b11101000 
	Parameter INY bound to: 8'b11001000 
	Parameter JMP_ABS bound to: 8'b01001100 
	Parameter JMP_IND bound to: 8'b01101100 
	Parameter JSR bound to: 8'b00100000 
	Parameter LDA_ABS bound to: 8'b10101101 
	Parameter LDA_ABSX bound to: 8'b10111101 
	Parameter LDA_ABSY bound to: 8'b10111001 
	Parameter LDA_IMM bound to: 8'b10101001 
	Parameter LDA_INDX bound to: 8'b10100001 
	Parameter LDA_INDY bound to: 8'b10110001 
	Parameter LDA_ZP bound to: 8'b10100101 
	Parameter LDA_ZPX bound to: 8'b10110101 
	Parameter LDX_ABS bound to: 8'b10101110 
	Parameter LDX_ABSY bound to: 8'b10111110 
	Parameter LDX_IMM bound to: 8'b10100010 
	Parameter LDX_ZP bound to: 8'b10100110 
	Parameter LDX_ZPY bound to: 8'b10110110 
	Parameter LDY_ABS bound to: 8'b10101100 
	Parameter LDY_ABSX bound to: 8'b10111100 
	Parameter LDY_IMM bound to: 8'b10100000 
	Parameter LDY_ZP bound to: 8'b10100100 
	Parameter LDY_ZPX bound to: 8'b10110100 
	Parameter LSR_ABS bound to: 8'b01001110 
	Parameter LSR_ABSX bound to: 8'b01011110 
	Parameter LSR_ACC bound to: 8'b01001010 
	Parameter LSR_ZP bound to: 8'b01000110 
	Parameter LSR_ZPX bound to: 8'b01010110 
	Parameter NOP bound to: 8'b11101010 
	Parameter ORA_ABS bound to: 8'b00001101 
	Parameter ORA_ABSX bound to: 8'b00011101 
	Parameter ORA_ABSY bound to: 8'b00011001 
	Parameter ORA_IMM bound to: 8'b00001001 
	Parameter ORA_INDX bound to: 8'b00000001 
	Parameter ORA_INDY bound to: 8'b00010001 
	Parameter ORA_ZP bound to: 8'b00000101 
	Parameter ORA_ZPX bound to: 8'b00010101 
	Parameter PHA bound to: 8'b01001000 
	Parameter PHP bound to: 8'b00001000 
	Parameter PLA bound to: 8'b01101000 
	Parameter PLP bound to: 8'b00101000 
	Parameter ROL_ABS bound to: 8'b00101110 
	Parameter ROL_ABSX bound to: 8'b00111110 
	Parameter ROL_ACC bound to: 8'b00101010 
	Parameter ROL_ZP bound to: 8'b00100110 
	Parameter ROL_ZPX bound to: 8'b00110110 
	Parameter ROR_ABS bound to: 8'b01101110 
	Parameter ROR_ABSX bound to: 8'b01111110 
	Parameter ROR_ACC bound to: 8'b01101010 
	Parameter ROR_ZP bound to: 8'b01100110 
	Parameter ROR_ZPX bound to: 8'b01110110 
	Parameter RTI bound to: 8'b01000000 
	Parameter RTS bound to: 8'b01100000 
	Parameter SAX_ABS bound to: 8'b10001111 
	Parameter SAX_INDX bound to: 8'b10000011 
	Parameter SAX_ZP bound to: 8'b10000111 
	Parameter SAX_ZPY bound to: 8'b10010111 
	Parameter SBC_ABS bound to: 8'b11101101 
	Parameter SBC_ABSX bound to: 8'b11111101 
	Parameter SBC_ABSY bound to: 8'b11111001 
	Parameter SBC_IMM bound to: 8'b11101001 
	Parameter SBC_INDX bound to: 8'b11100001 
	Parameter SBC_INDY bound to: 8'b11110001 
	Parameter SBC_ZP bound to: 8'b11100101 
	Parameter SBC_ZPX bound to: 8'b11110101 
	Parameter SEC bound to: 8'b00111000 
	Parameter SED bound to: 8'b11111000 
	Parameter SEI bound to: 8'b01111000 
	Parameter STA_ABS bound to: 8'b10001101 
	Parameter STA_ABSX bound to: 8'b10011101 
	Parameter STA_ABSY bound to: 8'b10011001 
	Parameter STA_INDX bound to: 8'b10000001 
	Parameter STA_INDY bound to: 8'b10010001 
	Parameter STA_ZP bound to: 8'b10000101 
	Parameter STA_ZPX bound to: 8'b10010101 
	Parameter STX_ABS bound to: 8'b10001110 
	Parameter STX_ZP bound to: 8'b10000110 
	Parameter STX_ZPY bound to: 8'b10010110 
	Parameter STY_ABS bound to: 8'b10001100 
	Parameter STY_ZP bound to: 8'b10000100 
	Parameter STY_ZPX bound to: 8'b10010100 
	Parameter TAX bound to: 8'b10101010 
	Parameter TAY bound to: 8'b10101000 
	Parameter TSX bound to: 8'b10111010 
	Parameter TXA bound to: 8'b10001010 
	Parameter TXS bound to: 8'b10011010 
	Parameter TYA bound to: 8'b10011000 
	Parameter T0 bound to: 3'b000 
	Parameter T1 bound to: 3'b001 
	Parameter T2 bound to: 3'b010 
	Parameter T3 bound to: 3'b011 
	Parameter T4 bound to: 3'b100 
	Parameter T5 bound to: 3'b101 
	Parameter T6 bound to: 3'b110 
	Parameter INTERRUPT_RST bound to: 2'b00 
	Parameter INTERRUPT_NMI bound to: 2'b01 
	Parameter INTERRUPT_IRQ bound to: 2'b10 
	Parameter INTERRUPT_BRK bound to: 2'b11 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:544]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:976]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:982]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:1203]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:1475]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:1676]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:1849]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:1952]
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:1978]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:2013]
INFO: [Synth 8-256] done synthesizing module 'cpu' (2#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:33]
INFO: [Synth 8-638] synthesizing module 'apu' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu.v:28]
	Parameter PULSE0_CHANNEL_CNTL_MMR_ADDR bound to: 16'b0100000000000000 
	Parameter PULSE1_CHANNEL_CNTL_MMR_ADDR bound to: 16'b0100000000000100 
	Parameter TRIANGLE_CHANNEL_CNTL_MMR_ADDR bound to: 16'b0100000000001000 
	Parameter NOISE_CHANNEL_CNTL_MMR_ADDR bound to: 16'b0100000000001100 
	Parameter STATUS_MMR_ADDR bound to: 16'b0100000000010101 
	Parameter FRAME_COUNTER_CNTL_MMR_ADDR bound to: 16'b0100000000010111 
INFO: [Synth 8-638] synthesizing module 'apu_div' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
	Parameter PERIOD_BITS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apu_div' (3#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
INFO: [Synth 8-638] synthesizing module 'apu_frame_counter' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_frame_counter.v:28]
INFO: [Synth 8-256] done synthesizing module 'apu_frame_counter' (4#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_frame_counter.v:28]
INFO: [Synth 8-638] synthesizing module 'apu_pulse' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_pulse.v:28]
	Parameter CHANNEL bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'apu_envelope_generator' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_envelope_generator.v:30]
INFO: [Synth 8-638] synthesizing module 'apu_div__parameterized0' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
	Parameter PERIOD_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apu_div__parameterized0' (4#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
INFO: [Synth 8-256] done synthesizing module 'apu_envelope_generator' (5#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_envelope_generator.v:30]
INFO: [Synth 8-638] synthesizing module 'apu_div__parameterized1' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
	Parameter PERIOD_BITS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apu_div__parameterized1' (5#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
INFO: [Synth 8-638] synthesizing module 'apu_div__parameterized2' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
	Parameter PERIOD_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apu_div__parameterized2' (5#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
INFO: [Synth 8-638] synthesizing module 'apu_length_counter' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_length_counter.v:30]
INFO: [Synth 8-256] done synthesizing module 'apu_length_counter' (6#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_length_counter.v:30]
INFO: [Synth 8-256] done synthesizing module 'apu_pulse' (7#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_pulse.v:28]
INFO: [Synth 8-638] synthesizing module 'apu_pulse__parameterized0' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_pulse.v:28]
	Parameter CHANNEL bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'apu_div__parameterized3' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
	Parameter PERIOD_BITS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apu_div__parameterized3' (7#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
INFO: [Synth 8-638] synthesizing module 'apu_div__parameterized4' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
	Parameter PERIOD_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apu_div__parameterized4' (7#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
INFO: [Synth 8-256] done synthesizing module 'apu_pulse__parameterized0' (7#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_pulse.v:28]
INFO: [Synth 8-638] synthesizing module 'apu_triangle' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_triangle.v:28]
INFO: [Synth 8-638] synthesizing module 'apu_div__parameterized5' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
	Parameter PERIOD_BITS bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apu_div__parameterized5' (7#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
INFO: [Synth 8-256] done synthesizing module 'apu_triangle' (8#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_triangle.v:28]
INFO: [Synth 8-638] synthesizing module 'apu_noise' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_noise.v:28]
INFO: [Synth 8-638] synthesizing module 'apu_div__parameterized6' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
	Parameter PERIOD_BITS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apu_div__parameterized6' (8#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
INFO: [Synth 8-256] done synthesizing module 'apu_noise' (9#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_noise.v:28]
INFO: [Synth 8-638] synthesizing module 'apu_mixer' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_mixer.v:28]
INFO: [Synth 8-256] done synthesizing module 'apu_mixer' (10#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_mixer.v:28]
INFO: [Synth 8-256] done synthesizing module 'apu' (11#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu.v:28]
INFO: [Synth 8-638] synthesizing module 'jp' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/jp.v:28]
	Parameter JOYPAD1_MMR_ADDR bound to: 16'b0100000000010110 
	Parameter JOYPAD2_MMR_ADDR bound to: 16'b0100000000010111 
	Parameter S_STROBE_WROTE_0 bound to: 1'b0 
	Parameter S_STROBE_WROTE_1 bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'jp' (12#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/jp.v:28]
INFO: [Synth 8-638] synthesizing module 'sprdma' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/sprdma.v:28]
	Parameter S_READY bound to: 2'b00 
	Parameter S_ACTIVE bound to: 2'b01 
	Parameter S_COOLDOWN bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/sprdma.v:95]
INFO: [Synth 8-256] done synthesizing module 'sprdma' (13#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/sprdma.v:28]
INFO: [Synth 8-256] done synthesizing module 'rp2a03' (14#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/rp2a03.v:29]
INFO: [Synth 8-638] synthesizing module 'cart' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cart/cart.v:31]
INFO: [Synth 8-638] synthesizing module 'single_port_ram_sync' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/block_ram/block_ram.v:63]
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'single_port_ram_sync' (15#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/block_ram/block_ram.v:63]
INFO: [Synth 8-638] synthesizing module 'single_port_ram_sync__parameterized0' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/block_ram/block_ram.v:63]
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'single_port_ram_sync__parameterized0' (15#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/block_ram/block_ram.v:63]
INFO: [Synth 8-256] done synthesizing module 'cart' (16#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cart/cart.v:31]
INFO: [Synth 8-638] synthesizing module 'wram' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/wram.v:28]
INFO: [Synth 8-638] synthesizing module 'single_port_ram_sync__parameterized1' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/block_ram/block_ram.v:63]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'single_port_ram_sync__parameterized1' (16#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/block_ram/block_ram.v:63]
INFO: [Synth 8-256] done synthesizing module 'wram' (17#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/wram.v:28]
INFO: [Synth 8-638] synthesizing module 'vram' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/vram.v:28]
INFO: [Synth 8-638] synthesizing module 'single_port_ram_sync__parameterized2' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/block_ram/block_ram.v:63]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'single_port_ram_sync__parameterized2' (17#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/block_ram/block_ram.v:63]
INFO: [Synth 8-256] done synthesizing module 'vram' (18#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/vram.v:28]
INFO: [Synth 8-638] synthesizing module 'ppu' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu.v:28]
INFO: [Synth 8-638] synthesizing module 'ppu_vga' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_vga.v:28]
	Parameter DISPLAY_W bound to: 10'b1010000000 
	Parameter DISPLAY_H bound to: 10'b0111100000 
	Parameter NES_W bound to: 10'b0100000000 
	Parameter NES_H bound to: 10'b0011110000 
	Parameter BORDER_COLOR bound to: 8'b01001001 
INFO: [Synth 8-638] synthesizing module 'vga_sync' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/vga_sync/vga_sync.v:32]
	Parameter H_DISP bound to: 640 - type: integer 
	Parameter H_FP bound to: 16 - type: integer 
	Parameter H_RT bound to: 96 - type: integer 
	Parameter H_BP bound to: 48 - type: integer 
	Parameter V_DISP bound to: 480 - type: integer 
	Parameter V_FP bound to: 10 - type: integer 
	Parameter V_RT bound to: 2 - type: integer 
	Parameter V_BP bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (19#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/vga_sync/vga_sync.v:32]
INFO: [Synth 8-256] done synthesizing module 'ppu_vga' (20#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_vga.v:28]
INFO: [Synth 8-638] synthesizing module 'ppu_ri' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_ri.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_ri.v:223]
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_ri.v:245]
INFO: [Synth 8-256] done synthesizing module 'ppu_ri' (21#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_ri.v:28]
INFO: [Synth 8-638] synthesizing module 'ppu_bg' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_bg.v:28]
	Parameter VRAM_A_SEL_RI bound to: 3'b000 
	Parameter VRAM_A_SEL_NT_READ bound to: 3'b001 
	Parameter VRAM_A_SEL_AT_READ bound to: 3'b010 
	Parameter VRAM_A_SEL_PT0_READ bound to: 3'b011 
	Parameter VRAM_A_SEL_PT1_READ bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_bg.v:290]
INFO: [Synth 8-256] done synthesizing module 'ppu_bg' (22#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_bg.v:28]
INFO: [Synth 8-638] synthesizing module 'ppu_spr' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_spr.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_spr.v:270]
INFO: [Synth 8-256] done synthesizing module 'ppu_spr' (23#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_spr.v:28]
INFO: [Synth 8-256] done synthesizing module 'ppu' (24#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu.v:28]
INFO: [Synth 8-638] synthesizing module 'hci' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/hci/hci.v:29]
	Parameter OP_ECHO bound to: 8'b00000000 
	Parameter OP_CPU_MEM_RD bound to: 8'b00000001 
	Parameter OP_CPU_MEM_WR bound to: 8'b00000010 
	Parameter OP_DBG_BRK bound to: 8'b00000011 
	Parameter OP_DBG_RUN bound to: 8'b00000100 
	Parameter OP_CPU_REG_RD bound to: 8'b00000101 
	Parameter OP_CPU_REG_WR bound to: 8'b00000110 
	Parameter OP_QUERY_DBG_BRK bound to: 8'b00000111 
	Parameter OP_QUERY_ERR_CODE bound to: 8'b00001000 
	Parameter OP_PPU_MEM_RD bound to: 8'b00001001 
	Parameter OP_PPU_MEM_WR bound to: 8'b00001010 
	Parameter OP_PPU_DISABLE bound to: 8'b00001011 
	Parameter OP_CART_SET_CFG bound to: 8'b00001100 
	Parameter DBG_UART_PARITY_ERR bound to: 0 - type: integer 
	Parameter DBG_UNKNOWN_OPCODE bound to: 1 - type: integer 
	Parameter S_DISABLED bound to: 5'b00000 
	Parameter S_DECODE bound to: 5'b00001 
	Parameter S_ECHO_STG_0 bound to: 5'b00010 
	Parameter S_ECHO_STG_1 bound to: 5'b00011 
	Parameter S_CPU_MEM_RD_STG_0 bound to: 5'b00100 
	Parameter S_CPU_MEM_RD_STG_1 bound to: 5'b00101 
	Parameter S_CPU_MEM_WR_STG_0 bound to: 5'b00110 
	Parameter S_CPU_MEM_WR_STG_1 bound to: 5'b00111 
	Parameter S_CPU_REG_RD bound to: 5'b01000 
	Parameter S_CPU_REG_WR_STG_0 bound to: 5'b01001 
	Parameter S_CPU_REG_WR_STG_1 bound to: 5'b01010 
	Parameter S_QUERY_ERR_CODE bound to: 5'b01011 
	Parameter S_PPU_MEM_RD_STG_0 bound to: 5'b01100 
	Parameter S_PPU_MEM_RD_STG_1 bound to: 5'b01101 
	Parameter S_PPU_MEM_WR_STG_0 bound to: 5'b01110 
	Parameter S_PPU_MEM_WR_STG_1 bound to: 5'b01111 
	Parameter S_PPU_DISABLE bound to: 5'b10000 
	Parameter S_CART_SET_CFG_STG_0 bound to: 5'b10001 
	Parameter S_CART_SET_CFG_STG_1 bound to: 5'b10010 
INFO: [Synth 8-638] synthesizing module 'uart' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart.v:35]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 38400 - type: integer 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_baud_clk' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart_baud_clk.v:29]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 38400 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter CLKS_PER_OVERSAMPLE_TICK bound to: 16'b0000000010100010 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_clk' (25#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart_baud_clk.v:29]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart_rx.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart_rx.v:101]
INFO: [Synth 8-4512] found unpartitioned construct node [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart_rx.v:115]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (26#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart_rx.v:28]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart_tx.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart_tx.v:101]
INFO: [Synth 8-4512] found unpartitioned construct node [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart_tx.v:123]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (27#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart_tx.v:28]
INFO: [Synth 8-638] synthesizing module 'fifo' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/fifo/fifo.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (28#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/fifo/fifo.v:28]
INFO: [Synth 8-256] done synthesizing module 'uart' (29#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/hci/hci.v:187]
INFO: [Synth 8-256] done synthesizing module 'hci' (30#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/hci/hci.v:29]
INFO: [Synth 8-256] done synthesizing module 'nes_top' (31#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/nes_top.v:33]
WARNING: [Synth 8-689] width (3) of port connection 'VGA_BLUE' does not match port width (2) of module 'nes_top' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/nes_zybo_wrapper.sv:98]
INFO: [Synth 8-638] synthesizing module 'clk_div' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/clk_div.sv:46]
	Parameter INPUT_CLK_FREQ bound to: 12288000.000000 - type: float 
	Parameter OUTPUT_CLK_EN_FREQ bound to: 48000.000000 - type: float 
	Parameter CLK_DIV_COUNT bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (32#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/clk_div.sv:46]
INFO: [Synth 8-638] synthesizing module 'cdc_syncfifo' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/fifo/src/cdc_syncfifo.sv:45]
INFO: [Synth 8-638] synthesizing module 'wctl' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/fifo/src/wctl.sv:21]
INFO: [Synth 8-256] done synthesizing module 'wctl' (33#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/fifo/src/wctl.sv:21]
INFO: [Synth 8-638] synthesizing module 'rctl' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/fifo/src/rctl.sv:21]
INFO: [Synth 8-256] done synthesizing module 'rctl' (34#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/fifo/src/rctl.sv:21]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/synchronizer.sv:26]
	Parameter RESET_LEVEL bound to: 0 - type: integer 
	Parameter SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/synchronizer.sv:36]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (35#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/synchronizer.sv:26]
WARNING: [Synth 8-350] instance 'w2r_sync' of module 'synchronizer' requires 4 connections, but only 3 given [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/fifo/src/cdc_syncfifo.sv:65]
WARNING: [Synth 8-350] instance 'r2w_sync' of module 'synchronizer' requires 4 connections, but only 3 given [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/fifo/src/cdc_syncfifo.sv:66]
INFO: [Synth 8-638] synthesizing module 'dp_ram2' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/fifo/src/dp_ram2.sv:21]
INFO: [Synth 8-256] done synthesizing module 'dp_ram2' (36#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/fifo/src/dp_ram2.sv:21]
INFO: [Synth 8-256] done synthesizing module 'cdc_syncfifo' (37#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/fifo/src/cdc_syncfifo.sv:45]
INFO: [Synth 8-638] synthesizing module 'i2s' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/i2s.sv:44]
	Parameter SAMPLE_WIDTH bound to: 16 - type: integer 
	Parameter CLK_FREQ bound to: 12288000.000000 - type: float 
	Parameter SAMPLE_FREQ bound to: 48000.000000 - type: float 
	Parameter BITS_PER_FRAME bound to: 64 - type: integer 
	Parameter SCLK_FREQ bound to: 3072000.000000 - type: float 
	Parameter SCLK_DIV bound to: 2 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/i2s.sv:113]
INFO: [Synth 8-256] done synthesizing module 'i2s' (38#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/i2s.sv:44]
INFO: [Synth 8-638] synthesizing module 'processing_system7_0' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/realtime/processing_system7_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_0' (39#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/realtime/processing_system7_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'nes_zybo_wrapper' (40#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/nes_zybo_wrapper.sv:20]
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port vga_b[4] driven by constant 0
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port ac_mute_n driven by constant 1
WARNING: [Synth 8-3331] design nes_zybo_wrapper has unconnected port btn[3]
WARNING: [Synth 8-3331] design nes_zybo_wrapper has unconnected port btn[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1068.973 ; gain = 264.316 ; free physical = 2808 ; free virtual = 9240
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin w2r_sync:reset to constant 0 [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/fifo/src/cdc_syncfifo.sv:65]
WARNING: [Synth 8-3295] tying undriven pin r2w_sync:reset to constant 0 [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/fifo/src/cdc_syncfifo.sv:66]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1068.973 ; gain = 264.316 ; free physical = 2791 ; free virtual = 9240
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp/mmcm_in_context.xdc] for cell 'mmcm'
Finished Parsing XDC File [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp/mmcm_in_context.xdc] for cell 'mmcm'
Parsing XDC File [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc] for cell 'arm_cpu'
Finished Parsing XDC File [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc] for cell 'arm_cpu'
Parsing XDC File [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/ZYBO_Master.xdc]
WARNING: [Vivado 12-627] No clocks matched 'clk100_mmcm'. [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/ZYBO_Master.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/ZYBO_Master.xdc:12]
WARNING: [Vivado 12-627] No clocks matched 'clk12_mmcm'. [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/ZYBO_Master.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/ZYBO_Master.xdc:12]
Finished Parsing XDC File [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/ZYBO_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/ZYBO_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/nes_zybo_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1362.410 ; gain = 0.000 ; free physical = 2530 ; free virtual = 8981
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1362.414 ; gain = 557.758 ; free physical = 2510 ; free virtual = 8981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1362.414 ; gain = 557.758 ; free physical = 2510 ; free virtual = 8981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk125. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp/mmcm_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-11758-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 130).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1362.414 ; gain = 557.758 ; free physical = 2510 ; free virtual = 8981
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'q_pd_reg[7:0]' into 'q_dl_reg[7:0]' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:516]
INFO: [Synth 8-5544] ROM "d_irq_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "q_nres" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "q_ac0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_x0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_y0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_c0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_abh0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fa_to_abl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fc_to_abl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_abl0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "incpc_noload" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fe_to_abl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_irq_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "q_nres" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "q_ac0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_x0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_y0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_c0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_abh0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fa_to_abl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fc_to_abl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_abl0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "incpc_noload" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fe_to_abl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_irq_sel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clear_rst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clear_nmi" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adh_in2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_ir" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_ir" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_t0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_t0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_pulse.v:171]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_pulse.v:171]
INFO: [Synth 8-5546] ROM "d_jp_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_jp_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_jp_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_jp_latch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vram_wr_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pram_wr_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "d_rd_rdy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_cpu_d_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_byte_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "upd_v_cntrs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inc_v_cntrs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "m_sbm_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "d_in_rng_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj0_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj1_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj2_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj3_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj4_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj5_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj6_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj7_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "m_sbm_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "d_in_rng_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj0_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj1_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj2_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj3_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj4_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj5_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj6_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj7_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "vram_req_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sbm_wr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_pd1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_pd0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "palette_ram_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_pri_obj_col" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "baud_clk_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'q_state_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "d_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_data_bit_idx" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'q_state_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "d_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'q_state_reg' in module 'hci'
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "d_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "d_execute_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_execute_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "d_err_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "d_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ppu_ri_ncs" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                S_DECODE |                            00000 |                            00001
            S_ECHO_STG_0 |                            00001 |                            00010
            S_ECHO_STG_1 |                            00010 |                            00011
      S_CPU_MEM_RD_STG_0 |                            00011 |                            00100
      S_CPU_MEM_RD_STG_1 |                            00100 |                            00101
      S_CPU_MEM_WR_STG_0 |                            00101 |                            00110
      S_CPU_MEM_WR_STG_1 |                            00110 |                            00111
            S_CPU_REG_RD |                            00111 |                            01000
      S_CPU_REG_WR_STG_0 |                            01000 |                            01001
      S_CPU_REG_WR_STG_1 |                            01001 |                            01010
        S_QUERY_ERR_CODE |                            01010 |                            01011
      S_PPU_MEM_RD_STG_0 |                            01011 |                            01100
      S_PPU_MEM_RD_STG_1 |                            01100 |                            01101
      S_PPU_MEM_WR_STG_0 |                            01101 |                            01110
      S_PPU_MEM_WR_STG_1 |                            01110 |                            01111
           S_PPU_DISABLE |                            01111 |                            10000
    S_CART_SET_CFG_STG_0 |                            10000 |                            10001
    S_CART_SET_CFG_STG_1 |                            10001 |                            10010
              S_DISABLED |                            10010 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'q_state_reg' using encoding 'sequential' in module 'hci'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1362.414 ; gain = 557.758 ; free physical = 2511 ; free virtual = 8982
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 12    
	   3 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	               28 Bit    Registers := 8     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 54    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 40    
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 80    
+---RAMs : 
	             256K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              16K Bit         RAMs := 2     
	              200 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   3 Input     17 Bit        Muxes := 1     
	  19 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 15    
	   4 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	  19 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 4     
	   6 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 10    
	   3 Input     11 Bit        Muxes := 1     
	  17 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   3 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 69    
	   4 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 3     
	  19 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   9 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 2     
	  37 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 34    
	  19 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	  45 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	  44 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 213   
	   8 Input      1 Bit        Muxes := 192   
	   6 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nes_zybo_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 15    
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 4     
	  45 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	  44 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
	   8 Input      1 Bit        Muxes := 181   
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module apu_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module apu_frame_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module apu_div__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module apu_envelope_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module apu_div__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module apu_div__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module apu_length_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module apu_pulse 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module apu_div__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module apu_div__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module apu_pulse__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module apu_div__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module apu_triangle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module apu_div__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module apu_noise 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  17 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module apu_mixer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module apu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module jp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 5     
	   3 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module sprdma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module rp2a03 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module single_port_ram_sync 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module single_port_ram_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module cart 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module single_port_ram_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module wram 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module single_port_ram_sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module vram 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module ppu_vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ppu_ri 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   9 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
	   9 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 11    
Module ppu_bg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 4     
Module ppu_spr 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 8     
	                8 Bit    Registers := 18    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              200 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 17    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 8     
Module ppu 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 32    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 1     
Module uart_baud_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 3     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module uart 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module hci 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   3 Input     17 Bit        Muxes := 1     
	  19 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   7 Input     16 Bit        Muxes := 1     
	  19 Input     16 Bit        Muxes := 2     
	   6 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 3     
	  37 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  19 Input      4 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 10    
Module nes_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module wctl 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module rctl 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module i2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1362.414 ; gain = 557.758 ; free physical = 2511 ; free virtual = 8982
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "d_jp_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_jp_latch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "upd_v_cntrs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inc_v_cntrs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_in_rng_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'i2s/right_channel_r_reg[0][15:0]' into 'i2s/left_channel_r_reg[0][15:0]' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/i2s.sv:76]
INFO: [Synth 8-4471] merging register 'i2s/right_channel_r_reg[1][15:0]' into 'i2s/left_channel_r_reg[1][15:0]' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/i2s.sv:76]
INFO: [Synth 8-5544] ROM "nes/hci_blk/d_execute_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nes/hci_blk/d_execute_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nes/hci_blk/uart_blk/uart_baud_clk_blk/baud_clk_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nes/hci_blk/d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nes/hci_blk/d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nes/hci_blk/d_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port vga_r[1] driven by constant 0
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port vga_r[0] driven by constant 0
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port vga_g[2] driven by constant 0
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port vga_g[1] driven by constant 0
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port vga_g[0] driven by constant 0
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port vga_b[4] driven by constant 0
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port vga_b[1] driven by constant 0
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port vga_b[0] driven by constant 0
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port ac_mute_n driven by constant 1
WARNING: [Synth 8-3331] design nes_zybo_wrapper has unconnected port btn[3]
WARNING: [Synth 8-3331] design nes_zybo_wrapper has unconnected port btn[2]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1362.418 ; gain = 557.762 ; free physical = 2515 ; free virtual = 8986
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1362.418 ; gain = 557.762 ; free physical = 2515 ; free virtual = 8986

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|apu_length_counter | rom        | 32x8          | LUT            | 
|apu_mixer          | rom__1     | 128x6         | LUT            | 
|apu_mixer          | rom__2     | 32x6          | LUT            | 
|ppu_vga            | rom__3     | 64x8          | LUT            | 
|apu                | rom        | 32x8          | LUT            | 
|apu                | rom__7     | 128x6         | LUT            | 
|apu                | rom__8     | 32x6          | LUT            | 
|ppu_vga            | rom__9     | 64x8          | LUT            | 
+-------------------+------------+---------------+----------------+


Block RAM:
+-----------------+--------------------------------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+-----------------------------+
|Module Name      | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG | RAMB18 | RAMB36 | Hierarchical Name           | 
+-----------------+--------------------------------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+-----------------------------+
|nes_zybo_wrapper | nes/cart_blk/prgrom_bram/ram_reg     | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A  | 0      | 8      | nes_zybo_wrapper/extram__9  | 
|nes_zybo_wrapper | nes/cart_blk/chrrom_pat_bram/ram_reg | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A  | 0      | 2      | nes_zybo_wrapper/extram__11 | 
|nes_zybo_wrapper | nes/wram_blk/wram_bram/ram_reg       | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A  | 1      | 0      | nes_zybo_wrapper/extram__13 | 
|nes_zybo_wrapper | nes/vram_blk/vram_bram/ram_reg       | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A  | 1      | 0      | nes_zybo_wrapper/extram__15 | 
+-----------------+--------------------------------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+-----------------------------+

Note: The table shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
Distributed RAM: 
+-----------------+----------------------------------------------------+-----------+----------------------+----------------------------------------------+-----------------------------+
|Module Name      | RTL Object                                         | Inference | Size (Depth x Width) | Primitives                                   | Hierarchical Name           | 
+-----------------+----------------------------------------------------+-----------+----------------------+----------------------------------------------+-----------------------------+
|nes_zybo_wrapper | ppu_spr_blk/m_stm_reg                              | Implied   | 8 x 25               | RAM32M x 5                                   | nes_zybo_wrapper/ppu/ram__6 | 
|nes_zybo_wrapper | ppu_spr_blk/m_oam_reg                              | Implied   | 256 x 8              | RAM64X1D x 24  RAM128X1D x 16  RAM64M x 24   | nes_zybo_wrapper/ppu/ram__8 | 
|nes_zybo_wrapper | nes/hci_blk/uart_blk/uart_rx_fifo/q_data_array_reg | Implied   | 8 x 8                | RAM32M x 2                                   | nes_zybo_wrapper/ram__9     | 
|nes_zybo_wrapper | nes/hci_blk/uart_blk/uart_tx_fifo/q_data_array_reg | Implied   | 8 x 8                | RAM32M x 2                                   | nes_zybo_wrapper/ram__10    | 
|nes_zybo_wrapper | audio_cdc_fifo/dpram/mem_reg                       | Implied   | 2 x 6                | RAM32M x 1                                   | nes_zybo_wrapper/ram__11    | 
+-----------------+----------------------------------------------------+-----------+----------------------+----------------------------------------------+-----------------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/left_channel_r_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/left_channel_r_reg[1][7] )
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_frame_counter_blk/q_irq_inhibit_reg ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_mixer_blk/q_pwm_cnt_reg[5] ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_mixer_blk/q_pwm_cnt_reg[4] ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_mixer_blk/q_pwm_cnt_reg[3] ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_mixer_blk/q_pwm_cnt_reg[2] ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_mixer_blk/q_pwm_cnt_reg[1] ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_mixer_blk/q_pwm_cnt_reg[0] ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_pulse0_blk/envelope_generator/q_reg_reg[5] ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_pulse1_blk/envelope_generator/q_reg_reg[5] ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_noise_blk/envelope_generator/q_reg_reg[5] ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_triangle_blk/q_linear_counter_cntl_reg[7] ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[39] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[38] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[37] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[36] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[35] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[34] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[32] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[31] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[30] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[29] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[28] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[27] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[26] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[24] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[23] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[22] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[21] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[20] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[19] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[18] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[15] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[14] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[13] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[12] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[11] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[10] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[7] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[6] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[5] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[4] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[3] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[2] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[0][9] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[0][8] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[0][7] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[0][6] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[0][5] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[0][4] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[0][3] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[0][2] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[0][1] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[0][0] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[1][9] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[1][8] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[1][7] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[1][6] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[1][5] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[1][4] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[1][3] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[1][2] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[1][1] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[1][0] ) is unused and will be removed from module nes_zybo_wrapper.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nes/ppu_blk /\palette_ram_reg[24][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nes/ppu_blk /\palette_ram_reg[24][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nes/ppu_blk /\palette_ram_reg[28][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nes/ppu_blk /\palette_ram_reg[28][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nes/ppu_blk /\palette_ram_reg[28][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nes/ppu_blk /\palette_ram_reg[24][0] )
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[16][5] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[28][5] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[20][5] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[16][0] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[20][0] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[28][0] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[24][5] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[16][4] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[20][4] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[24][4] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[28][4] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[16][3] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[20][3] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[24][3] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[28][3] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[16][2] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[20][2] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[24][2] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[28][2] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[20][1] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[16][1] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[24][1] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[28][1] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[24][0] ) is unused and will be removed from module ppu.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1362.418 ; gain = 557.762 ; free physical = 2508 ; free virtual = 8979
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1362.418 ; gain = 557.762 ; free physical = 2508 ; free virtual = 8979

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1362.418 ; gain = 557.762 ; free physical = 2508 ; free virtual = 8979
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk125'
INFO: Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1362.418 ; gain = 557.762 ; free physical = 2508 ; free virtual = 8978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1368.410 ; gain = 563.754 ; free physical = 2503 ; free virtual = 8973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \nes/cart_blk/prgrom_bram/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/cart_blk/prgrom_bram/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/cart_blk/prgrom_bram/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/cart_blk/prgrom_bram/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/cart_blk/prgrom_bram/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/cart_blk/prgrom_bram/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/cart_blk/prgrom_bram/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/cart_blk/prgrom_bram/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/cart_blk/chrrom_pat_bram/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/cart_blk/chrrom_pat_bram/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/wram_blk/wram_bram/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/vram_blk/vram_bram/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1438.699 ; gain = 634.043 ; free physical = 2432 ; free virtual = 8903
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 1438.699 ; gain = 634.043 ; free physical = 2432 ; free virtual = 8903
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 1438.699 ; gain = 634.043 ; free physical = 2432 ; free virtual = 8903
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 1438.699 ; gain = 634.043 ; free physical = 2432 ; free virtual = 8903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 1438.699 ; gain = 634.043 ; free physical = 2432 ; free virtual = 8903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 1438.699 ; gain = 634.043 ; free physical = 2432 ; free virtual = 8903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+-----------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|nes_zybo_wrapper | nes/rp2a03_blk/apu_blk/apu_noise_blk/q_lfsr_reg[6] | 9      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|nes_zybo_wrapper | nes/rp2a03_blk/apu_blk/apu_noise_blk/q_lfsr_reg[1] | 5      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|nes_zybo_wrapper | nes/hci_blk/q_cart_cfg_reg[33]                     | 5      | 1     | YES          | NO                 | NO                | 1      | 0       | 
+-----------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |mmcm                 |         1|
|2     |processing_system7_0 |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |mmcm                 |     1|
|2     |processing_system7_0 |     1|
|3     |CARRY4               |    81|
|4     |LUT1                 |   137|
|5     |LUT2                 |   323|
|6     |LUT3                 |   457|
|7     |LUT4                 |   339|
|8     |LUT5                 |   503|
|9     |LUT6                 |  1133|
|10    |MUXF7                |    32|
|11    |MUXF8                |     2|
|12    |RAM128X1D            |    16|
|13    |RAM32M               |    10|
|14    |RAM64M               |    24|
|15    |RAM64X1D             |    24|
|16    |RAMB18E1             |     2|
|17    |RAMB36E1             |     8|
|18    |RAMB36E1_1           |     2|
|19    |SRL16E               |     3|
|20    |FDCE                 |    59|
|21    |FDPE                 |     4|
|22    |FDRE                 |  1292|
|23    |FDSE                 |    61|
|24    |IBUF                 |     9|
|25    |IOBUF                |     2|
|26    |OBUF                 |    26|
+------+---------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  4756|
|2     |  audio_cdc_fifo              |cdc_syncfifo                         |     9|
|3     |    dpram                     |dp_ram2                              |     1|
|4     |    rctl                      |rctl                                 |     1|
|5     |    r2w_sync                  |synchronizer                         |     3|
|6     |    w2r_sync                  |synchronizer_8                       |     2|
|7     |    wctl                      |wctl                                 |     2|
|8     |  i2s                         |i2s                                  |    38|
|9     |  nes                         |nes_top                              |  4365|
|10    |    cart_blk                  |cart                                 |    18|
|11    |      chrrom_pat_bram         |single_port_ram_sync__parameterized0 |     2|
|12    |      prgrom_bram             |single_port_ram_sync                 |    16|
|13    |    hci_blk                   |hci                                  |   597|
|14    |      uart_blk                |uart                                 |   447|
|15    |        uart_baud_clk_blk     |uart_baud_clk                        |    54|
|16    |        uart_rx_blk           |uart_rx                              |    52|
|17    |        uart_rx_fifo          |fifo                                 |   245|
|18    |        uart_tx_blk           |uart_tx                              |    55|
|19    |        uart_tx_fifo          |fifo_7                               |    40|
|20    |    ppu_blk                   |ppu                                  |  1612|
|21    |      ppu_bg_blk              |ppu_bg                               |   212|
|22    |      ppu_ri_blk              |ppu_ri                               |    82|
|23    |      ppu_spr_blk             |ppu_spr                              |   668|
|24    |      ppu_vga_blk             |ppu_vga                              |   481|
|25    |        vga_sync_blk          |vga_sync                             |   472|
|26    |    rp2a03_blk                |rp2a03                               |  2103|
|27    |      apu_blk                 |apu                                  |   709|
|28    |        apu_frame_counter_blk |apu_frame_counter                    |    65|
|29    |        apu_mixer_blk         |apu_mixer                            |    10|
|30    |        apu_noise_blk         |apu_noise                            |   121|
|31    |          envelope_generator  |apu_envelope_generator_4             |    32|
|32    |            divider           |apu_div__parameterized0_6            |    12|
|33    |          length_counter      |apu_length_counter_5                 |    18|
|34    |          timer               |apu_div__parameterized6              |    40|
|35    |        apu_pulse0_blk        |apu_pulse                            |   201|
|36    |          envelope_generator  |apu_envelope_generator_1             |    57|
|37    |            divider           |apu_div__parameterized0_3            |    12|
|38    |          length_counter      |apu_length_counter_2                 |    25|
|39    |          sweep_divider       |apu_div__parameterized2              |    11|
|40    |          timer               |apu_div__parameterized1              |    43|
|41    |        apu_pulse1_blk        |apu_pulse__parameterized0            |   174|
|42    |          envelope_generator  |apu_envelope_generator               |    36|
|43    |            divider           |apu_div__parameterized0              |    12|
|44    |          length_counter      |apu_length_counter_0                 |    22|
|45    |          sweep_divider       |apu_div__parameterized4              |     9|
|46    |          timer               |apu_div__parameterized3              |    42|
|47    |        apu_pulse_gen         |apu_div                              |     3|
|48    |        apu_triangle_blk      |apu_triangle                         |   119|
|49    |          length_counter      |apu_length_counter                   |    18|
|50    |          timer               |apu_div__parameterized5              |    28|
|51    |      cpu_blk                 |cpu                                  |  1131|
|52    |      jp_blk                  |jp                                   |   113|
|53    |      sprdma_blk              |sprdma                               |   150|
|54    |    vram_blk                  |vram                                 |    19|
|55    |      vram_bram               |single_port_ram_sync__parameterized2 |    19|
|56    |    wram_blk                  |wram                                 |     1|
|57    |      wram_bram               |single_port_ram_sync__parameterized1 |     1|
|58    |  sample_clk_gen              |clk_div                              |    19|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 1438.699 ; gain = 634.043 ; free physical = 2432 ; free virtual = 8903
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 99 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 1438.699 ; gain = 232.035 ; free physical = 2432 ; free virtual = 8903
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1438.699 ; gain = 634.043 ; free physical = 2432 ; free virtual = 8903
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 24 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
322 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1438.703 ; gain = 525.586 ; free physical = 2432 ; free virtual = 8903
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1470.719 ; gain = 0.000 ; free physical = 2425 ; free virtual = 8901
INFO: [Common 17-206] Exiting Vivado at Fri Sep 25 23:07:54 2015...

*** Running vivado
    with args -log nes_zybo_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source nes_zybo_wrapper.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source nes_zybo_wrapper.tcl -notrace
Command: synth_design -top nes_zybo_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 935.125 ; gain = 130.457 ; free physical = 3457 ; free virtual = 9993
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nes_zybo_wrapper' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/nes_zybo_wrapper.sv:20]
	Parameter DAC_MASTER_CLK_FREQ bound to: 12288000.000000 - type: float 
	Parameter DAC_SAMPLE_CLK_FREQ bound to: 48000.000000 - type: float 
INFO: [Synth 8-638] synthesizing module 'mmcm' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/realtime/mmcm_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mmcm' (1#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/realtime/mmcm_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'nes_top' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/nes_top.v:34]
INFO: [Synth 8-638] synthesizing module 'rp2a03' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/rp2a03.v:29]
INFO: [Synth 8-638] synthesizing module 'cpu' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:33]
	Parameter ADC_ABS bound to: 8'b01101101 
	Parameter ADC_ABSX bound to: 8'b01111101 
	Parameter ADC_ABSY bound to: 8'b01111001 
	Parameter ADC_IMM bound to: 8'b01101001 
	Parameter ADC_INDX bound to: 8'b01100001 
	Parameter ADC_INDY bound to: 8'b01110001 
	Parameter ADC_ZP bound to: 8'b01100101 
	Parameter ADC_ZPX bound to: 8'b01110101 
	Parameter AND_ABS bound to: 8'b00101101 
	Parameter AND_ABSX bound to: 8'b00111101 
	Parameter AND_ABSY bound to: 8'b00111001 
	Parameter AND_IMM bound to: 8'b00101001 
	Parameter AND_INDX bound to: 8'b00100001 
	Parameter AND_INDY bound to: 8'b00110001 
	Parameter AND_ZP bound to: 8'b00100101 
	Parameter AND_ZPX bound to: 8'b00110101 
	Parameter ASL_ABS bound to: 8'b00001110 
	Parameter ASL_ABSX bound to: 8'b00011110 
	Parameter ASL_ACC bound to: 8'b00001010 
	Parameter ASL_ZP bound to: 8'b00000110 
	Parameter ASL_ZPX bound to: 8'b00010110 
	Parameter BCC bound to: 8'b10010000 
	Parameter BCS bound to: 8'b10110000 
	Parameter BEQ bound to: 8'b11110000 
	Parameter BIT_ABS bound to: 8'b00101100 
	Parameter BIT_ZP bound to: 8'b00100100 
	Parameter BMI bound to: 8'b00110000 
	Parameter BNE bound to: 8'b11010000 
	Parameter BPL bound to: 8'b00010000 
	Parameter BRK bound to: 8'b00000000 
	Parameter BVC bound to: 8'b01010000 
	Parameter BVS bound to: 8'b01110000 
	Parameter CLC bound to: 8'b00011000 
	Parameter CLD bound to: 8'b11011000 
	Parameter CLI bound to: 8'b01011000 
	Parameter CLV bound to: 8'b10111000 
	Parameter CMP_ABS bound to: 8'b11001101 
	Parameter CMP_ABSX bound to: 8'b11011101 
	Parameter CMP_ABSY bound to: 8'b11011001 
	Parameter CMP_IMM bound to: 8'b11001001 
	Parameter CMP_INDX bound to: 8'b11000001 
	Parameter CMP_INDY bound to: 8'b11010001 
	Parameter CMP_ZP bound to: 8'b11000101 
	Parameter CMP_ZPX bound to: 8'b11010101 
	Parameter CPX_ABS bound to: 8'b11101100 
	Parameter CPX_IMM bound to: 8'b11100000 
	Parameter CPX_ZP bound to: 8'b11100100 
	Parameter CPY_ABS bound to: 8'b11001100 
	Parameter CPY_IMM bound to: 8'b11000000 
	Parameter CPY_ZP bound to: 8'b11000100 
	Parameter DEC_ABS bound to: 8'b11001110 
	Parameter DEC_ABSX bound to: 8'b11011110 
	Parameter DEC_ZP bound to: 8'b11000110 
	Parameter DEC_ZPX bound to: 8'b11010110 
	Parameter DEX bound to: 8'b11001010 
	Parameter DEY bound to: 8'b10001000 
	Parameter EOR_ABS bound to: 8'b01001101 
	Parameter EOR_ABSX bound to: 8'b01011101 
	Parameter EOR_ABSY bound to: 8'b01011001 
	Parameter EOR_IMM bound to: 8'b01001001 
	Parameter EOR_INDX bound to: 8'b01000001 
	Parameter EOR_INDY bound to: 8'b01010001 
	Parameter EOR_ZP bound to: 8'b01000101 
	Parameter EOR_ZPX bound to: 8'b01010101 
	Parameter HLT bound to: 8'b00000010 
	Parameter INC_ABS bound to: 8'b11101110 
	Parameter INC_ABSX bound to: 8'b11111110 
	Parameter INC_ZP bound to: 8'b11100110 
	Parameter INC_ZPX bound to: 8'b11110110 
	Parameter INX bound to: 8'b11101000 
	Parameter INY bound to: 8'b11001000 
	Parameter JMP_ABS bound to: 8'b01001100 
	Parameter JMP_IND bound to: 8'b01101100 
	Parameter JSR bound to: 8'b00100000 
	Parameter LDA_ABS bound to: 8'b10101101 
	Parameter LDA_ABSX bound to: 8'b10111101 
	Parameter LDA_ABSY bound to: 8'b10111001 
	Parameter LDA_IMM bound to: 8'b10101001 
	Parameter LDA_INDX bound to: 8'b10100001 
	Parameter LDA_INDY bound to: 8'b10110001 
	Parameter LDA_ZP bound to: 8'b10100101 
	Parameter LDA_ZPX bound to: 8'b10110101 
	Parameter LDX_ABS bound to: 8'b10101110 
	Parameter LDX_ABSY bound to: 8'b10111110 
	Parameter LDX_IMM bound to: 8'b10100010 
	Parameter LDX_ZP bound to: 8'b10100110 
	Parameter LDX_ZPY bound to: 8'b10110110 
	Parameter LDY_ABS bound to: 8'b10101100 
	Parameter LDY_ABSX bound to: 8'b10111100 
	Parameter LDY_IMM bound to: 8'b10100000 
	Parameter LDY_ZP bound to: 8'b10100100 
	Parameter LDY_ZPX bound to: 8'b10110100 
	Parameter LSR_ABS bound to: 8'b01001110 
	Parameter LSR_ABSX bound to: 8'b01011110 
	Parameter LSR_ACC bound to: 8'b01001010 
	Parameter LSR_ZP bound to: 8'b01000110 
	Parameter LSR_ZPX bound to: 8'b01010110 
	Parameter NOP bound to: 8'b11101010 
	Parameter ORA_ABS bound to: 8'b00001101 
	Parameter ORA_ABSX bound to: 8'b00011101 
	Parameter ORA_ABSY bound to: 8'b00011001 
	Parameter ORA_IMM bound to: 8'b00001001 
	Parameter ORA_INDX bound to: 8'b00000001 
	Parameter ORA_INDY bound to: 8'b00010001 
	Parameter ORA_ZP bound to: 8'b00000101 
	Parameter ORA_ZPX bound to: 8'b00010101 
	Parameter PHA bound to: 8'b01001000 
	Parameter PHP bound to: 8'b00001000 
	Parameter PLA bound to: 8'b01101000 
	Parameter PLP bound to: 8'b00101000 
	Parameter ROL_ABS bound to: 8'b00101110 
	Parameter ROL_ABSX bound to: 8'b00111110 
	Parameter ROL_ACC bound to: 8'b00101010 
	Parameter ROL_ZP bound to: 8'b00100110 
	Parameter ROL_ZPX bound to: 8'b00110110 
	Parameter ROR_ABS bound to: 8'b01101110 
	Parameter ROR_ABSX bound to: 8'b01111110 
	Parameter ROR_ACC bound to: 8'b01101010 
	Parameter ROR_ZP bound to: 8'b01100110 
	Parameter ROR_ZPX bound to: 8'b01110110 
	Parameter RTI bound to: 8'b01000000 
	Parameter RTS bound to: 8'b01100000 
	Parameter SAX_ABS bound to: 8'b10001111 
	Parameter SAX_INDX bound to: 8'b10000011 
	Parameter SAX_ZP bound to: 8'b10000111 
	Parameter SAX_ZPY bound to: 8'b10010111 
	Parameter SBC_ABS bound to: 8'b11101101 
	Parameter SBC_ABSX bound to: 8'b11111101 
	Parameter SBC_ABSY bound to: 8'b11111001 
	Parameter SBC_IMM bound to: 8'b11101001 
	Parameter SBC_INDX bound to: 8'b11100001 
	Parameter SBC_INDY bound to: 8'b11110001 
	Parameter SBC_ZP bound to: 8'b11100101 
	Parameter SBC_ZPX bound to: 8'b11110101 
	Parameter SEC bound to: 8'b00111000 
	Parameter SED bound to: 8'b11111000 
	Parameter SEI bound to: 8'b01111000 
	Parameter STA_ABS bound to: 8'b10001101 
	Parameter STA_ABSX bound to: 8'b10011101 
	Parameter STA_ABSY bound to: 8'b10011001 
	Parameter STA_INDX bound to: 8'b10000001 
	Parameter STA_INDY bound to: 8'b10010001 
	Parameter STA_ZP bound to: 8'b10000101 
	Parameter STA_ZPX bound to: 8'b10010101 
	Parameter STX_ABS bound to: 8'b10001110 
	Parameter STX_ZP bound to: 8'b10000110 
	Parameter STX_ZPY bound to: 8'b10010110 
	Parameter STY_ABS bound to: 8'b10001100 
	Parameter STY_ZP bound to: 8'b10000100 
	Parameter STY_ZPX bound to: 8'b10010100 
	Parameter TAX bound to: 8'b10101010 
	Parameter TAY bound to: 8'b10101000 
	Parameter TSX bound to: 8'b10111010 
	Parameter TXA bound to: 8'b10001010 
	Parameter TXS bound to: 8'b10011010 
	Parameter TYA bound to: 8'b10011000 
	Parameter T0 bound to: 3'b000 
	Parameter T1 bound to: 3'b001 
	Parameter T2 bound to: 3'b010 
	Parameter T3 bound to: 3'b011 
	Parameter T4 bound to: 3'b100 
	Parameter T5 bound to: 3'b101 
	Parameter T6 bound to: 3'b110 
	Parameter INTERRUPT_RST bound to: 2'b00 
	Parameter INTERRUPT_NMI bound to: 2'b01 
	Parameter INTERRUPT_IRQ bound to: 2'b10 
	Parameter INTERRUPT_BRK bound to: 2'b11 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:544]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:976]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:982]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:1203]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:1475]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:1676]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:1849]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:1952]
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:1978]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:2013]
INFO: [Synth 8-256] done synthesizing module 'cpu' (2#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:33]
INFO: [Synth 8-638] synthesizing module 'apu' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu.v:28]
	Parameter PULSE0_CHANNEL_CNTL_MMR_ADDR bound to: 16'b0100000000000000 
	Parameter PULSE1_CHANNEL_CNTL_MMR_ADDR bound to: 16'b0100000000000100 
	Parameter TRIANGLE_CHANNEL_CNTL_MMR_ADDR bound to: 16'b0100000000001000 
	Parameter NOISE_CHANNEL_CNTL_MMR_ADDR bound to: 16'b0100000000001100 
	Parameter STATUS_MMR_ADDR bound to: 16'b0100000000010101 
	Parameter FRAME_COUNTER_CNTL_MMR_ADDR bound to: 16'b0100000000010111 
INFO: [Synth 8-638] synthesizing module 'apu_div' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
	Parameter PERIOD_BITS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apu_div' (3#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
INFO: [Synth 8-638] synthesizing module 'apu_frame_counter' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_frame_counter.v:28]
INFO: [Synth 8-256] done synthesizing module 'apu_frame_counter' (4#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_frame_counter.v:28]
INFO: [Synth 8-638] synthesizing module 'apu_pulse' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_pulse.v:28]
	Parameter CHANNEL bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'apu_envelope_generator' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_envelope_generator.v:30]
INFO: [Synth 8-638] synthesizing module 'apu_div__parameterized0' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
	Parameter PERIOD_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apu_div__parameterized0' (4#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
INFO: [Synth 8-256] done synthesizing module 'apu_envelope_generator' (5#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_envelope_generator.v:30]
INFO: [Synth 8-638] synthesizing module 'apu_div__parameterized1' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
	Parameter PERIOD_BITS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apu_div__parameterized1' (5#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
INFO: [Synth 8-638] synthesizing module 'apu_div__parameterized2' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
	Parameter PERIOD_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apu_div__parameterized2' (5#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
INFO: [Synth 8-638] synthesizing module 'apu_length_counter' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_length_counter.v:30]
INFO: [Synth 8-256] done synthesizing module 'apu_length_counter' (6#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_length_counter.v:30]
INFO: [Synth 8-256] done synthesizing module 'apu_pulse' (7#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_pulse.v:28]
INFO: [Synth 8-638] synthesizing module 'apu_pulse__parameterized0' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_pulse.v:28]
	Parameter CHANNEL bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'apu_div__parameterized3' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
	Parameter PERIOD_BITS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apu_div__parameterized3' (7#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
INFO: [Synth 8-638] synthesizing module 'apu_div__parameterized4' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
	Parameter PERIOD_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apu_div__parameterized4' (7#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
INFO: [Synth 8-256] done synthesizing module 'apu_pulse__parameterized0' (7#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_pulse.v:28]
INFO: [Synth 8-638] synthesizing module 'apu_triangle' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_triangle.v:28]
INFO: [Synth 8-638] synthesizing module 'apu_div__parameterized5' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
	Parameter PERIOD_BITS bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apu_div__parameterized5' (7#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
INFO: [Synth 8-256] done synthesizing module 'apu_triangle' (8#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_triangle.v:28]
INFO: [Synth 8-638] synthesizing module 'apu_noise' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_noise.v:28]
INFO: [Synth 8-638] synthesizing module 'apu_div__parameterized6' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
	Parameter PERIOD_BITS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apu_div__parameterized6' (8#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_div.v:34]
INFO: [Synth 8-256] done synthesizing module 'apu_noise' (9#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_noise.v:28]
INFO: [Synth 8-638] synthesizing module 'apu_mixer' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_mixer.v:28]
INFO: [Synth 8-256] done synthesizing module 'apu_mixer' (10#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_mixer.v:28]
INFO: [Synth 8-256] done synthesizing module 'apu' (11#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu.v:28]
INFO: [Synth 8-638] synthesizing module 'jp' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/jp.v:28]
	Parameter JOYPAD1_MMR_ADDR bound to: 16'b0100000000010110 
	Parameter JOYPAD2_MMR_ADDR bound to: 16'b0100000000010111 
	Parameter S_STROBE_WROTE_0 bound to: 1'b0 
	Parameter S_STROBE_WROTE_1 bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'jp' (12#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/jp.v:28]
INFO: [Synth 8-638] synthesizing module 'sprdma' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/sprdma.v:28]
	Parameter S_READY bound to: 2'b00 
	Parameter S_ACTIVE bound to: 2'b01 
	Parameter S_COOLDOWN bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/sprdma.v:95]
INFO: [Synth 8-256] done synthesizing module 'sprdma' (13#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/sprdma.v:28]
INFO: [Synth 8-256] done synthesizing module 'rp2a03' (14#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/rp2a03.v:29]
INFO: [Synth 8-638] synthesizing module 'cart' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cart/cart.v:31]
INFO: [Synth 8-638] synthesizing module 'single_port_ram_sync' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/block_ram/block_ram.v:63]
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'single_port_ram_sync' (15#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/block_ram/block_ram.v:63]
INFO: [Synth 8-638] synthesizing module 'single_port_ram_sync__parameterized0' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/block_ram/block_ram.v:63]
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'single_port_ram_sync__parameterized0' (15#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/block_ram/block_ram.v:63]
INFO: [Synth 8-256] done synthesizing module 'cart' (16#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cart/cart.v:31]
INFO: [Synth 8-638] synthesizing module 'wram' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/wram.v:28]
INFO: [Synth 8-638] synthesizing module 'single_port_ram_sync__parameterized1' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/block_ram/block_ram.v:63]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'single_port_ram_sync__parameterized1' (16#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/block_ram/block_ram.v:63]
INFO: [Synth 8-256] done synthesizing module 'wram' (17#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/wram.v:28]
INFO: [Synth 8-638] synthesizing module 'vram' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/vram.v:28]
INFO: [Synth 8-638] synthesizing module 'single_port_ram_sync__parameterized2' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/block_ram/block_ram.v:63]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'single_port_ram_sync__parameterized2' (17#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/block_ram/block_ram.v:63]
INFO: [Synth 8-256] done synthesizing module 'vram' (18#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/vram.v:28]
INFO: [Synth 8-638] synthesizing module 'ppu' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu.v:28]
INFO: [Synth 8-638] synthesizing module 'ppu_vga' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_vga.v:28]
	Parameter DISPLAY_W bound to: 10'b1010000000 
	Parameter DISPLAY_H bound to: 10'b0111100000 
	Parameter NES_W bound to: 10'b0100000000 
	Parameter NES_H bound to: 10'b0011110000 
	Parameter BORDER_COLOR bound to: 8'b01001001 
INFO: [Synth 8-638] synthesizing module 'vga_sync' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/vga_sync/vga_sync.v:32]
	Parameter H_DISP bound to: 640 - type: integer 
	Parameter H_FP bound to: 16 - type: integer 
	Parameter H_RT bound to: 96 - type: integer 
	Parameter H_BP bound to: 48 - type: integer 
	Parameter V_DISP bound to: 480 - type: integer 
	Parameter V_FP bound to: 10 - type: integer 
	Parameter V_RT bound to: 2 - type: integer 
	Parameter V_BP bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (19#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/vga_sync/vga_sync.v:32]
INFO: [Synth 8-256] done synthesizing module 'ppu_vga' (20#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_vga.v:28]
INFO: [Synth 8-638] synthesizing module 'ppu_ri' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_ri.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_ri.v:223]
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_ri.v:245]
INFO: [Synth 8-256] done synthesizing module 'ppu_ri' (21#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_ri.v:28]
INFO: [Synth 8-638] synthesizing module 'ppu_bg' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_bg.v:28]
	Parameter VRAM_A_SEL_RI bound to: 3'b000 
	Parameter VRAM_A_SEL_NT_READ bound to: 3'b001 
	Parameter VRAM_A_SEL_AT_READ bound to: 3'b010 
	Parameter VRAM_A_SEL_PT0_READ bound to: 3'b011 
	Parameter VRAM_A_SEL_PT1_READ bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_bg.v:290]
INFO: [Synth 8-256] done synthesizing module 'ppu_bg' (22#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_bg.v:28]
INFO: [Synth 8-638] synthesizing module 'ppu_spr' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_spr.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_spr.v:270]
INFO: [Synth 8-256] done synthesizing module 'ppu_spr' (23#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu_spr.v:28]
INFO: [Synth 8-256] done synthesizing module 'ppu' (24#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/ppu/ppu.v:28]
INFO: [Synth 8-638] synthesizing module 'hci' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/hci/hci.v:29]
	Parameter OP_ECHO bound to: 8'b00000000 
	Parameter OP_CPU_MEM_RD bound to: 8'b00000001 
	Parameter OP_CPU_MEM_WR bound to: 8'b00000010 
	Parameter OP_DBG_BRK bound to: 8'b00000011 
	Parameter OP_DBG_RUN bound to: 8'b00000100 
	Parameter OP_CPU_REG_RD bound to: 8'b00000101 
	Parameter OP_CPU_REG_WR bound to: 8'b00000110 
	Parameter OP_QUERY_DBG_BRK bound to: 8'b00000111 
	Parameter OP_QUERY_ERR_CODE bound to: 8'b00001000 
	Parameter OP_PPU_MEM_RD bound to: 8'b00001001 
	Parameter OP_PPU_MEM_WR bound to: 8'b00001010 
	Parameter OP_PPU_DISABLE bound to: 8'b00001011 
	Parameter OP_CART_SET_CFG bound to: 8'b00001100 
	Parameter DBG_UART_PARITY_ERR bound to: 0 - type: integer 
	Parameter DBG_UNKNOWN_OPCODE bound to: 1 - type: integer 
	Parameter S_DISABLED bound to: 5'b00000 
	Parameter S_DECODE bound to: 5'b00001 
	Parameter S_ECHO_STG_0 bound to: 5'b00010 
	Parameter S_ECHO_STG_1 bound to: 5'b00011 
	Parameter S_CPU_MEM_RD_STG_0 bound to: 5'b00100 
	Parameter S_CPU_MEM_RD_STG_1 bound to: 5'b00101 
	Parameter S_CPU_MEM_WR_STG_0 bound to: 5'b00110 
	Parameter S_CPU_MEM_WR_STG_1 bound to: 5'b00111 
	Parameter S_CPU_REG_RD bound to: 5'b01000 
	Parameter S_CPU_REG_WR_STG_0 bound to: 5'b01001 
	Parameter S_CPU_REG_WR_STG_1 bound to: 5'b01010 
	Parameter S_QUERY_ERR_CODE bound to: 5'b01011 
	Parameter S_PPU_MEM_RD_STG_0 bound to: 5'b01100 
	Parameter S_PPU_MEM_RD_STG_1 bound to: 5'b01101 
	Parameter S_PPU_MEM_WR_STG_0 bound to: 5'b01110 
	Parameter S_PPU_MEM_WR_STG_1 bound to: 5'b01111 
	Parameter S_PPU_DISABLE bound to: 5'b10000 
	Parameter S_CART_SET_CFG_STG_0 bound to: 5'b10001 
	Parameter S_CART_SET_CFG_STG_1 bound to: 5'b10010 
INFO: [Synth 8-638] synthesizing module 'uart' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart.v:35]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 38400 - type: integer 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_baud_clk' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart_baud_clk.v:29]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 38400 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter CLKS_PER_OVERSAMPLE_TICK bound to: 16'b0000000010100010 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_clk' (25#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart_baud_clk.v:29]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart_rx.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart_rx.v:101]
INFO: [Synth 8-4512] found unpartitioned construct node [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart_rx.v:115]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (26#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart_rx.v:28]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart_tx.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart_tx.v:101]
INFO: [Synth 8-4512] found unpartitioned construct node [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart_tx.v:123]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (27#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart_tx.v:28]
INFO: [Synth 8-638] synthesizing module 'fifo' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/fifo/fifo.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (28#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/fifo/fifo.v:28]
INFO: [Synth 8-256] done synthesizing module 'uart' (29#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cmn/uart/uart.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/hci/hci.v:187]
INFO: [Synth 8-256] done synthesizing module 'hci' (30#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/hci/hci.v:29]
INFO: [Synth 8-256] done synthesizing module 'nes_top' (31#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/nes_top.v:34]
WARNING: [Synth 8-689] width (3) of port connection 'VGA_BLUE' does not match port width (2) of module 'nes_top' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/nes_zybo_wrapper.sv:98]
INFO: [Synth 8-638] synthesizing module 'clk_div' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/clk_div.sv:46]
	Parameter INPUT_CLK_FREQ bound to: 12288000.000000 - type: float 
	Parameter OUTPUT_CLK_EN_FREQ bound to: 48000.000000 - type: float 
	Parameter CLK_DIV_COUNT bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (32#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/clk_div.sv:46]
INFO: [Synth 8-638] synthesizing module 'cdc_syncfifo' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/fifo/src/cdc_syncfifo.sv:45]
INFO: [Synth 8-638] synthesizing module 'wctl' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/fifo/src/wctl.sv:21]
INFO: [Synth 8-256] done synthesizing module 'wctl' (33#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/fifo/src/wctl.sv:21]
INFO: [Synth 8-638] synthesizing module 'rctl' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/fifo/src/rctl.sv:21]
INFO: [Synth 8-256] done synthesizing module 'rctl' (34#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/fifo/src/rctl.sv:21]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/synchronizer.sv:26]
	Parameter RESET_LEVEL bound to: 0 - type: integer 
	Parameter SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/synchronizer.sv:35]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (35#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/synchronizer.sv:26]
INFO: [Synth 8-638] synthesizing module 'dp_ram2' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/fifo/src/dp_ram2.sv:21]
INFO: [Synth 8-256] done synthesizing module 'dp_ram2' (36#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/fifo/src/dp_ram2.sv:21]
INFO: [Synth 8-256] done synthesizing module 'cdc_syncfifo' (37#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/fifo/src/cdc_syncfifo.sv:45]
INFO: [Synth 8-638] synthesizing module 'i2s' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/i2s.sv:44]
	Parameter SAMPLE_WIDTH bound to: 16 - type: integer 
	Parameter CLK_FREQ bound to: 12288000.000000 - type: float 
	Parameter SAMPLE_FREQ bound to: 48000.000000 - type: float 
	Parameter BITS_PER_FRAME bound to: 64 - type: integer 
	Parameter SCLK_FREQ bound to: 3072000.000000 - type: float 
	Parameter SCLK_DIV bound to: 2 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/i2s.sv:113]
INFO: [Synth 8-256] done synthesizing module 'i2s' (38#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/i2s.sv:44]
INFO: [Synth 8-638] synthesizing module 'processing_system7_0' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/realtime/processing_system7_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_0' (39#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/realtime/processing_system7_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'nes_zybo_wrapper' (40#1) [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/nes_zybo_wrapper.sv:20]
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port vga_b[4] driven by constant 0
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port ac_mute_n driven by constant 1
WARNING: [Synth 8-3331] design nes_zybo_wrapper has unconnected port btn[3]
WARNING: [Synth 8-3331] design nes_zybo_wrapper has unconnected port btn[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1067.984 ; gain = 263.316 ; free physical = 3313 ; free virtual = 9849
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1067.984 ; gain = 263.316 ; free physical = 3295 ; free virtual = 9848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp/mmcm_in_context.xdc] for cell 'mmcm'
Finished Parsing XDC File [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp/mmcm_in_context.xdc] for cell 'mmcm'
Parsing XDC File [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc] for cell 'arm_cpu'
Finished Parsing XDC File [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc] for cell 'arm_cpu'
Parsing XDC File [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/ZYBO_Master.xdc]
WARNING: [Vivado 12-627] No clocks matched 'clk100_mmcm'. [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/ZYBO_Master.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/ZYBO_Master.xdc:12]
WARNING: [Vivado 12-627] No clocks matched 'clk12_mmcm'. [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/ZYBO_Master.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/ZYBO_Master.xdc:12]
Finished Parsing XDC File [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/ZYBO_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/ZYBO_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/nes_zybo_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1361.422 ; gain = 0.000 ; free physical = 3115 ; free virtual = 9670
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1361.426 ; gain = 556.758 ; free physical = 3096 ; free virtual = 9670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1361.426 ; gain = 556.758 ; free physical = 3096 ; free virtual = 9670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk125. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp/mmcm_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 1).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/zybo_vivado/zybo_vivado.runs/synth_1/.Xil/Vivado-13997-edinburgh/dcp_2/processing_system7_0_in_context.xdc, line 130).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1361.426 ; gain = 556.758 ; free physical = 3096 ; free virtual = 9670
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'q_pd_reg[7:0]' into 'q_dl_reg[7:0]' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/cpu.sv:516]
INFO: [Synth 8-5544] ROM "d_irq_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "q_nres" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "q_ac0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_x0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_y0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_c0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_abh0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fa_to_abl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fc_to_abl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_abl0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "incpc_noload" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fe_to_abl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_irq_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "q_nres" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "q_ac0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_x0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_y0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_c0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_abh0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fa_to_abl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fc_to_abl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_abl0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "incpc_noload" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fe_to_abl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_irq_sel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clear_rst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clear_nmi" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adh_in2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_ir" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_ir" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_t0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "q_t0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_t" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_pulse.v:171]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/cpu/apu/apu_pulse.v:171]
INFO: [Synth 8-5546] ROM "d_jp_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_jp_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_jp_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_jp_latch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vram_wr_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pram_wr_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "d_rd_rdy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_cpu_d_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_byte_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "upd_v_cntrs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inc_v_cntrs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "m_sbm_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "d_in_rng_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj0_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj1_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj2_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj3_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj4_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj5_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj6_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj7_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "m_sbm_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_sbm_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "d_in_rng_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj0_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj1_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj2_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj3_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj4_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj5_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj6_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_obj7_pd1_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "vram_req_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sbm_wr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_pd1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_pd0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "palette_ram_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "palette_ram_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_pri_obj_col" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "baud_clk_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'q_state_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "d_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_data_bit_idx" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'q_state_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "d_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'q_state_reg' in module 'hci'
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "d_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "d_execute_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_execute_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "d_err_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "d_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ppu_ri_ncs" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                S_DECODE |                            00000 |                            00001
            S_ECHO_STG_0 |                            00001 |                            00010
            S_ECHO_STG_1 |                            00010 |                            00011
      S_CPU_MEM_RD_STG_0 |                            00011 |                            00100
      S_CPU_MEM_RD_STG_1 |                            00100 |                            00101
      S_CPU_MEM_WR_STG_0 |                            00101 |                            00110
      S_CPU_MEM_WR_STG_1 |                            00110 |                            00111
            S_CPU_REG_RD |                            00111 |                            01000
      S_CPU_REG_WR_STG_0 |                            01000 |                            01001
      S_CPU_REG_WR_STG_1 |                            01001 |                            01010
        S_QUERY_ERR_CODE |                            01010 |                            01011
      S_PPU_MEM_RD_STG_0 |                            01011 |                            01100
      S_PPU_MEM_RD_STG_1 |                            01100 |                            01101
      S_PPU_MEM_WR_STG_0 |                            01101 |                            01110
      S_PPU_MEM_WR_STG_1 |                            01110 |                            01111
           S_PPU_DISABLE |                            01111 |                            10000
    S_CART_SET_CFG_STG_0 |                            10000 |                            10001
    S_CART_SET_CFG_STG_1 |                            10001 |                            10010
              S_DISABLED |                            10010 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'q_state_reg' using encoding 'sequential' in module 'hci'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1361.426 ; gain = 556.758 ; free physical = 3080 ; free virtual = 9654
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 12    
	   3 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	               28 Bit    Registers := 8     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 54    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 40    
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 80    
+---RAMs : 
	             256K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              16K Bit         RAMs := 2     
	              200 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   3 Input     17 Bit        Muxes := 1     
	  19 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 15    
	   4 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	  19 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 4     
	   6 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 10    
	   3 Input     11 Bit        Muxes := 1     
	  17 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   3 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 69    
	   4 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 3     
	  19 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   9 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 2     
	  37 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 34    
	  19 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	  45 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	  44 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 213   
	   8 Input      1 Bit        Muxes := 192   
	   6 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nes_zybo_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 15    
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 4     
	  45 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	  44 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
	   8 Input      1 Bit        Muxes := 181   
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module apu_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module apu_frame_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module apu_div__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module apu_envelope_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module apu_div__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module apu_div__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module apu_length_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module apu_pulse 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module apu_div__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module apu_div__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module apu_pulse__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module apu_div__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module apu_triangle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module apu_div__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module apu_noise 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  17 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module apu_mixer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module apu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module jp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 5     
	   3 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module sprdma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module rp2a03 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module single_port_ram_sync 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module single_port_ram_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module cart 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module single_port_ram_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module wram 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module single_port_ram_sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module vram 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module ppu_vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ppu_ri 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   9 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
	   9 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 11    
Module ppu_bg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 4     
Module ppu_spr 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 8     
	                8 Bit    Registers := 18    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              200 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 17    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 8     
Module ppu 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 32    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 1     
Module uart_baud_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 3     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module uart 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module hci 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   3 Input     17 Bit        Muxes := 1     
	  19 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   7 Input     16 Bit        Muxes := 1     
	  19 Input     16 Bit        Muxes := 2     
	   6 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 3     
	  37 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  19 Input      4 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 10    
Module nes_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module wctl 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module rctl 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module i2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1361.426 ; gain = 556.758 ; free physical = 3080 ; free virtual = 9654
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "d_jp_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_jp_latch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "upd_v_cntrs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inc_v_cntrs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_in_rng_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'i2s/right_channel_r_reg[0][15:0]' into 'i2s/left_channel_r_reg[0][15:0]' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/i2s.sv:76]
INFO: [Synth 8-4471] merging register 'i2s/right_channel_r_reg[1][15:0]' into 'i2s/left_channel_r_reg[1][15:0]' [/media/sf_D_DRIVE/Users/Greg/git/fpga_nes/hw/src/zybo/i2s.sv:76]
INFO: [Synth 8-5544] ROM "nes/hci_blk/d_execute_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nes/hci_blk/d_execute_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nes/hci_blk/uart_blk/uart_baud_clk_blk/baud_clk_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nes/hci_blk/d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nes/hci_blk/d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nes/hci_blk/d_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port vga_r[1] driven by constant 0
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port vga_r[0] driven by constant 0
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port vga_g[2] driven by constant 0
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port vga_g[1] driven by constant 0
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port vga_g[0] driven by constant 0
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port vga_b[4] driven by constant 0
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port vga_b[1] driven by constant 0
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port vga_b[0] driven by constant 0
WARNING: [Synth 8-3917] design nes_zybo_wrapper has port ac_mute_n driven by constant 1
WARNING: [Synth 8-3331] design nes_zybo_wrapper has unconnected port btn[3]
WARNING: [Synth 8-3331] design nes_zybo_wrapper has unconnected port btn[2]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1361.430 ; gain = 556.762 ; free physical = 3057 ; free virtual = 9631
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1361.430 ; gain = 556.762 ; free physical = 3057 ; free virtual = 9631

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|apu_length_counter | rom        | 32x8          | LUT            | 
|apu_mixer          | rom__1     | 128x6         | LUT            | 
|apu_mixer          | rom__2     | 32x6          | LUT            | 
|ppu_vga            | rom__3     | 64x8          | LUT            | 
|apu                | rom        | 32x8          | LUT            | 
|apu                | rom__7     | 128x6         | LUT            | 
|apu                | rom__8     | 32x6          | LUT            | 
|ppu_vga            | rom__9     | 64x8          | LUT            | 
+-------------------+------------+---------------+----------------+


Block RAM:
+-----------------+--------------------------------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+-----------------------------+
|Module Name      | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG | RAMB18 | RAMB36 | Hierarchical Name           | 
+-----------------+--------------------------------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+-----------------------------+
|nes_zybo_wrapper | nes/cart_blk/prgrom_bram/ram_reg     | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A  | 0      | 8      | nes_zybo_wrapper/extram__9  | 
|nes_zybo_wrapper | nes/cart_blk/chrrom_pat_bram/ram_reg | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A  | 0      | 2      | nes_zybo_wrapper/extram__11 | 
|nes_zybo_wrapper | nes/wram_blk/wram_bram/ram_reg       | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A  | 1      | 0      | nes_zybo_wrapper/extram__13 | 
|nes_zybo_wrapper | nes/vram_blk/vram_bram/ram_reg       | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A  | 1      | 0      | nes_zybo_wrapper/extram__15 | 
+-----------------+--------------------------------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+-----------------------------+

Note: The table shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
Distributed RAM: 
+-----------------+----------------------------------------------------+-----------+----------------------+----------------------------------------------+-----------------------------+
|Module Name      | RTL Object                                         | Inference | Size (Depth x Width) | Primitives                                   | Hierarchical Name           | 
+-----------------+----------------------------------------------------+-----------+----------------------+----------------------------------------------+-----------------------------+
|nes_zybo_wrapper | ppu_spr_blk/m_stm_reg                              | Implied   | 8 x 25               | RAM32M x 5                                   | nes_zybo_wrapper/ppu/ram__6 | 
|nes_zybo_wrapper | ppu_spr_blk/m_oam_reg                              | Implied   | 256 x 8              | RAM64X1D x 24  RAM128X1D x 16  RAM64M x 24   | nes_zybo_wrapper/ppu/ram__8 | 
|nes_zybo_wrapper | nes/hci_blk/uart_blk/uart_rx_fifo/q_data_array_reg | Implied   | 8 x 8                | RAM32M x 2                                   | nes_zybo_wrapper/ram__9     | 
|nes_zybo_wrapper | nes/hci_blk/uart_blk/uart_tx_fifo/q_data_array_reg | Implied   | 8 x 8                | RAM32M x 2                                   | nes_zybo_wrapper/ram__10    | 
|nes_zybo_wrapper | audio_cdc_fifo/dpram/mem_reg                       | Implied   | 2 x 6                | RAM32M x 1                                   | nes_zybo_wrapper/ram__11    | 
+-----------------+----------------------------------------------------+-----------+----------------------+----------------------------------------------+-----------------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/left_channel_r_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i2s/left_channel_r_reg[1][7] )
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_frame_counter_blk/q_irq_inhibit_reg ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_mixer_blk/q_pwm_cnt_reg[5] ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_mixer_blk/q_pwm_cnt_reg[4] ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_mixer_blk/q_pwm_cnt_reg[3] ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_mixer_blk/q_pwm_cnt_reg[2] ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_mixer_blk/q_pwm_cnt_reg[1] ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_mixer_blk/q_pwm_cnt_reg[0] ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_pulse0_blk/envelope_generator/q_reg_reg[5] ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_pulse1_blk/envelope_generator/q_reg_reg[5] ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_noise_blk/envelope_generator/q_reg_reg[5] ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\apu_blk/apu_triangle_blk/q_linear_counter_cntl_reg[7] ) is unused and will be removed from module rp2a03.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[39] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[38] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[37] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[36] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[35] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[34] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[32] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[31] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[30] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[29] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[28] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[27] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[26] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[24] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[23] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[22] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[21] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[20] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[19] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[18] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[15] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[14] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[13] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[12] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[11] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[10] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[7] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[6] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[5] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[4] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[3] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\nes/hci_blk/q_cart_cfg_reg[2] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[0][9] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[0][8] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[0][7] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[0][6] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[0][5] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[0][4] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[0][3] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[0][2] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[0][1] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[0][0] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[1][9] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[1][8] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[1][7] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[1][6] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[1][5] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[1][4] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[1][3] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[1][2] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[1][1] ) is unused and will be removed from module nes_zybo_wrapper.
WARNING: [Synth 8-3332] Sequential element (\i2s/left_channel_r_reg[1][0] ) is unused and will be removed from module nes_zybo_wrapper.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nes/ppu_blk /\palette_ram_reg[24][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nes/ppu_blk /\palette_ram_reg[24][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nes/ppu_blk /\palette_ram_reg[28][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nes/ppu_blk /\palette_ram_reg[28][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nes/ppu_blk /\palette_ram_reg[28][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nes/ppu_blk /\palette_ram_reg[24][0] )
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[16][5] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[28][5] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[20][5] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[16][0] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[20][0] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[28][0] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[24][5] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[16][4] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[20][4] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[24][4] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[28][4] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[16][3] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[20][3] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[24][3] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[28][3] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[16][2] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[20][2] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[24][2] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[28][2] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[20][1] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[16][1] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[24][1] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[28][1] ) is unused and will be removed from module ppu.
WARNING: [Synth 8-3332] Sequential element (\palette_ram_reg[24][0] ) is unused and will be removed from module ppu.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1361.430 ; gain = 556.762 ; free physical = 3034 ; free virtual = 9608
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1361.430 ; gain = 556.762 ; free physical = 3034 ; free virtual = 9608

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1361.430 ; gain = 556.762 ; free physical = 3034 ; free virtual = 9608
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk125'
INFO: Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1363.422 ; gain = 558.754 ; free physical = 3007 ; free virtual = 9581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1368.422 ; gain = 563.754 ; free physical = 3002 ; free virtual = 9576
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \nes/cart_blk/prgrom_bram/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/cart_blk/prgrom_bram/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/cart_blk/prgrom_bram/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/cart_blk/prgrom_bram/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/cart_blk/prgrom_bram/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/cart_blk/prgrom_bram/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/cart_blk/prgrom_bram/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/cart_blk/prgrom_bram/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/cart_blk/chrrom_pat_bram/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/cart_blk/chrrom_pat_bram/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/wram_blk/wram_bram/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \nes/vram_blk/vram_bram/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1438.227 ; gain = 633.559 ; free physical = 2932 ; free virtual = 9506
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 1438.227 ; gain = 633.559 ; free physical = 2932 ; free virtual = 9506
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 1438.227 ; gain = 633.559 ; free physical = 2932 ; free virtual = 9506
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 1438.227 ; gain = 633.559 ; free physical = 2932 ; free virtual = 9506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 1438.227 ; gain = 633.559 ; free physical = 2932 ; free virtual = 9506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 1438.227 ; gain = 633.559 ; free physical = 2932 ; free virtual = 9506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+-----------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|nes_zybo_wrapper | nes/rp2a03_blk/apu_blk/apu_noise_blk/q_lfsr_reg[6] | 9      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|nes_zybo_wrapper | nes/rp2a03_blk/apu_blk/apu_noise_blk/q_lfsr_reg[1] | 5      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|nes_zybo_wrapper | nes/hci_blk/q_cart_cfg_reg[33]                     | 5      | 1     | YES          | NO                 | NO                | 1      | 0       | 
+-----------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |mmcm                 |         1|
|2     |processing_system7_0 |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |mmcm                 |     1|
|2     |processing_system7_0 |     1|
|3     |CARRY4               |    81|
|4     |LUT1                 |   137|
|5     |LUT2                 |   323|
|6     |LUT3                 |   457|
|7     |LUT4                 |   339|
|8     |LUT5                 |   503|
|9     |LUT6                 |  1133|
|10    |MUXF7                |    32|
|11    |MUXF8                |     2|
|12    |RAM128X1D            |    16|
|13    |RAM32M               |    10|
|14    |RAM64M               |    24|
|15    |RAM64X1D             |    24|
|16    |RAMB18E1             |     2|
|17    |RAMB36E1             |     8|
|18    |RAMB36E1_1           |     2|
|19    |SRL16E               |     3|
|20    |FDCE                 |    59|
|21    |FDPE                 |     4|
|22    |FDRE                 |  1292|
|23    |FDSE                 |    61|
|24    |IBUF                 |     9|
|25    |IOBUF                |     2|
|26    |OBUF                 |    26|
+------+---------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  4756|
|2     |  audio_cdc_fifo              |cdc_syncfifo                         |     9|
|3     |    dpram                     |dp_ram2                              |     1|
|4     |    rctl                      |rctl                                 |     1|
|5     |    r2w_sync                  |synchronizer                         |     3|
|6     |    w2r_sync                  |synchronizer_8                       |     2|
|7     |    wctl                      |wctl                                 |     2|
|8     |  i2s                         |i2s                                  |    38|
|9     |  nes                         |nes_top                              |  4365|
|10    |    cart_blk                  |cart                                 |    18|
|11    |      chrrom_pat_bram         |single_port_ram_sync__parameterized0 |     2|
|12    |      prgrom_bram             |single_port_ram_sync                 |    16|
|13    |    hci_blk                   |hci                                  |   597|
|14    |      uart_blk                |uart                                 |   447|
|15    |        uart_baud_clk_blk     |uart_baud_clk                        |    54|
|16    |        uart_rx_blk           |uart_rx                              |    52|
|17    |        uart_rx_fifo          |fifo                                 |   245|
|18    |        uart_tx_blk           |uart_tx                              |    55|
|19    |        uart_tx_fifo          |fifo_7                               |    40|
|20    |    ppu_blk                   |ppu                                  |  1612|
|21    |      ppu_bg_blk              |ppu_bg                               |   212|
|22    |      ppu_ri_blk              |ppu_ri                               |    82|
|23    |      ppu_spr_blk             |ppu_spr                              |   668|
|24    |      ppu_vga_blk             |ppu_vga                              |   481|
|25    |        vga_sync_blk          |vga_sync                             |   472|
|26    |    rp2a03_blk                |rp2a03                               |  2103|
|27    |      apu_blk                 |apu                                  |   709|
|28    |        apu_frame_counter_blk |apu_frame_counter                    |    65|
|29    |        apu_mixer_blk         |apu_mixer                            |    10|
|30    |        apu_noise_blk         |apu_noise                            |   121|
|31    |          envelope_generator  |apu_envelope_generator_4             |    32|
|32    |            divider           |apu_div__parameterized0_6            |    12|
|33    |          length_counter      |apu_length_counter_5                 |    18|
|34    |          timer               |apu_div__parameterized6              |    40|
|35    |        apu_pulse0_blk        |apu_pulse                            |   201|
|36    |          envelope_generator  |apu_envelope_generator_1             |    57|
|37    |            divider           |apu_div__parameterized0_3            |    12|
|38    |          length_counter      |apu_length_counter_2                 |    25|
|39    |          sweep_divider       |apu_div__parameterized2              |    11|
|40    |          timer               |apu_div__parameterized1              |    43|
|41    |        apu_pulse1_blk        |apu_pulse__parameterized0            |   174|
|42    |          envelope_generator  |apu_envelope_generator               |    36|
|43    |            divider           |apu_div__parameterized0              |    12|
|44    |          length_counter      |apu_length_counter_0                 |    22|
|45    |          sweep_divider       |apu_div__parameterized4              |     9|
|46    |          timer               |apu_div__parameterized3              |    42|
|47    |        apu_pulse_gen         |apu_div                              |     3|
|48    |        apu_triangle_blk      |apu_triangle                         |   119|
|49    |          length_counter      |apu_length_counter                   |    18|
|50    |          timer               |apu_div__parameterized5              |    28|
|51    |      cpu_blk                 |cpu                                  |  1131|
|52    |      jp_blk                  |jp                                   |   113|
|53    |      sprdma_blk              |sprdma                               |   150|
|54    |    vram_blk                  |vram                                 |    19|
|55    |      vram_bram               |single_port_ram_sync__parameterized2 |    19|
|56    |    wram_blk                  |wram                                 |     1|
|57    |      wram_bram               |single_port_ram_sync__parameterized1 |     1|
|58    |  sample_clk_gen              |clk_div                              |    19|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 1438.227 ; gain = 633.559 ; free physical = 2932 ; free virtual = 9506
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 99 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 1438.227 ; gain = 231.551 ; free physical = 2932 ; free virtual = 9506
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 1438.227 ; gain = 633.559 ; free physical = 2932 ; free virtual = 9506
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 24 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
322 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 1438.230 ; gain = 525.102 ; free physical = 2931 ; free virtual = 9505
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1470.246 ; gain = 0.000 ; free physical = 2923 ; free virtual = 9502
INFO: [Common 17-206] Exiting Vivado at Fri Sep 25 23:30:56 2015...
