<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsGenGlobalISel.inc source code [llvm/build/lib/Target/Mips/MipsGenGlobalISel.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/Mips/MipsGenGlobalISel.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsGenGlobalISel.inc.html'>MipsGenGlobalISel.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Global Instruction Selector for the Mips target                            *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/Mips/MipsInstructionSelector.cpp.html#29" data-ref="_M/GET_GLOBALISEL_PREDICATE_BITSET">GET_GLOBALISEL_PREDICATE_BITSET</a></u></td></tr>
<tr><th id="10">10</th><td><em>const</em> <em>unsigned</em> <dfn class="decl def" id="(anonymousnamespace)::MAX_SUBTARGET_PREDICATES" title='(anonymous namespace)::MAX_SUBTARGET_PREDICATES' data-ref="(anonymousnamespace)::MAX_SUBTARGET_PREDICATES" data-ref-filename="(anonymousnamespace)..MAX_SUBTARGET_PREDICATES">MAX_SUBTARGET_PREDICATES</dfn> = <var>44</var>;</td></tr>
<tr><th id="11">11</th><td><b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::PredicateBitset" title='(anonymous namespace)::PredicateBitset' data-type='llvm::PredicateBitsetImpl&lt;MAX_SUBTARGET_PREDICATES&gt;' data-ref="(anonymousnamespace)::PredicateBitset" data-ref-filename="(anonymousnamespace)..PredicateBitset">PredicateBitset</dfn> = <span class="namespace">llvm::</span><a class="type" href="../../../../llvm/include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::PredicateBitsetImpl" title='llvm::PredicateBitsetImpl' data-ref="llvm::PredicateBitsetImpl" data-ref-filename="llvm..PredicateBitsetImpl">PredicateBitsetImpl</a>&lt;<a class="ref" href="#(anonymousnamespace)::MAX_SUBTARGET_PREDICATES" title='(anonymous namespace)::MAX_SUBTARGET_PREDICATES' data-ref="(anonymousnamespace)::MAX_SUBTARGET_PREDICATES" data-ref-filename="(anonymousnamespace)..MAX_SUBTARGET_PREDICATES">MAX_SUBTARGET_PREDICATES</a>&gt;;</td></tr>
<tr><th id="12">12</th><td><u>#<span data-ppcond="9">endif</span> // ifdef GET_GLOBALISEL_PREDICATE_BITSET</u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifdef</span> <span class="macro" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_DECL">GET_GLOBALISEL_TEMPORARIES_DECL</span></u></td></tr>
<tr><th id="15">15</th><td>  <em>mutable</em> MatcherState State;</td></tr>
<tr><th id="16">16</th><td>  <b>typedef</b> ComplexRendererFns(MipsInstructionSelector::*ComplexMatcherMemFn)(MachineOperand &amp;) <em>const</em>;</td></tr>
<tr><th id="17">17</th><td>  <b>typedef</b> <em>void</em>(MipsInstructionSelector::*CustomRendererFn)(MachineInstrBuilder &amp;, <em>const</em> MachineInstr &amp;, <em>int</em>) <em>const</em>;</td></tr>
<tr><th id="18">18</th><td>  <em>const</em> ISelInfoTy&lt;PredicateBitset, ComplexMatcherMemFn, CustomRendererFn&gt; ISelInfo;</td></tr>
<tr><th id="19">19</th><td>  <em>static</em> MipsInstructionSelector::ComplexMatcherMemFn ComplexPredicateFns[];</td></tr>
<tr><th id="20">20</th><td>  <em>static</em> MipsInstructionSelector::CustomRendererFn CustomRenderers[];</td></tr>
<tr><th id="21">21</th><td>  <em>bool</em> testImmPredicate_I64(<em>unsigned</em> PredicateID, int64_t Imm) <em>const</em> override;</td></tr>
<tr><th id="22">22</th><td>  <em>bool</em> testImmPredicate_APInt(<em>unsigned</em> PredicateID, <em>const</em> APInt &amp;Imm) <em>const</em> override;</td></tr>
<tr><th id="23">23</th><td>  <em>bool</em> testImmPredicate_APFloat(<em>unsigned</em> PredicateID, <em>const</em> APFloat &amp;Imm) <em>const</em> override;</td></tr>
<tr><th id="24">24</th><td>  <em>const</em> int64_t *getMatchTable() <em>const</em> override;</td></tr>
<tr><th id="25">25</th><td>  <em>bool</em> testMIPredicate_MI(<em>unsigned</em> PredicateID, <em>const</em> MachineInstr &amp;MI, <em>const</em> std::array&lt;<em>const</em> MachineOperand *, <var>3</var>&gt; &amp;Operands) <em>const</em> override;</td></tr>
<tr><th id="26">26</th><td><u>#<span data-ppcond="14">endif</span> // ifdef GET_GLOBALISEL_TEMPORARIES_DECL</u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#<span data-ppcond="28">ifdef</span> <span class="macro" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_INIT">GET_GLOBALISEL_TEMPORARIES_INIT</span></u></td></tr>
<tr><th id="29">29</th><td>, State(<var>0</var>),</td></tr>
<tr><th id="30">30</th><td>ISelInfo(TypeObjects, NumTypeObjects, FeatureBitsets, ComplexPredicateFns, CustomRenderers)</td></tr>
<tr><th id="31">31</th><td><u>#<span data-ppcond="28">endif</span> // ifdef GET_GLOBALISEL_TEMPORARIES_INIT</u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="33">ifdef</span> <span class="macro" data-ref="_M/GET_GLOBALISEL_IMPL">GET_GLOBALISEL_IMPL</span></u></td></tr>
<tr><th id="34">34</th><td><i>// Bits for subtarget features that participate in instruction matching.</i></td></tr>
<tr><th id="35">35</th><td><b>enum</b> SubtargetFeatureBits : uint8_t {</td></tr>
<tr><th id="36">36</th><td>  Feature_HasMips2Bit = <var>7</var>,</td></tr>
<tr><th id="37">37</th><td>  Feature_HasMips3Bit = <var>17</var>,</td></tr>
<tr><th id="38">38</th><td>  Feature_HasMips4_32Bit = <var>27</var>,</td></tr>
<tr><th id="39">39</th><td>  Feature_NotMips4_32Bit = <var>28</var>,</td></tr>
<tr><th id="40">40</th><td>  Feature_HasMips4_32r2Bit = <var>18</var>,</td></tr>
<tr><th id="41">41</th><td>  Feature_HasMips32Bit = <var>3</var>,</td></tr>
<tr><th id="42">42</th><td>  Feature_HasMips32r2Bit = <var>6</var>,</td></tr>
<tr><th id="43">43</th><td>  Feature_HasMips32r6Bit = <var>29</var>,</td></tr>
<tr><th id="44">44</th><td>  Feature_NotMips32r6Bit = <var>4</var>,</td></tr>
<tr><th id="45">45</th><td>  Feature_IsGP64bitBit = <var>22</var>,</td></tr>
<tr><th id="46">46</th><td>  Feature_IsPTR64bitBit = <var>24</var>,</td></tr>
<tr><th id="47">47</th><td>  Feature_HasMips64Bit = <var>25</var>,</td></tr>
<tr><th id="48">48</th><td>  Feature_HasMips64r2Bit = <var>23</var>,</td></tr>
<tr><th id="49">49</th><td>  Feature_HasMips64r6Bit = <var>30</var>,</td></tr>
<tr><th id="50">50</th><td>  Feature_NotMips64r6Bit = <var>5</var>,</td></tr>
<tr><th id="51">51</th><td>  Feature_InMips16ModeBit = <var>31</var>,</td></tr>
<tr><th id="52">52</th><td>  Feature_NotInMips16ModeBit = <var>0</var>,</td></tr>
<tr><th id="53">53</th><td>  Feature_HasCnMipsBit = <var>26</var>,</td></tr>
<tr><th id="54">54</th><td>  Feature_NotCnMipsBit = <var>8</var>,</td></tr>
<tr><th id="55">55</th><td>  Feature_IsSym32Bit = <var>38</var>,</td></tr>
<tr><th id="56">56</th><td>  Feature_IsSym64Bit = <var>39</var>,</td></tr>
<tr><th id="57">57</th><td>  Feature_IsN64Bit = <var>40</var>,</td></tr>
<tr><th id="58">58</th><td>  Feature_RelocNotPICBit = <var>9</var>,</td></tr>
<tr><th id="59">59</th><td>  Feature_RelocPICBit = <var>37</var>,</td></tr>
<tr><th id="60">60</th><td>  Feature_NoNaNsFPMathBit = <var>21</var>,</td></tr>
<tr><th id="61">61</th><td>  Feature_UseAbsBit = <var>14</var>,</td></tr>
<tr><th id="62">62</th><td>  Feature_HasStdEncBit = <var>1</var>,</td></tr>
<tr><th id="63">63</th><td>  Feature_NotDSPBit = <var>11</var>,</td></tr>
<tr><th id="64">64</th><td>  Feature_InMicroMipsBit = <var>35</var>,</td></tr>
<tr><th id="65">65</th><td>  Feature_NotInMicroMipsBit = <var>2</var>,</td></tr>
<tr><th id="66">66</th><td>  Feature_IsLEBit = <var>42</var>,</td></tr>
<tr><th id="67">67</th><td>  Feature_IsBEBit = <var>43</var>,</td></tr>
<tr><th id="68">68</th><td>  Feature_IsNotNaClBit = <var>19</var>,</td></tr>
<tr><th id="69">69</th><td>  Feature_HasEVABit = <var>36</var>,</td></tr>
<tr><th id="70">70</th><td>  Feature_HasMSABit = <var>34</var>,</td></tr>
<tr><th id="71">71</th><td>  Feature_HasMadd4Bit = <var>20</var>,</td></tr>
<tr><th id="72">72</th><td>  Feature_UseIndirectJumpsHazardBit = <var>12</var>,</td></tr>
<tr><th id="73">73</th><td>  Feature_NoIndirectJumpGuardsBit = <var>10</var>,</td></tr>
<tr><th id="74">74</th><td>  Feature_AllowFPOpFusionBit = <var>41</var>,</td></tr>
<tr><th id="75">75</th><td>  Feature_IsFP64bitBit = <var>16</var>,</td></tr>
<tr><th id="76">76</th><td>  Feature_NotFP64bitBit = <var>15</var>,</td></tr>
<tr><th id="77">77</th><td>  Feature_IsNotSoftFloatBit = <var>13</var>,</td></tr>
<tr><th id="78">78</th><td>  Feature_HasDSPBit = <var>32</var>,</td></tr>
<tr><th id="79">79</th><td>  Feature_HasDSPR2Bit = <var>33</var>,</td></tr>
<tr><th id="80">80</th><td>};</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>PredicateBitset MipsInstructionSelector::</td></tr>
<tr><th id="83">83</th><td>computeAvailableModuleFeatures(<em>const</em> MipsSubtarget *Subtarget) <em>const</em> {</td></tr>
<tr><th id="84">84</th><td>  PredicateBitset Features;</td></tr>
<tr><th id="85">85</th><td>  <b>if</b> (Subtarget-&gt;hasMips2())</td></tr>
<tr><th id="86">86</th><td>    Features.set(Feature_HasMips2Bit);</td></tr>
<tr><th id="87">87</th><td>  <b>if</b> (Subtarget-&gt;hasMips3())</td></tr>
<tr><th id="88">88</th><td>    Features.set(Feature_HasMips3Bit);</td></tr>
<tr><th id="89">89</th><td>  <b>if</b> (Subtarget-&gt;hasMips4_32())</td></tr>
<tr><th id="90">90</th><td>    Features.set(Feature_HasMips4_32Bit);</td></tr>
<tr><th id="91">91</th><td>  <b>if</b> (!Subtarget-&gt;hasMips4_32())</td></tr>
<tr><th id="92">92</th><td>    Features.set(Feature_NotMips4_32Bit);</td></tr>
<tr><th id="93">93</th><td>  <b>if</b> (Subtarget-&gt;hasMips4_32r2())</td></tr>
<tr><th id="94">94</th><td>    Features.set(Feature_HasMips4_32r2Bit);</td></tr>
<tr><th id="95">95</th><td>  <b>if</b> (Subtarget-&gt;hasMips32())</td></tr>
<tr><th id="96">96</th><td>    Features.set(Feature_HasMips32Bit);</td></tr>
<tr><th id="97">97</th><td>  <b>if</b> (Subtarget-&gt;hasMips32r2())</td></tr>
<tr><th id="98">98</th><td>    Features.set(Feature_HasMips32r2Bit);</td></tr>
<tr><th id="99">99</th><td>  <b>if</b> (Subtarget-&gt;hasMips32r6())</td></tr>
<tr><th id="100">100</th><td>    Features.set(Feature_HasMips32r6Bit);</td></tr>
<tr><th id="101">101</th><td>  <b>if</b> (!Subtarget-&gt;hasMips32r6())</td></tr>
<tr><th id="102">102</th><td>    Features.set(Feature_NotMips32r6Bit);</td></tr>
<tr><th id="103">103</th><td>  <b>if</b> (Subtarget-&gt;isGP64bit())</td></tr>
<tr><th id="104">104</th><td>    Features.set(Feature_IsGP64bitBit);</td></tr>
<tr><th id="105">105</th><td>  <b>if</b> (Subtarget-&gt;isABI_N64())</td></tr>
<tr><th id="106">106</th><td>    Features.set(Feature_IsPTR64bitBit);</td></tr>
<tr><th id="107">107</th><td>  <b>if</b> (Subtarget-&gt;hasMips64())</td></tr>
<tr><th id="108">108</th><td>    Features.set(Feature_HasMips64Bit);</td></tr>
<tr><th id="109">109</th><td>  <b>if</b> (Subtarget-&gt;hasMips64r2())</td></tr>
<tr><th id="110">110</th><td>    Features.set(Feature_HasMips64r2Bit);</td></tr>
<tr><th id="111">111</th><td>  <b>if</b> (Subtarget-&gt;hasMips64r6())</td></tr>
<tr><th id="112">112</th><td>    Features.set(Feature_HasMips64r6Bit);</td></tr>
<tr><th id="113">113</th><td>  <b>if</b> (!Subtarget-&gt;hasMips64r6())</td></tr>
<tr><th id="114">114</th><td>    Features.set(Feature_NotMips64r6Bit);</td></tr>
<tr><th id="115">115</th><td>  <b>if</b> (Subtarget-&gt;inMips16Mode())</td></tr>
<tr><th id="116">116</th><td>    Features.set(Feature_InMips16ModeBit);</td></tr>
<tr><th id="117">117</th><td>  <b>if</b> (!Subtarget-&gt;inMips16Mode())</td></tr>
<tr><th id="118">118</th><td>    Features.set(Feature_NotInMips16ModeBit);</td></tr>
<tr><th id="119">119</th><td>  <b>if</b> (Subtarget-&gt;hasCnMips())</td></tr>
<tr><th id="120">120</th><td>    Features.set(Feature_HasCnMipsBit);</td></tr>
<tr><th id="121">121</th><td>  <b>if</b> (!Subtarget-&gt;hasCnMips())</td></tr>
<tr><th id="122">122</th><td>    Features.set(Feature_NotCnMipsBit);</td></tr>
<tr><th id="123">123</th><td>  <b>if</b> (Subtarget-&gt;hasSym32())</td></tr>
<tr><th id="124">124</th><td>    Features.set(Feature_IsSym32Bit);</td></tr>
<tr><th id="125">125</th><td>  <b>if</b> (!Subtarget-&gt;hasSym32())</td></tr>
<tr><th id="126">126</th><td>    Features.set(Feature_IsSym64Bit);</td></tr>
<tr><th id="127">127</th><td>  <b>if</b> (Subtarget-&gt;isABI_N64())</td></tr>
<tr><th id="128">128</th><td>    Features.set(Feature_IsN64Bit);</td></tr>
<tr><th id="129">129</th><td>  <b>if</b> (!TM.isPositionIndependent())</td></tr>
<tr><th id="130">130</th><td>    Features.set(Feature_RelocNotPICBit);</td></tr>
<tr><th id="131">131</th><td>  <b>if</b> (TM.isPositionIndependent())</td></tr>
<tr><th id="132">132</th><td>    Features.set(Feature_RelocPICBit);</td></tr>
<tr><th id="133">133</th><td>  <b>if</b> (TM.Options.NoNaNsFPMath)</td></tr>
<tr><th id="134">134</th><td>    Features.set(Feature_NoNaNsFPMathBit);</td></tr>
<tr><th id="135">135</th><td>  <b>if</b> (Subtarget-&gt;inAbs2008Mode() ||TM.Options.NoNaNsFPMath)</td></tr>
<tr><th id="136">136</th><td>    Features.set(Feature_UseAbsBit);</td></tr>
<tr><th id="137">137</th><td>  <b>if</b> (Subtarget-&gt;hasStandardEncoding())</td></tr>
<tr><th id="138">138</th><td>    Features.set(Feature_HasStdEncBit);</td></tr>
<tr><th id="139">139</th><td>  <b>if</b> (!Subtarget-&gt;hasDSP())</td></tr>
<tr><th id="140">140</th><td>    Features.set(Feature_NotDSPBit);</td></tr>
<tr><th id="141">141</th><td>  <b>if</b> (Subtarget-&gt;inMicroMipsMode())</td></tr>
<tr><th id="142">142</th><td>    Features.set(Feature_InMicroMipsBit);</td></tr>
<tr><th id="143">143</th><td>  <b>if</b> (!Subtarget-&gt;inMicroMipsMode())</td></tr>
<tr><th id="144">144</th><td>    Features.set(Feature_NotInMicroMipsBit);</td></tr>
<tr><th id="145">145</th><td>  <b>if</b> (Subtarget-&gt;isLittle())</td></tr>
<tr><th id="146">146</th><td>    Features.set(Feature_IsLEBit);</td></tr>
<tr><th id="147">147</th><td>  <b>if</b> (!Subtarget-&gt;isLittle())</td></tr>
<tr><th id="148">148</th><td>    Features.set(Feature_IsBEBit);</td></tr>
<tr><th id="149">149</th><td>  <b>if</b> (!Subtarget-&gt;isTargetNaCl())</td></tr>
<tr><th id="150">150</th><td>    Features.set(Feature_IsNotNaClBit);</td></tr>
<tr><th id="151">151</th><td>  <b>if</b> (Subtarget-&gt;hasEVA())</td></tr>
<tr><th id="152">152</th><td>    Features.set(Feature_HasEVABit);</td></tr>
<tr><th id="153">153</th><td>  <b>if</b> (Subtarget-&gt;hasMSA())</td></tr>
<tr><th id="154">154</th><td>    Features.set(Feature_HasMSABit);</td></tr>
<tr><th id="155">155</th><td>  <b>if</b> (!Subtarget-&gt;disableMadd4())</td></tr>
<tr><th id="156">156</th><td>    Features.set(Feature_HasMadd4Bit);</td></tr>
<tr><th id="157">157</th><td>  <b>if</b> (Subtarget-&gt;useIndirectJumpsHazard())</td></tr>
<tr><th id="158">158</th><td>    Features.set(Feature_UseIndirectJumpsHazardBit);</td></tr>
<tr><th id="159">159</th><td>  <b>if</b> (!Subtarget-&gt;useIndirectJumpsHazard())</td></tr>
<tr><th id="160">160</th><td>    Features.set(Feature_NoIndirectJumpGuardsBit);</td></tr>
<tr><th id="161">161</th><td>  <b>if</b> (TM.Options.AllowFPOpFusion == FPOpFusion::Fast)</td></tr>
<tr><th id="162">162</th><td>    Features.set(Feature_AllowFPOpFusionBit);</td></tr>
<tr><th id="163">163</th><td>  <b>if</b> (Subtarget-&gt;isFP64bit())</td></tr>
<tr><th id="164">164</th><td>    Features.set(Feature_IsFP64bitBit);</td></tr>
<tr><th id="165">165</th><td>  <b>if</b> (!Subtarget-&gt;isFP64bit())</td></tr>
<tr><th id="166">166</th><td>    Features.set(Feature_NotFP64bitBit);</td></tr>
<tr><th id="167">167</th><td>  <b>if</b> (!Subtarget-&gt;useSoftFloat())</td></tr>
<tr><th id="168">168</th><td>    Features.set(Feature_IsNotSoftFloatBit);</td></tr>
<tr><th id="169">169</th><td>  <b>if</b> (Subtarget-&gt;hasDSP())</td></tr>
<tr><th id="170">170</th><td>    Features.set(Feature_HasDSPBit);</td></tr>
<tr><th id="171">171</th><td>  <b>if</b> (Subtarget-&gt;hasDSPR2())</td></tr>
<tr><th id="172">172</th><td>    Features.set(Feature_HasDSPR2Bit);</td></tr>
<tr><th id="173">173</th><td>  <b>return</b> Features;</td></tr>
<tr><th id="174">174</th><td>}</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><em>void</em> MipsInstructionSelector::setupGeneratedPerFunctionState(MachineFunction &amp;MF) {</td></tr>
<tr><th id="177">177</th><td>  AvailableFunctionFeatures = computeAvailableFunctionFeatures((<em>const</em> MipsSubtarget *)&amp;MF.getSubtarget(), &amp;MF);</td></tr>
<tr><th id="178">178</th><td>}</td></tr>
<tr><th id="179">179</th><td>PredicateBitset MipsInstructionSelector::</td></tr>
<tr><th id="180">180</th><td>computeAvailableFunctionFeatures(<em>const</em> MipsSubtarget *Subtarget, <em>const</em> MachineFunction *MF) <em>const</em> {</td></tr>
<tr><th id="181">181</th><td>  PredicateBitset Features;</td></tr>
<tr><th id="182">182</th><td>  <b>return</b> Features;</td></tr>
<tr><th id="183">183</th><td>}</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><i>// LLT Objects.</i></td></tr>
<tr><th id="186">186</th><td><b>enum</b> {</td></tr>
<tr><th id="187">187</th><td>  GILLT_s16,</td></tr>
<tr><th id="188">188</th><td>  GILLT_s32,</td></tr>
<tr><th id="189">189</th><td>  GILLT_s64,</td></tr>
<tr><th id="190">190</th><td>  GILLT_v2s16,</td></tr>
<tr><th id="191">191</th><td>  GILLT_v2s64,</td></tr>
<tr><th id="192">192</th><td>  GILLT_v4s8,</td></tr>
<tr><th id="193">193</th><td>  GILLT_v4s32,</td></tr>
<tr><th id="194">194</th><td>  GILLT_v8s16,</td></tr>
<tr><th id="195">195</th><td>  GILLT_v16s8,</td></tr>
<tr><th id="196">196</th><td>};</td></tr>
<tr><th id="197">197</th><td><em>const</em> <em>static</em> size_t NumTypeObjects = <var>9</var>;</td></tr>
<tr><th id="198">198</th><td><em>const</em> <em>static</em> LLT TypeObjects[] = {</td></tr>
<tr><th id="199">199</th><td>  LLT::scalar(<var>16</var>),</td></tr>
<tr><th id="200">200</th><td>  LLT::scalar(<var>32</var>),</td></tr>
<tr><th id="201">201</th><td>  LLT::scalar(<var>64</var>),</td></tr>
<tr><th id="202">202</th><td>  LLT::vector(<var>2</var>, <var>16</var>),</td></tr>
<tr><th id="203">203</th><td>  LLT::vector(<var>2</var>, <var>64</var>),</td></tr>
<tr><th id="204">204</th><td>  LLT::vector(<var>4</var>, <var>8</var>),</td></tr>
<tr><th id="205">205</th><td>  LLT::vector(<var>4</var>, <var>32</var>),</td></tr>
<tr><th id="206">206</th><td>  LLT::vector(<var>8</var>, <var>16</var>),</td></tr>
<tr><th id="207">207</th><td>  LLT::vector(<var>16</var>, <var>8</var>),</td></tr>
<tr><th id="208">208</th><td>};</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><i>// Feature bitsets.</i></td></tr>
<tr><th id="211">211</th><td><b>enum</b> {</td></tr>
<tr><th id="212">212</th><td>  GIFBS_Invalid,</td></tr>
<tr><th id="213">213</th><td>  GIFBS_HasCnMips,</td></tr>
<tr><th id="214">214</th><td>  GIFBS_HasDSP,</td></tr>
<tr><th id="215">215</th><td>  GIFBS_HasDSPR2,</td></tr>
<tr><th id="216">216</th><td>  GIFBS_HasMSA,</td></tr>
<tr><th id="217">217</th><td>  GIFBS_InMicroMips,</td></tr>
<tr><th id="218">218</th><td>  GIFBS_InMips16Mode,</td></tr>
<tr><th id="219">219</th><td>  GIFBS_IsFP64bit,</td></tr>
<tr><th id="220">220</th><td>  GIFBS_NotFP64bit,</td></tr>
<tr><th id="221">221</th><td>  GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="222">222</th><td>  GIFBS_HasDSP_NotInMicroMips,</td></tr>
<tr><th id="223">223</th><td>  GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="224">224</th><td>  GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="225">225</th><td>  GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="226">226</th><td>  GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="227">227</th><td>  GIFBS_HasMips32r6_HasStdEnc,</td></tr>
<tr><th id="228">228</th><td>  GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="229">229</th><td>  GIFBS_HasMips64r2_HasStdEnc,</td></tr>
<tr><th id="230">230</th><td>  GIFBS_HasMips64r6_HasStdEnc,</td></tr>
<tr><th id="231">231</th><td>  GIFBS_HasStdEnc_IsNotSoftFloat,</td></tr>
<tr><th id="232">232</th><td>  GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="233">233</th><td>  GIFBS_HasStdEnc_NotMips4_32,</td></tr>
<tr><th id="234">234</th><td>  GIFBS_InMicroMips_IsFP64bit,</td></tr>
<tr><th id="235">235</th><td>  GIFBS_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="236">236</th><td>  GIFBS_InMicroMips_NotFP64bit,</td></tr>
<tr><th id="237">237</th><td>  GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="238">238</th><td>  GIFBS_IsGP64bit_NotInMips16Mode,</td></tr>
<tr><th id="239">239</th><td>  GIFBS_AllowFPOpFusion_HasMSA_HasStdEnc,</td></tr>
<tr><th id="240">240</th><td>  GIFBS_HasMSA_HasMips64_HasStdEnc,</td></tr>
<tr><th id="241">241</th><td>  GIFBS_HasMips3_HasStdEnc_IsGP64bit,</td></tr>
<tr><th id="242">242</th><td>  GIFBS_HasMips3_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="243">243</th><td>  GIFBS_HasMips32r2_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="244">244</th><td>  GIFBS_HasMips32r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="245">245</th><td>  GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="246">246</th><td>  GIFBS_HasMips64r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="247">247</th><td>  GIFBS_HasStdEnc_IsFP64bit_NotInMicroMips,</td></tr>
<tr><th id="248">248</th><td>  GIFBS_HasStdEnc_IsFP64bit_NotMips4_32,</td></tr>
<tr><th id="249">249</th><td>  GIFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="250">250</th><td>  GIFBS_HasStdEnc_NotFP64bit_NotInMicroMips,</td></tr>
<tr><th id="251">251</th><td>  GIFBS_HasStdEnc_NotFP64bit_NotMips4_32,</td></tr>
<tr><th id="252">252</th><td>  GIFBS_HasStdEnc_NotInMicroMips_RelocNotPIC,</td></tr>
<tr><th id="253">253</th><td>  GIFBS_InMicroMips_IsFP64bit_IsNotSoftFloat,</td></tr>
<tr><th id="254">254</th><td>  GIFBS_InMicroMips_IsNotSoftFloat_NotFP64bit,</td></tr>
<tr><th id="255">255</th><td>  GIFBS_InMicroMips_IsNotSoftFloat_UseAbs,</td></tr>
<tr><th id="256">256</th><td>  GIFBS_InMicroMips_NotFP64bit_NotMips32r6,</td></tr>
<tr><th id="257">257</th><td>  GIFBS_InMicroMips_NotMips32r6_RelocNotPIC,</td></tr>
<tr><th id="258">258</th><td>  GIFBS_InMicroMips_NotMips32r6_RelocPIC,</td></tr>
<tr><th id="259">259</th><td>  GIFBS_IsFP64bit_IsNotSoftFloat_NotInMips16Mode,</td></tr>
<tr><th id="260">260</th><td>  GIFBS_IsNotSoftFloat_NotFP64bit_NotInMips16Mode,</td></tr>
<tr><th id="261">261</th><td>  GIFBS_HasMips2_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="262">262</th><td>  GIFBS_HasMips3_HasStdEnc_IsGP64bit_NotInMicroMips,</td></tr>
<tr><th id="263">263</th><td>  GIFBS_HasMips3_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="264">264</th><td>  GIFBS_HasMips32r6_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="265">265</th><td>  GIFBS_HasMips4_32_HasStdEnc_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="266">266</th><td>  GIFBS_HasMips64r2_HasStdEnc_IsGP64bit_NotInMicroMips,</td></tr>
<tr><th id="267">267</th><td>  GIFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="268">268</th><td>  GIFBS_HasStdEnc_IsNotSoftFloat_NotFP64bit_NotInMicroMips,</td></tr>
<tr><th id="269">269</th><td>  GIFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips_UseAbs,</td></tr>
<tr><th id="270">270</th><td>  GIFBS_HasMips2_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="271">271</th><td>  GIFBS_HasMips2_HasStdEnc_IsNotSoftFloat_NotFP64bit_NotInMicroMips,</td></tr>
<tr><th id="272">272</th><td>  GIFBS_HasMips32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="273">273</th><td>  GIFBS_HasMips4_32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="274">274</th><td>  GIFBS_HasMips64_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips64r6,</td></tr>
<tr><th id="275">275</th><td>  GIFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips_UseAbs,</td></tr>
<tr><th id="276">276</th><td>  GIFBS_HasStdEnc_IsNotSoftFloat_NotFP64bit_NotInMicroMips_UseAbs,</td></tr>
<tr><th id="277">277</th><td>  GIFBS_HasMadd4_InMicroMips_InMicroMips_NoNaNsFPMath_NotMips32r6_NotMips32r6,</td></tr>
<tr><th id="278">278</th><td>  GIFBS_HasMips4_32_HasStdEnc_IsFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="279">279</th><td>  GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="280">280</th><td>  GIFBS_HasMips4_32_HasStdEnc_NotFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="281">281</th><td>  GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_IsNotSoftFloat_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="282">282</th><td>  GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_NoNaNsFPMath_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="283">283</th><td>  GIFBS_HasMadd4_InMicroMips_InMicroMips_NoNaNsFPMath_NotFP64bit_NotMips32r6_NotMips32r6,</td></tr>
<tr><th id="284">284</th><td>  GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="285">285</th><td>  GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_IsFP64bit_NoNaNsFPMath_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="286">286</th><td>  GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_IsNotSoftFloat_NotFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="287">287</th><td>  GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_NoNaNsFPMath_NotFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="288">288</th><td>};</td></tr>
<tr><th id="289">289</th><td><em>const</em> <em>static</em> PredicateBitset FeatureBitsets[] {</td></tr>
<tr><th id="290">290</th><td>  {}, <i>// GIFBS_Invalid</i></td></tr>
<tr><th id="291">291</th><td>  {Feature_HasCnMipsBit, },</td></tr>
<tr><th id="292">292</th><td>  {Feature_HasDSPBit, },</td></tr>
<tr><th id="293">293</th><td>  {Feature_HasDSPR2Bit, },</td></tr>
<tr><th id="294">294</th><td>  {Feature_HasMSABit, },</td></tr>
<tr><th id="295">295</th><td>  {Feature_InMicroMipsBit, },</td></tr>
<tr><th id="296">296</th><td>  {Feature_InMips16ModeBit, },</td></tr>
<tr><th id="297">297</th><td>  {Feature_IsFP64bitBit, },</td></tr>
<tr><th id="298">298</th><td>  {Feature_NotFP64bitBit, },</td></tr>
<tr><th id="299">299</th><td>  {Feature_HasDSPBit, Feature_InMicroMipsBit, },</td></tr>
<tr><th id="300">300</th><td>  {Feature_HasDSPBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="301">301</th><td>  {Feature_HasDSPR2Bit, Feature_InMicroMipsBit, },</td></tr>
<tr><th id="302">302</th><td>  {Feature_HasMSABit, Feature_HasStdEncBit, },</td></tr>
<tr><th id="303">303</th><td>  {Feature_HasMSABit, Feature_IsBEBit, },</td></tr>
<tr><th id="304">304</th><td>  {Feature_HasMSABit, Feature_IsLEBit, },</td></tr>
<tr><th id="305">305</th><td>  {Feature_HasMips32r6Bit, Feature_HasStdEncBit, },</td></tr>
<tr><th id="306">306</th><td>  {Feature_HasMips32r6Bit, Feature_InMicroMipsBit, },</td></tr>
<tr><th id="307">307</th><td>  {Feature_HasMips64r2Bit, Feature_HasStdEncBit, },</td></tr>
<tr><th id="308">308</th><td>  {Feature_HasMips64r6Bit, Feature_HasStdEncBit, },</td></tr>
<tr><th id="309">309</th><td>  {Feature_HasStdEncBit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="310">310</th><td>  {Feature_HasStdEncBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="311">311</th><td>  {Feature_HasStdEncBit, Feature_NotMips4_32Bit, },</td></tr>
<tr><th id="312">312</th><td>  {Feature_InMicroMipsBit, Feature_IsFP64bitBit, },</td></tr>
<tr><th id="313">313</th><td>  {Feature_InMicroMipsBit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="314">314</th><td>  {Feature_InMicroMipsBit, Feature_NotFP64bitBit, },</td></tr>
<tr><th id="315">315</th><td>  {Feature_InMicroMipsBit, Feature_NotMips32r6Bit, },</td></tr>
<tr><th id="316">316</th><td>  {Feature_IsGP64bitBit, Feature_NotInMips16ModeBit, },</td></tr>
<tr><th id="317">317</th><td>  {Feature_AllowFPOpFusionBit, Feature_HasMSABit, Feature_HasStdEncBit, },</td></tr>
<tr><th id="318">318</th><td>  {Feature_HasMSABit, Feature_HasMips64Bit, Feature_HasStdEncBit, },</td></tr>
<tr><th id="319">319</th><td>  {Feature_HasMips3Bit, Feature_HasStdEncBit, Feature_IsGP64bitBit, },</td></tr>
<tr><th id="320">320</th><td>  {Feature_HasMips3Bit, Feature_HasStdEncBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="321">321</th><td>  {Feature_HasMips32r2Bit, Feature_HasStdEncBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="322">322</th><td>  {Feature_HasMips32r6Bit, Feature_HasStdEncBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="323">323</th><td>  {Feature_HasMips32r6Bit, Feature_InMicroMipsBit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="324">324</th><td>  {Feature_HasMips64r6Bit, Feature_HasStdEncBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="325">325</th><td>  {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="326">326</th><td>  {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_NotMips4_32Bit, },</td></tr>
<tr><th id="327">327</th><td>  {Feature_HasStdEncBit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="328">328</th><td>  {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="329">329</th><td>  {Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_NotMips4_32Bit, },</td></tr>
<tr><th id="330">330</th><td>  {Feature_HasStdEncBit, Feature_NotInMicroMipsBit, Feature_RelocNotPICBit, },</td></tr>
<tr><th id="331">331</th><td>  {Feature_InMicroMipsBit, Feature_IsFP64bitBit, Feature_IsNotSoftFloatBit, },</td></tr>
<tr><th id="332">332</th><td>  {Feature_InMicroMipsBit, Feature_IsNotSoftFloatBit, Feature_NotFP64bitBit, },</td></tr>
<tr><th id="333">333</th><td>  {Feature_InMicroMipsBit, Feature_IsNotSoftFloatBit, Feature_UseAbsBit, },</td></tr>
<tr><th id="334">334</th><td>  {Feature_InMicroMipsBit, Feature_NotFP64bitBit, Feature_NotMips32r6Bit, },</td></tr>
<tr><th id="335">335</th><td>  {Feature_InMicroMipsBit, Feature_NotMips32r6Bit, Feature_RelocNotPICBit, },</td></tr>
<tr><th id="336">336</th><td>  {Feature_InMicroMipsBit, Feature_NotMips32r6Bit, Feature_RelocPICBit, },</td></tr>
<tr><th id="337">337</th><td>  {Feature_IsFP64bitBit, Feature_IsNotSoftFloatBit, Feature_NotInMips16ModeBit, },</td></tr>
<tr><th id="338">338</th><td>  {Feature_IsNotSoftFloatBit, Feature_NotFP64bitBit, Feature_NotInMips16ModeBit, },</td></tr>
<tr><th id="339">339</th><td>  {Feature_HasMips2Bit, Feature_HasStdEncBit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="340">340</th><td>  {Feature_HasMips3Bit, Feature_HasStdEncBit, Feature_IsGP64bitBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="341">341</th><td>  {Feature_HasMips3Bit, Feature_HasStdEncBit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="342">342</th><td>  {Feature_HasMips32r6Bit, Feature_HasStdEncBit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="343">343</th><td>  {Feature_HasMips4_32Bit, Feature_HasStdEncBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, },</td></tr>
<tr><th id="344">344</th><td>  {Feature_HasMips64r2Bit, Feature_HasStdEncBit, Feature_IsGP64bitBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="345">345</th><td>  {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="346">346</th><td>  {Feature_HasStdEncBit, Feature_IsNotSoftFloatBit, Feature_NotFP64bitBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="347">347</th><td>  {Feature_HasStdEncBit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, Feature_UseAbsBit, },</td></tr>
<tr><th id="348">348</th><td>  {Feature_HasMips2Bit, Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="349">349</th><td>  {Feature_HasMips2Bit, Feature_HasStdEncBit, Feature_IsNotSoftFloatBit, Feature_NotFP64bitBit, Feature_NotInMicroMipsBit, },</td></tr>
<tr><th id="350">350</th><td>  {Feature_HasMips32Bit, Feature_HasStdEncBit, Feature_NotInMicroMipsBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, },</td></tr>
<tr><th id="351">351</th><td>  {Feature_HasMips4_32Bit, Feature_HasStdEncBit, Feature_NotInMicroMipsBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, },</td></tr>
<tr><th id="352">352</th><td>  {Feature_HasMips64Bit, Feature_HasStdEncBit, Feature_IsGP64bitBit, Feature_NotInMicroMipsBit, Feature_NotMips64r6Bit, },</td></tr>
<tr><th id="353">353</th><td>  {Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, Feature_UseAbsBit, },</td></tr>
<tr><th id="354">354</th><td>  {Feature_HasStdEncBit, Feature_IsNotSoftFloatBit, Feature_NotFP64bitBit, Feature_NotInMicroMipsBit, Feature_UseAbsBit, },</td></tr>
<tr><th id="355">355</th><td>  {Feature_HasMadd4Bit, Feature_InMicroMipsBit, Feature_InMicroMipsBit, Feature_NoNaNsFPMathBit, Feature_NotMips32r6Bit, Feature_NotMips32r6Bit, },</td></tr>
<tr><th id="356">356</th><td>  {Feature_HasMips4_32Bit, Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_NotInMicroMipsBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, },</td></tr>
<tr><th id="357">357</th><td>  {Feature_HasMips4_32Bit, Feature_HasStdEncBit, Feature_IsGP64bitBit, Feature_NotInMicroMipsBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, },</td></tr>
<tr><th id="358">358</th><td>  {Feature_HasMips4_32Bit, Feature_HasStdEncBit, Feature_NotFP64bitBit, Feature_NotInMicroMipsBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, },</td></tr>
<tr><th id="359">359</th><td>  {Feature_HasMadd4Bit, Feature_HasMips4_32r2Bit, Feature_HasStdEncBit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, },</td></tr>
<tr><th id="360">360</th><td>  {Feature_HasMadd4Bit, Feature_HasMips4_32r2Bit, Feature_HasStdEncBit, Feature_NoNaNsFPMathBit, Feature_NotInMicroMipsBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, },</td></tr>
<tr><th id="361">361</th><td>  {Feature_HasMadd4Bit, Feature_InMicroMipsBit, Feature_InMicroMipsBit, Feature_NoNaNsFPMathBit, Feature_NotFP64bitBit, Feature_NotMips32r6Bit, Feature_NotMips32r6Bit, },</td></tr>
<tr><th id="362">362</th><td>  {Feature_HasMadd4Bit, Feature_HasMips4_32r2Bit, Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_IsNotSoftFloatBit, Feature_NotInMicroMipsBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, },</td></tr>
<tr><th id="363">363</th><td>  {Feature_HasMadd4Bit, Feature_HasMips4_32r2Bit, Feature_HasStdEncBit, Feature_IsFP64bitBit, Feature_NoNaNsFPMathBit, Feature_NotInMicroMipsBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, },</td></tr>
<tr><th id="364">364</th><td>  {Feature_HasMadd4Bit, Feature_HasMips4_32r2Bit, Feature_HasStdEncBit, Feature_IsNotSoftFloatBit, Feature_NotFP64bitBit, Feature_NotInMicroMipsBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, },</td></tr>
<tr><th id="365">365</th><td>  {Feature_HasMadd4Bit, Feature_HasMips4_32r2Bit, Feature_HasStdEncBit, Feature_NoNaNsFPMathBit, Feature_NotFP64bitBit, Feature_NotInMicroMipsBit, Feature_NotMips32r6Bit, Feature_NotMips64r6Bit, },</td></tr>
<tr><th id="366">366</th><td>};</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><i>// ComplexPattern predicates.</i></td></tr>
<tr><th id="369">369</th><td><b>enum</b> {</td></tr>
<tr><th id="370">370</th><td>  GICP_Invalid,</td></tr>
<tr><th id="371">371</th><td>};</td></tr>
<tr><th id="372">372</th><td><i>// See constructor for table contents</i></td></tr>
<tr><th id="373">373</th><td><i></i></td></tr>
<tr><th id="374">374</th><td><i>// PatFrag predicates.</i></td></tr>
<tr><th id="375">375</th><td><b>enum</b> {</td></tr>
<tr><th id="376">376</th><td>  GIPFP_I64_Predicate_immLi16 = GIPFP_I64_Invalid + <var>1</var>,</td></tr>
<tr><th id="377">377</th><td>  GIPFP_I64_Predicate_immSExt10,</td></tr>
<tr><th id="378">378</th><td>  GIPFP_I64_Predicate_immSExt6,</td></tr>
<tr><th id="379">379</th><td>  GIPFP_I64_Predicate_immSExtAddiur2,</td></tr>
<tr><th id="380">380</th><td>  GIPFP_I64_Predicate_immSExtAddius5,</td></tr>
<tr><th id="381">381</th><td>  GIPFP_I64_Predicate_immZExt1,</td></tr>
<tr><th id="382">382</th><td>  GIPFP_I64_Predicate_immZExt10,</td></tr>
<tr><th id="383">383</th><td>  GIPFP_I64_Predicate_immZExt1Ptr,</td></tr>
<tr><th id="384">384</th><td>  GIPFP_I64_Predicate_immZExt2,</td></tr>
<tr><th id="385">385</th><td>  GIPFP_I64_Predicate_immZExt2Lsa,</td></tr>
<tr><th id="386">386</th><td>  GIPFP_I64_Predicate_immZExt2Ptr,</td></tr>
<tr><th id="387">387</th><td>  GIPFP_I64_Predicate_immZExt2Shift,</td></tr>
<tr><th id="388">388</th><td>  GIPFP_I64_Predicate_immZExt3,</td></tr>
<tr><th id="389">389</th><td>  GIPFP_I64_Predicate_immZExt3Ptr,</td></tr>
<tr><th id="390">390</th><td>  GIPFP_I64_Predicate_immZExt4,</td></tr>
<tr><th id="391">391</th><td>  GIPFP_I64_Predicate_immZExt4Ptr,</td></tr>
<tr><th id="392">392</th><td>  GIPFP_I64_Predicate_immZExt5,</td></tr>
<tr><th id="393">393</th><td>  GIPFP_I64_Predicate_immZExt5_64,</td></tr>
<tr><th id="394">394</th><td>  GIPFP_I64_Predicate_immZExt6,</td></tr>
<tr><th id="395">395</th><td>  GIPFP_I64_Predicate_immZExt8,</td></tr>
<tr><th id="396">396</th><td>  GIPFP_I64_Predicate_immZExtAndi16,</td></tr>
<tr><th id="397">397</th><td>  GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="398">398</th><td>  GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="399">399</th><td>  GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="400">400</th><td>  GIPFP_I64_Predicate_timmSExt6,</td></tr>
<tr><th id="401">401</th><td>  GIPFP_I64_Predicate_timmZExt1,</td></tr>
<tr><th id="402">402</th><td>  GIPFP_I64_Predicate_timmZExt10,</td></tr>
<tr><th id="403">403</th><td>  GIPFP_I64_Predicate_timmZExt1Ptr,</td></tr>
<tr><th id="404">404</th><td>  GIPFP_I64_Predicate_timmZExt2,</td></tr>
<tr><th id="405">405</th><td>  GIPFP_I64_Predicate_timmZExt2Ptr,</td></tr>
<tr><th id="406">406</th><td>  GIPFP_I64_Predicate_timmZExt3,</td></tr>
<tr><th id="407">407</th><td>  GIPFP_I64_Predicate_timmZExt3Ptr,</td></tr>
<tr><th id="408">408</th><td>  GIPFP_I64_Predicate_timmZExt4,</td></tr>
<tr><th id="409">409</th><td>  GIPFP_I64_Predicate_timmZExt4Ptr,</td></tr>
<tr><th id="410">410</th><td>  GIPFP_I64_Predicate_timmZExt5,</td></tr>
<tr><th id="411">411</th><td>  GIPFP_I64_Predicate_timmZExt6,</td></tr>
<tr><th id="412">412</th><td>  GIPFP_I64_Predicate_timmZExt8,</td></tr>
<tr><th id="413">413</th><td>};</td></tr>
<tr><th id="414">414</th><td><em>bool</em> MipsInstructionSelector::testImmPredicate_I64(<em>unsigned</em> PredicateID, int64_t Imm) <em>const</em> {</td></tr>
<tr><th id="415">415</th><td>  <b>switch</b> (PredicateID) {</td></tr>
<tr><th id="416">416</th><td>  <b>case</b> GIPFP_I64_Predicate_immLi16: {</td></tr>
<tr><th id="417">417</th><td>    <b>return</b> Imm &gt;= -<var>1</var> &amp;&amp; Imm &lt;= <var>126</var>;</td></tr>
<tr><th id="418">418</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="419">419</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="420">420</th><td>  }</td></tr>
<tr><th id="421">421</th><td>  <b>case</b> GIPFP_I64_Predicate_immSExt10: {</td></tr>
<tr><th id="422">422</th><td>    <b>return</b> isInt&lt;<var>10</var>&gt;(Imm);</td></tr>
<tr><th id="423">423</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="424">424</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="425">425</th><td>  }</td></tr>
<tr><th id="426">426</th><td>  <b>case</b> GIPFP_I64_Predicate_immSExt6: {</td></tr>
<tr><th id="427">427</th><td>    <b>return</b> isInt&lt;<var>6</var>&gt;(Imm);</td></tr>
<tr><th id="428">428</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="429">429</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="430">430</th><td>  }</td></tr>
<tr><th id="431">431</th><td>  <b>case</b> GIPFP_I64_Predicate_immSExtAddiur2: {</td></tr>
<tr><th id="432">432</th><td>    <b>return</b> Imm == <var>1</var> || Imm == -<var>1</var> ||</td></tr>
<tr><th id="433">433</th><td>                                           ((Imm % <var>4</var> == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="434">434</th><td>                                            Imm &lt; <var>28</var> &amp;&amp; Imm &gt; <var>0</var>);</td></tr>
<tr><th id="435">435</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="436">436</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="437">437</th><td>  }</td></tr>
<tr><th id="438">438</th><td>  <b>case</b> GIPFP_I64_Predicate_immSExtAddius5: {</td></tr>
<tr><th id="439">439</th><td>    <b>return</b> Imm &gt;= -<var>8</var> &amp;&amp; Imm &lt;= <var>7</var>;</td></tr>
<tr><th id="440">440</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="441">441</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="442">442</th><td>  }</td></tr>
<tr><th id="443">443</th><td>  <b>case</b> GIPFP_I64_Predicate_immZExt1: {</td></tr>
<tr><th id="444">444</th><td>    <b>return</b> isUInt&lt;<var>1</var>&gt;(Imm);</td></tr>
<tr><th id="445">445</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="446">446</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="447">447</th><td>  }</td></tr>
<tr><th id="448">448</th><td>  <b>case</b> GIPFP_I64_Predicate_immZExt10: {</td></tr>
<tr><th id="449">449</th><td>    <b>return</b> isUInt&lt;<var>10</var>&gt;(Imm);</td></tr>
<tr><th id="450">450</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="451">451</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="452">452</th><td>  }</td></tr>
<tr><th id="453">453</th><td>  <b>case</b> GIPFP_I64_Predicate_immZExt1Ptr: {</td></tr>
<tr><th id="454">454</th><td>    <b>return</b> isUInt&lt;<var>1</var>&gt;(Imm);</td></tr>
<tr><th id="455">455</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="456">456</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="457">457</th><td>  }</td></tr>
<tr><th id="458">458</th><td>  <b>case</b> GIPFP_I64_Predicate_immZExt2: {</td></tr>
<tr><th id="459">459</th><td>    <b>return</b> isUInt&lt;<var>2</var>&gt;(Imm);</td></tr>
<tr><th id="460">460</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="461">461</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="462">462</th><td>  }</td></tr>
<tr><th id="463">463</th><td>  <b>case</b> GIPFP_I64_Predicate_immZExt2Lsa: {</td></tr>
<tr><th id="464">464</th><td>    <b>return</b> isUInt&lt;<var>2</var>&gt;(Imm - <var>1</var>);</td></tr>
<tr><th id="465">465</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="466">466</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="467">467</th><td>  }</td></tr>
<tr><th id="468">468</th><td>  <b>case</b> GIPFP_I64_Predicate_immZExt2Ptr: {</td></tr>
<tr><th id="469">469</th><td>    <b>return</b> isUInt&lt;<var>2</var>&gt;(Imm);</td></tr>
<tr><th id="470">470</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="471">471</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="472">472</th><td>  }</td></tr>
<tr><th id="473">473</th><td>  <b>case</b> GIPFP_I64_Predicate_immZExt2Shift: {</td></tr>
<tr><th id="474">474</th><td>    <b>return</b> Imm &gt;= <var>1</var> &amp;&amp; Imm &lt;= <var>8</var>;</td></tr>
<tr><th id="475">475</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="476">476</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="477">477</th><td>  }</td></tr>
<tr><th id="478">478</th><td>  <b>case</b> GIPFP_I64_Predicate_immZExt3: {</td></tr>
<tr><th id="479">479</th><td>    <b>return</b> isUInt&lt;<var>3</var>&gt;(Imm);</td></tr>
<tr><th id="480">480</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="481">481</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="482">482</th><td>  }</td></tr>
<tr><th id="483">483</th><td>  <b>case</b> GIPFP_I64_Predicate_immZExt3Ptr: {</td></tr>
<tr><th id="484">484</th><td>    <b>return</b> isUInt&lt;<var>3</var>&gt;(Imm);</td></tr>
<tr><th id="485">485</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="486">486</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="487">487</th><td>  }</td></tr>
<tr><th id="488">488</th><td>  <b>case</b> GIPFP_I64_Predicate_immZExt4: {</td></tr>
<tr><th id="489">489</th><td>    <b>return</b> isUInt&lt;<var>4</var>&gt;(Imm);</td></tr>
<tr><th id="490">490</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="491">491</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="492">492</th><td>  }</td></tr>
<tr><th id="493">493</th><td>  <b>case</b> GIPFP_I64_Predicate_immZExt4Ptr: {</td></tr>
<tr><th id="494">494</th><td>    <b>return</b> isUInt&lt;<var>4</var>&gt;(Imm);</td></tr>
<tr><th id="495">495</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="496">496</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="497">497</th><td>  }</td></tr>
<tr><th id="498">498</th><td>  <b>case</b> GIPFP_I64_Predicate_immZExt5: {</td></tr>
<tr><th id="499">499</th><td>    <b>return</b> Imm == (Imm &amp; <var>0x1f</var>);</td></tr>
<tr><th id="500">500</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="501">501</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="502">502</th><td>  }</td></tr>
<tr><th id="503">503</th><td>  <b>case</b> GIPFP_I64_Predicate_immZExt5_64: {</td></tr>
<tr><th id="504">504</th><td>     <b>return</b> Imm == (Imm &amp; <var>0x1f</var>); </td></tr>
<tr><th id="505">505</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="506">506</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="507">507</th><td>  }</td></tr>
<tr><th id="508">508</th><td>  <b>case</b> GIPFP_I64_Predicate_immZExt6: {</td></tr>
<tr><th id="509">509</th><td>    <b>return</b> Imm == (Imm &amp; <var>0x3f</var>);</td></tr>
<tr><th id="510">510</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="511">511</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="512">512</th><td>  }</td></tr>
<tr><th id="513">513</th><td>  <b>case</b> GIPFP_I64_Predicate_immZExt8: {</td></tr>
<tr><th id="514">514</th><td>    <b>return</b> isUInt&lt;<var>8</var>&gt;(Imm);</td></tr>
<tr><th id="515">515</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="516">516</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="517">517</th><td>  }</td></tr>
<tr><th id="518">518</th><td>  <b>case</b> GIPFP_I64_Predicate_immZExtAndi16: {</td></tr>
<tr><th id="519">519</th><td>    <b>return</b> (Imm == <var>128</var> || (Imm &gt;= <var>1</var> &amp;&amp; Imm &lt;= <var>4</var>) || Imm == <var>7</var> || Imm == <var>8</var> ||</td></tr>
<tr><th id="520">520</th><td>            Imm == <var>15</var> || Imm == <var>16</var> || Imm == <var>31</var> || Imm == <var>32</var> || Imm == <var>63</var> ||</td></tr>
<tr><th id="521">521</th><td>            Imm == <var>64</var> || Imm == <var>255</var> || Imm == <var>32768</var> || Imm == <var>65535</var> );</td></tr>
<tr><th id="522">522</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="523">523</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="524">524</th><td>  }</td></tr>
<tr><th id="525">525</th><td>  <b>case</b> GIPFP_I64_Predicate_immi32Cst15: {</td></tr>
<tr><th id="526">526</th><td>    <b>return</b> isUInt&lt;<var>32</var>&gt;(Imm) &amp;&amp; Imm == <var>15</var>;</td></tr>
<tr><th id="527">527</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="528">528</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="529">529</th><td>  }</td></tr>
<tr><th id="530">530</th><td>  <b>case</b> GIPFP_I64_Predicate_immi32Cst31: {</td></tr>
<tr><th id="531">531</th><td>    <b>return</b> isUInt&lt;<var>32</var>&gt;(Imm) &amp;&amp; Imm == <var>31</var>;</td></tr>
<tr><th id="532">532</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="533">533</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="534">534</th><td>  }</td></tr>
<tr><th id="535">535</th><td>  <b>case</b> GIPFP_I64_Predicate_immi32Cst7: {</td></tr>
<tr><th id="536">536</th><td>    <b>return</b> isUInt&lt;<var>32</var>&gt;(Imm) &amp;&amp; Imm == <var>7</var>;</td></tr>
<tr><th id="537">537</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="538">538</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="539">539</th><td>  }</td></tr>
<tr><th id="540">540</th><td>  <b>case</b> GIPFP_I64_Predicate_timmSExt6: {</td></tr>
<tr><th id="541">541</th><td>    <b>return</b> isInt&lt;<var>6</var>&gt;(Imm);</td></tr>
<tr><th id="542">542</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="543">543</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="544">544</th><td>  }</td></tr>
<tr><th id="545">545</th><td>  <b>case</b> GIPFP_I64_Predicate_timmZExt1: {</td></tr>
<tr><th id="546">546</th><td>    <b>return</b> isUInt&lt;<var>1</var>&gt;(Imm);</td></tr>
<tr><th id="547">547</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="548">548</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="549">549</th><td>  }</td></tr>
<tr><th id="550">550</th><td>  <b>case</b> GIPFP_I64_Predicate_timmZExt10: {</td></tr>
<tr><th id="551">551</th><td>    <b>return</b> isUInt&lt;<var>10</var>&gt;(Imm);</td></tr>
<tr><th id="552">552</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="553">553</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="554">554</th><td>  }</td></tr>
<tr><th id="555">555</th><td>  <b>case</b> GIPFP_I64_Predicate_timmZExt1Ptr: {</td></tr>
<tr><th id="556">556</th><td>    <b>return</b> isUInt&lt;<var>1</var>&gt;(Imm);</td></tr>
<tr><th id="557">557</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="558">558</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="559">559</th><td>  }</td></tr>
<tr><th id="560">560</th><td>  <b>case</b> GIPFP_I64_Predicate_timmZExt2: {</td></tr>
<tr><th id="561">561</th><td>    <b>return</b> isUInt&lt;<var>2</var>&gt;(Imm);</td></tr>
<tr><th id="562">562</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="563">563</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="564">564</th><td>  }</td></tr>
<tr><th id="565">565</th><td>  <b>case</b> GIPFP_I64_Predicate_timmZExt2Ptr: {</td></tr>
<tr><th id="566">566</th><td>    <b>return</b> isUInt&lt;<var>2</var>&gt;(Imm);</td></tr>
<tr><th id="567">567</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="568">568</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="569">569</th><td>  }</td></tr>
<tr><th id="570">570</th><td>  <b>case</b> GIPFP_I64_Predicate_timmZExt3: {</td></tr>
<tr><th id="571">571</th><td>    <b>return</b> isUInt&lt;<var>3</var>&gt;(Imm);</td></tr>
<tr><th id="572">572</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="573">573</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="574">574</th><td>  }</td></tr>
<tr><th id="575">575</th><td>  <b>case</b> GIPFP_I64_Predicate_timmZExt3Ptr: {</td></tr>
<tr><th id="576">576</th><td>    <b>return</b> isUInt&lt;<var>3</var>&gt;(Imm);</td></tr>
<tr><th id="577">577</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="578">578</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="579">579</th><td>  }</td></tr>
<tr><th id="580">580</th><td>  <b>case</b> GIPFP_I64_Predicate_timmZExt4: {</td></tr>
<tr><th id="581">581</th><td>    <b>return</b> isUInt&lt;<var>4</var>&gt;(Imm);</td></tr>
<tr><th id="582">582</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="583">583</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="584">584</th><td>  }</td></tr>
<tr><th id="585">585</th><td>  <b>case</b> GIPFP_I64_Predicate_timmZExt4Ptr: {</td></tr>
<tr><th id="586">586</th><td>    <b>return</b> isUInt&lt;<var>4</var>&gt;(Imm);</td></tr>
<tr><th id="587">587</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="588">588</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="589">589</th><td>  }</td></tr>
<tr><th id="590">590</th><td>  <b>case</b> GIPFP_I64_Predicate_timmZExt5: {</td></tr>
<tr><th id="591">591</th><td>    <b>return</b> Imm == (Imm &amp; <var>0x1f</var>);</td></tr>
<tr><th id="592">592</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="593">593</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="594">594</th><td>  }</td></tr>
<tr><th id="595">595</th><td>  <b>case</b> GIPFP_I64_Predicate_timmZExt6: {</td></tr>
<tr><th id="596">596</th><td>    <b>return</b> Imm == (Imm &amp; <var>0x3f</var>);</td></tr>
<tr><th id="597">597</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="598">598</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="599">599</th><td>  }</td></tr>
<tr><th id="600">600</th><td>  <b>case</b> GIPFP_I64_Predicate_timmZExt8: {</td></tr>
<tr><th id="601">601</th><td>    <b>return</b> isUInt&lt;<var>8</var>&gt;(Imm);</td></tr>
<tr><th id="602">602</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="603">603</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="604">604</th><td>  }</td></tr>
<tr><th id="605">605</th><td>  }</td></tr>
<tr><th id="606">606</th><td>  llvm_unreachable(<q>"Unknown predicate"</q>);</td></tr>
<tr><th id="607">607</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="608">608</th><td>}</td></tr>
<tr><th id="609">609</th><td><em>bool</em> MipsInstructionSelector::testImmPredicate_APFloat(<em>unsigned</em> PredicateID, <em>const</em> APFloat &amp; Imm) <em>const</em> {</td></tr>
<tr><th id="610">610</th><td>  llvm_unreachable(<q>"Unknown predicate"</q>);</td></tr>
<tr><th id="611">611</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="612">612</th><td>}</td></tr>
<tr><th id="613">613</th><td><i>// PatFrag predicates.</i></td></tr>
<tr><th id="614">614</th><td><b>enum</b> {</td></tr>
<tr><th id="615">615</th><td>  GIPFP_APInt_Predicate_imm32SExt16 = GIPFP_APInt_Invalid + <var>1</var>,</td></tr>
<tr><th id="616">616</th><td>  GIPFP_APInt_Predicate_imm32ZExt16,</td></tr>
<tr><th id="617">617</th><td>};</td></tr>
<tr><th id="618">618</th><td><em>bool</em> MipsInstructionSelector::testImmPredicate_APInt(<em>unsigned</em> PredicateID, <em>const</em> APInt &amp; Imm) <em>const</em> {</td></tr>
<tr><th id="619">619</th><td>  <b>switch</b> (PredicateID) {</td></tr>
<tr><th id="620">620</th><td>  <b>case</b> GIPFP_APInt_Predicate_imm32SExt16: {</td></tr>
<tr><th id="621">621</th><td>     <b>return</b> isInt&lt;<var>16</var>&gt;(Imm.getSExtValue()); </td></tr>
<tr><th id="622">622</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="623">623</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="624">624</th><td>  }</td></tr>
<tr><th id="625">625</th><td>  <b>case</b> GIPFP_APInt_Predicate_imm32ZExt16: {</td></tr>
<tr><th id="626">626</th><td>    </td></tr>
<tr><th id="627">627</th><td>  <b>return</b> (uint32_t)Imm.getZExtValue() == (<em>unsigned</em> <em>short</em>)Imm.getZExtValue();</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td>    llvm_unreachable(<q>"ImmediateCode should have returned"</q>);</td></tr>
<tr><th id="630">630</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="631">631</th><td>  }</td></tr>
<tr><th id="632">632</th><td>  }</td></tr>
<tr><th id="633">633</th><td>  llvm_unreachable(<q>"Unknown predicate"</q>);</td></tr>
<tr><th id="634">634</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="635">635</th><td>}</td></tr>
<tr><th id="636">636</th><td><em>bool</em> MipsInstructionSelector::testMIPredicate_MI(<em>unsigned</em> PredicateID, <em>const</em> MachineInstr &amp; MI, <em>const</em> std::array&lt;<em>const</em> MachineOperand *, <var>3</var>&gt; &amp;Operands) <em>const</em> {</td></tr>
<tr><th id="637">637</th><td>  <em>const</em> MachineFunction &amp;MF = *MI.getParent()-&gt;getParent();</td></tr>
<tr><th id="638">638</th><td>  <em>const</em> MachineRegisterInfo &amp;MRI = MF.getRegInfo();</td></tr>
<tr><th id="639">639</th><td>  (<em>void</em>)MRI;</td></tr>
<tr><th id="640">640</th><td>  llvm_unreachable(<q>"Unknown predicate"</q>);</td></tr>
<tr><th id="641">641</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="642">642</th><td>}</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>MipsInstructionSelector::ComplexMatcherMemFn</td></tr>
<tr><th id="645">645</th><td>MipsInstructionSelector::ComplexPredicateFns[] = {</td></tr>
<tr><th id="646">646</th><td>  <b>nullptr</b>, <i>// GICP_Invalid</i></td></tr>
<tr><th id="647">647</th><td>};</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td><i>// Custom renderers.</i></td></tr>
<tr><th id="650">650</th><td><b>enum</b> {</td></tr>
<tr><th id="651">651</th><td>  GICR_Invalid,</td></tr>
<tr><th id="652">652</th><td>};</td></tr>
<tr><th id="653">653</th><td>MipsInstructionSelector::CustomRendererFn</td></tr>
<tr><th id="654">654</th><td>MipsInstructionSelector::CustomRenderers[] = {</td></tr>
<tr><th id="655">655</th><td>  <b>nullptr</b>, <i>// GICR_Invalid</i></td></tr>
<tr><th id="656">656</th><td>};</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td><em>bool</em> MipsInstructionSelector::selectImpl(MachineInstr &amp;I, CodeGenCoverage &amp;CoverageInfo) <em>const</em> {</td></tr>
<tr><th id="659">659</th><td>  MachineFunction &amp;MF = *I.getParent()-&gt;getParent();</td></tr>
<tr><th id="660">660</th><td>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</td></tr>
<tr><th id="661">661</th><td>  <em>const</em> PredicateBitset AvailableFeatures = getAvailableFeatures();</td></tr>
<tr><th id="662">662</th><td>  NewMIVector OutMIs;</td></tr>
<tr><th id="663">663</th><td>  State.MIs.clear();</td></tr>
<tr><th id="664">664</th><td>  State.MIs.push_back(&amp;I);</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td>  <b>if</b> (executeMatchTable(*<b>this</b>, OutMIs, State, ISelInfo, getMatchTable(), TII, MRI, TRI, RBI, AvailableFeatures, CoverageInfo)) {</td></tr>
<tr><th id="667">667</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="668">668</th><td>  }</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="671">671</th><td>}</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td><em>const</em> int64_t *MipsInstructionSelector::getMatchTable() <em>const</em> {</td></tr>
<tr><th id="674">674</th><td>  <b>constexpr</b> <em>static</em> int64_t MatchTable0[] = {</td></tr>
<tr><th id="675">675</th><td>    GIM_SwitchOpcode, <i>/*MI*/</i><var>0</var>, <i>/*[*/</i><var>39</var>, <var>195</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 57*/</i> <var>60047</var>,</td></tr>
<tr><th id="676">676</th><td>    <i>/*TargetOpcode::G_ADD*/</i><i>/*Label 0*/</i> <var>161</var>,</td></tr>
<tr><th id="677">677</th><td>    <i>/*TargetOpcode::G_SUB*/</i><i>/*Label 1*/</i> <var>1381</var>,</td></tr>
<tr><th id="678">678</th><td>    <i>/*TargetOpcode::G_MUL*/</i><i>/*Label 2*/</i> <var>1993</var>,</td></tr>
<tr><th id="679">679</th><td>    <i>/*TargetOpcode::G_SDIV*/</i><i>/*Label 3*/</i> <var>2369</var>,</td></tr>
<tr><th id="680">680</th><td>    <i>/*TargetOpcode::G_UDIV*/</i><i>/*Label 4*/</i> <var>2590</var>,</td></tr>
<tr><th id="681">681</th><td>    <i>/*TargetOpcode::G_SREM*/</i><i>/*Label 5*/</i> <var>2811</var>,</td></tr>
<tr><th id="682">682</th><td>    <i>/*TargetOpcode::G_UREM*/</i><i>/*Label 6*/</i> <var>3032</var>,</td></tr>
<tr><th id="683">683</th><td>    <i>/*TargetOpcode::G_AND*/</i><i>/*Label 7*/</i> <var>3253</var>,</td></tr>
<tr><th id="684">684</th><td>    <i>/*TargetOpcode::G_OR*/</i><i>/*Label 8*/</i> <var>3740</var>,</td></tr>
<tr><th id="685">685</th><td>    <i>/*TargetOpcode::G_XOR*/</i><i>/*Label 9*/</i> <var>4085</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="686">686</th><td>    <i>/*TargetOpcode::G_MERGE_VALUES*/</i><i>/*Label 10*/</i> <var>4925</var>,</td></tr>
<tr><th id="687">687</th><td>    <i>/*TargetOpcode::G_BUILD_VECTOR*/</i><i>/*Label 11*/</i> <var>4990</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="688">688</th><td>    <i>/*TargetOpcode::G_BITCAST*/</i><i>/*Label 12*/</i> <var>5351</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="689">689</th><td>    <i>/*TargetOpcode::G_LOAD*/</i><i>/*Label 13*/</i> <var>9004</var>,</td></tr>
<tr><th id="690">690</th><td>    <i>/*TargetOpcode::G_SEXTLOAD*/</i><i>/*Label 14*/</i> <var>9070</var>,</td></tr>
<tr><th id="691">691</th><td>    <i>/*TargetOpcode::G_ZEXTLOAD*/</i><i>/*Label 15*/</i> <var>9136</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="692">692</th><td>    <i>/*TargetOpcode::G_INTRINSIC*/</i><i>/*Label 16*/</i> <var>9202</var>,</td></tr>
<tr><th id="693">693</th><td>    <i>/*TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS*/</i><i>/*Label 17*/</i> <var>25361</var>,</td></tr>
<tr><th id="694">694</th><td>    <i>/*TargetOpcode::G_ANYEXT*/</i><i>/*Label 18*/</i> <var>30337</var>,</td></tr>
<tr><th id="695">695</th><td>    <i>/*TargetOpcode::G_TRUNC*/</i><i>/*Label 19*/</i> <var>30403</var>,</td></tr>
<tr><th id="696">696</th><td>    <i>/*TargetOpcode::G_CONSTANT*/</i><i>/*Label 20*/</i> <var>30466</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="697">697</th><td>    <i>/*TargetOpcode::G_SEXT*/</i><i>/*Label 21*/</i> <var>30526</var>, <var>0</var>,</td></tr>
<tr><th id="698">698</th><td>    <i>/*TargetOpcode::G_ZEXT*/</i><i>/*Label 22*/</i> <var>31784</var>,</td></tr>
<tr><th id="699">699</th><td>    <i>/*TargetOpcode::G_SHL*/</i><i>/*Label 23*/</i> <var>31978</var>,</td></tr>
<tr><th id="700">700</th><td>    <i>/*TargetOpcode::G_LSHR*/</i><i>/*Label 24*/</i> <var>33731</var>,</td></tr>
<tr><th id="701">701</th><td>    <i>/*TargetOpcode::G_ASHR*/</i><i>/*Label 25*/</i> <var>35484</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="702">702</th><td>    <i>/*TargetOpcode::G_ICMP*/</i><i>/*Label 26*/</i> <var>37194</var>,</td></tr>
<tr><th id="703">703</th><td>    <i>/*TargetOpcode::G_FCMP*/</i><i>/*Label 27*/</i> <var>39698</var>,</td></tr>
<tr><th id="704">704</th><td>    <i>/*TargetOpcode::G_SELECT*/</i><i>/*Label 28*/</i> <var>41418</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="705">705</th><td>    <i>/*TargetOpcode::G_UMULH*/</i><i>/*Label 29*/</i> <var>53698</var>,</td></tr>
<tr><th id="706">706</th><td>    <i>/*TargetOpcode::G_SMULH*/</i><i>/*Label 30*/</i> <var>53785</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="707">707</th><td>    <i>/*TargetOpcode::G_FADD*/</i><i>/*Label 31*/</i> <var>53872</var>,</td></tr>
<tr><th id="708">708</th><td>    <i>/*TargetOpcode::G_FSUB*/</i><i>/*Label 32*/</i> <var>54751</var>,</td></tr>
<tr><th id="709">709</th><td>    <i>/*TargetOpcode::G_FMUL*/</i><i>/*Label 33*/</i> <var>55327</var>,</td></tr>
<tr><th id="710">710</th><td>    <i>/*TargetOpcode::G_FMA*/</i><i>/*Label 34*/</i> <var>55764</var>, <var>0</var>,</td></tr>
<tr><th id="711">711</th><td>    <i>/*TargetOpcode::G_FDIV*/</i><i>/*Label 35*/</i> <var>55854</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="712">712</th><td>    <i>/*TargetOpcode::G_FEXP2*/</i><i>/*Label 36*/</i> <var>56105</var>, <var>0</var>,</td></tr>
<tr><th id="713">713</th><td>    <i>/*TargetOpcode::G_FLOG2*/</i><i>/*Label 37*/</i> <var>56163</var>, <var>0</var>,</td></tr>
<tr><th id="714">714</th><td>    <i>/*TargetOpcode::G_FNEG*/</i><i>/*Label 38*/</i> <var>56221</var>,</td></tr>
<tr><th id="715">715</th><td>    <i>/*TargetOpcode::G_FPEXT*/</i><i>/*Label 39*/</i> <var>57517</var>,</td></tr>
<tr><th id="716">716</th><td>    <i>/*TargetOpcode::G_FPTRUNC*/</i><i>/*Label 40*/</i> <var>57666</var>,</td></tr>
<tr><th id="717">717</th><td>    <i>/*TargetOpcode::G_FPTOSI*/</i><i>/*Label 41*/</i> <var>57794</var>,</td></tr>
<tr><th id="718">718</th><td>    <i>/*TargetOpcode::G_FPTOUI*/</i><i>/*Label 42*/</i> <var>57852</var>,</td></tr>
<tr><th id="719">719</th><td>    <i>/*TargetOpcode::G_SITOFP*/</i><i>/*Label 43*/</i> <var>57910</var>,</td></tr>
<tr><th id="720">720</th><td>    <i>/*TargetOpcode::G_UITOFP*/</i><i>/*Label 44*/</i> <var>58118</var>,</td></tr>
<tr><th id="721">721</th><td>    <i>/*TargetOpcode::G_FABS*/</i><i>/*Label 45*/</i> <var>58176</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="722">722</th><td>    <i>/*TargetOpcode::G_SMIN*/</i><i>/*Label 46*/</i> <var>58359</var>,</td></tr>
<tr><th id="723">723</th><td>    <i>/*TargetOpcode::G_SMAX*/</i><i>/*Label 47*/</i> <var>58499</var>,</td></tr>
<tr><th id="724">724</th><td>    <i>/*TargetOpcode::G_UMIN*/</i><i>/*Label 48*/</i> <var>58639</var>,</td></tr>
<tr><th id="725">725</th><td>    <i>/*TargetOpcode::G_UMAX*/</i><i>/*Label 49*/</i> <var>58779</var>, <var>0</var>,</td></tr>
<tr><th id="726">726</th><td>    <i>/*TargetOpcode::G_BR*/</i><i>/*Label 50*/</i> <var>58919</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="727">727</th><td>    <i>/*TargetOpcode::G_EXTRACT_VECTOR_ELT*/</i><i>/*Label 51*/</i> <var>59004</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="728">728</th><td>    <i>/*TargetOpcode::G_CTLZ*/</i><i>/*Label 52*/</i> <var>59060</var>, <var>0</var>,</td></tr>
<tr><th id="729">729</th><td>    <i>/*TargetOpcode::G_CTPOP*/</i><i>/*Label 53*/</i> <var>59495</var>,</td></tr>
<tr><th id="730">730</th><td>    <i>/*TargetOpcode::G_BSWAP*/</i><i>/*Label 54*/</i> <var>59654</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="731">731</th><td>    <i>/*TargetOpcode::G_FSQRT*/</i><i>/*Label 55*/</i> <var>59806</var>, <var>0</var>,</td></tr>
<tr><th id="732">732</th><td>    <i>/*TargetOpcode::G_FRINT*/</i><i>/*Label 56*/</i> <var>59989</var>,</td></tr>
<tr><th id="733">733</th><td>    <i>// Label 0: @161</i></td></tr>
<tr><th id="734">734</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>9</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 66*/</i> <var>1380</var>,</td></tr>
<tr><th id="735">735</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 58*/</i> <var>175</var>,</td></tr>
<tr><th id="736">736</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 59*/</i> <var>567</var>,</td></tr>
<tr><th id="737">737</th><td>    <i>/*GILLT_v2s16*/</i><i>/*Label 60*/</i> <var>730</var>,</td></tr>
<tr><th id="738">738</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 61*/</i> <var>757</var>,</td></tr>
<tr><th id="739">739</th><td>    <i>/*GILLT_v4s8*/</i><i>/*Label 62*/</i> <var>906</var>,</td></tr>
<tr><th id="740">740</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 63*/</i> <var>933</var>,</td></tr>
<tr><th id="741">741</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 64*/</i> <var>1082</var>,</td></tr>
<tr><th id="742">742</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 65*/</i> <var>1231</var>,</td></tr>
<tr><th id="743">743</th><td>    <i>// Label 58: @175</i></td></tr>
<tr><th id="744">744</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 67*/</i> <var>566</var>,</td></tr>
<tr><th id="745">745</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="746">746</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="747">747</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 68*/</i> <var>253</var>, <i>// Rule ID 2352 //</i></td></tr>
<tr><th id="748">748</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="749">749</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="750">750</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="751">751</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_SHL,</td></tr>
<tr><th id="752">752</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="753">753</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="754">754</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="755">755</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="756">756</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="757">757</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>2</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt2Lsa,</td></tr>
<tr><th id="758">758</th><td>        <i>// MIs[2] Operand 1</i></td></tr>
<tr><th id="759">759</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="760">760</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="761">761</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="762">762</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="763">763</th><td>        <i>// (add:{ *:[i32] } (shl:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt2Lsa&gt;&gt;:$sa), GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (LSA:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt, (imm:{ *:[i32] }):$sa)</i></td></tr>
<tr><th id="764">764</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::LSA,</td></tr>
<tr><th id="765">765</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="766">766</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="767">767</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="768">768</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>// sa</i></td></tr>
<tr><th id="769">769</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="770">770</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="771">771</th><td>        <i>// GIR_Coverage, 2352,</i></td></tr>
<tr><th id="772">772</th><td>        GIR_Done,</td></tr>
<tr><th id="773">773</th><td>      <i>// Label 68: @253</i></td></tr>
<tr><th id="774">774</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 69*/</i> <var>321</var>, <i>// Rule ID 822 //</i></td></tr>
<tr><th id="775">775</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="776">776</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="777">777</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="778">778</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="779">779</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_SHL,</td></tr>
<tr><th id="780">780</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="781">781</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="782">782</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="783">783</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="784">784</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="785">785</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>2</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt2Lsa,</td></tr>
<tr><th id="786">786</th><td>        <i>// MIs[2] Operand 1</i></td></tr>
<tr><th id="787">787</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="788">788</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="789">789</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="790">790</th><td>        <i>// (add:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt, (shl:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt2Lsa&gt;&gt;:$sa))  =&gt;  (LSA:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt, (imm:{ *:[i32] }):$sa)</i></td></tr>
<tr><th id="791">791</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::LSA,</td></tr>
<tr><th id="792">792</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="793">793</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="794">794</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rt</i></td></tr>
<tr><th id="795">795</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>// sa</i></td></tr>
<tr><th id="796">796</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="797">797</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="798">798</th><td>        <i>// GIR_Coverage, 822,</i></td></tr>
<tr><th id="799">799</th><td>        GIR_Done,</td></tr>
<tr><th id="800">800</th><td>      <i>// Label 69: @321</i></td></tr>
<tr><th id="801">801</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 70*/</i> <var>364</var>, <i>// Rule ID 40 //</i></td></tr>
<tr><th id="802">802</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="803">803</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="804">804</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="805">805</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="806">806</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="807">807</th><td>        GIM_CheckAPIntImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_APInt_Predicate_imm32SExt16,</td></tr>
<tr><th id="808">808</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="809">809</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="810">810</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="811">811</th><td>        <i>// (add:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_imm32SExt16&gt;&gt;:$imm16)  =&gt;  (ADDiu:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, (imm:{ *:[i32] }):$imm16)</i></td></tr>
<tr><th id="812">812</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDiu,</td></tr>
<tr><th id="813">813</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="814">814</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="815">815</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm16</i></td></tr>
<tr><th id="816">816</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="817">817</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="818">818</th><td>        <i>// GIR_Coverage, 40,</i></td></tr>
<tr><th id="819">819</th><td>        GIR_Done,</td></tr>
<tr><th id="820">820</th><td>      <i>// Label 70: @364</i></td></tr>
<tr><th id="821">821</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 71*/</i> <var>407</var>, <i>// Rule ID 2121 //</i></td></tr>
<tr><th id="822">822</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="823">823</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="824">824</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="825">825</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="826">826</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="827">827</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immSExtAddiur2,</td></tr>
<tr><th id="828">828</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="829">829</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="830">830</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="831">831</th><td>        <i>// (add:{ *:[i32] } GPRMM16:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immSExtAddiur2&gt;&gt;:$imm)  =&gt;  (ADDIUR2_MM:{ *:[i32] } GPRMM16:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immSExtAddiur2&gt;&gt;:$imm)</i></td></tr>
<tr><th id="832">832</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDIUR2_MM,</td></tr>
<tr><th id="833">833</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="834">834</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="835">835</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm</i></td></tr>
<tr><th id="836">836</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="837">837</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="838">838</th><td>        <i>// GIR_Coverage, 2121,</i></td></tr>
<tr><th id="839">839</th><td>        GIR_Done,</td></tr>
<tr><th id="840">840</th><td>      <i>// Label 71: @407</i></td></tr>
<tr><th id="841">841</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 72*/</i> <var>450</var>, <i>// Rule ID 2122 //</i></td></tr>
<tr><th id="842">842</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="843">843</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="844">844</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="845">845</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="846">846</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="847">847</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immSExtAddius5,</td></tr>
<tr><th id="848">848</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="849">849</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="850">850</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="851">851</th><td>        <i>// (add:{ *:[i32] } GPR32:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immSExtAddius5&gt;&gt;:$imm)  =&gt;  (ADDIUS5_MM:{ *:[i32] } GPR32:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immSExtAddius5&gt;&gt;:$imm)</i></td></tr>
<tr><th id="852">852</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDIUS5_MM,</td></tr>
<tr><th id="853">853</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="854">854</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="855">855</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm</i></td></tr>
<tr><th id="856">856</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="857">857</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="858">858</th><td>        <i>// GIR_Coverage, 2122,</i></td></tr>
<tr><th id="859">859</th><td>        GIR_Done,</td></tr>
<tr><th id="860">860</th><td>      <i>// Label 72: @450</i></td></tr>
<tr><th id="861">861</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 73*/</i> <var>473</var>, <i>// Rule ID 1194 //</i></td></tr>
<tr><th id="862">862</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="863">863</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="864">864</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="865">865</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="866">866</th><td>        <i>// (add:{ *:[i32] } GPRMM16Opnd:{ *:[i32] }:$rs, GPRMM16Opnd:{ *:[i32] }:$rt)  =&gt;  (ADDU16_MMR6:{ *:[i32] } GPRMM16Opnd:{ *:[i32] }:$rs, GPRMM16Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="867">867</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDU16_MMR6,</td></tr>
<tr><th id="868">868</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="869">869</th><td>        <i>// GIR_Coverage, 1194,</i></td></tr>
<tr><th id="870">870</th><td>        GIR_Done,</td></tr>
<tr><th id="871">871</th><td>      <i>// Label 73: @473</i></td></tr>
<tr><th id="872">872</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 74*/</i> <var>496</var>, <i>// Rule ID 46 //</i></td></tr>
<tr><th id="873">873</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="874">874</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="875">875</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="876">876</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="877">877</th><td>        <i>// (add:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (ADDu:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="878">878</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDu,</td></tr>
<tr><th id="879">879</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="880">880</th><td>        <i>// GIR_Coverage, 46,</i></td></tr>
<tr><th id="881">881</th><td>        GIR_Done,</td></tr>
<tr><th id="882">882</th><td>      <i>// Label 74: @496</i></td></tr>
<tr><th id="883">883</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 75*/</i> <var>519</var>, <i>// Rule ID 1048 //</i></td></tr>
<tr><th id="884">884</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="885">885</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="886">886</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="887">887</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="888">888</th><td>        <i>// (add:{ *:[i32] } GPRMM16Opnd:{ *:[i32] }:$rs, GPRMM16Opnd:{ *:[i32] }:$rt)  =&gt;  (ADDU16_MM:{ *:[i32] } GPRMM16Opnd:{ *:[i32] }:$rs, GPRMM16Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="889">889</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDU16_MM,</td></tr>
<tr><th id="890">890</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="891">891</th><td>        <i>// GIR_Coverage, 1048,</i></td></tr>
<tr><th id="892">892</th><td>        GIR_Done,</td></tr>
<tr><th id="893">893</th><td>      <i>// Label 75: @519</i></td></tr>
<tr><th id="894">894</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 76*/</i> <var>542</var>, <i>// Rule ID 1060 //</i></td></tr>
<tr><th id="895">895</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="896">896</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="897">897</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="898">898</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="899">899</th><td>        <i>// (add:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (ADDu_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="900">900</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDu_MM,</td></tr>
<tr><th id="901">901</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="902">902</th><td>        <i>// GIR_Coverage, 1060,</i></td></tr>
<tr><th id="903">903</th><td>        GIR_Done,</td></tr>
<tr><th id="904">904</th><td>      <i>// Label 76: @542</i></td></tr>
<tr><th id="905">905</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 77*/</i> <var>565</var>, <i>// Rule ID 1781 //</i></td></tr>
<tr><th id="906">906</th><td>        GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="907">907</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="908">908</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="909">909</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="910">910</th><td>        <i>// (add:{ *:[i32] } CPU16Regs:{ *:[i32] }:$l, CPU16Regs:{ *:[i32] }:$r)  =&gt;  (AdduRxRyRz16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$l, CPU16Regs:{ *:[i32] }:$r)</i></td></tr>
<tr><th id="911">911</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AdduRxRyRz16,</td></tr>
<tr><th id="912">912</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="913">913</th><td>        <i>// GIR_Coverage, 1781,</i></td></tr>
<tr><th id="914">914</th><td>        GIR_Done,</td></tr>
<tr><th id="915">915</th><td>      <i>// Label 77: @565</i></td></tr>
<tr><th id="916">916</th><td>      GIM_Reject,</td></tr>
<tr><th id="917">917</th><td>    <i>// Label 67: @566</i></td></tr>
<tr><th id="918">918</th><td>    GIM_Reject,</td></tr>
<tr><th id="919">919</th><td>    <i>// Label 59: @567</i></td></tr>
<tr><th id="920">920</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 78*/</i> <var>729</var>,</td></tr>
<tr><th id="921">921</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="922">922</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="923">923</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="924">924</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 79*/</i> <var>645</var>, <i>// Rule ID 2353 //</i></td></tr>
<tr><th id="925">925</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasMips64_HasStdEnc,</td></tr>
<tr><th id="926">926</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="927">927</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_SHL,</td></tr>
<tr><th id="928">928</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="929">929</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="930">930</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="931">931</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="932">932</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="933">933</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>2</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt2Lsa,</td></tr>
<tr><th id="934">934</th><td>        <i>// MIs[2] Operand 1</i></td></tr>
<tr><th id="935">935</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="936">936</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="937">937</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="938">938</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="939">939</th><td>        <i>// (add:{ *:[i64] } (shl:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt2Lsa&gt;&gt;:$sa), GPR64Opnd:{ *:[i64] }:$rt)  =&gt;  (DLSA:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt, (imm:{ *:[i32] }):$sa)</i></td></tr>
<tr><th id="940">940</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DLSA,</td></tr>
<tr><th id="941">941</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="942">942</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="943">943</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="944">944</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>// sa</i></td></tr>
<tr><th id="945">945</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="946">946</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="947">947</th><td>        <i>// GIR_Coverage, 2353,</i></td></tr>
<tr><th id="948">948</th><td>        GIR_Done,</td></tr>
<tr><th id="949">949</th><td>      <i>// Label 79: @645</i></td></tr>
<tr><th id="950">950</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 80*/</i> <var>709</var>, <i>// Rule ID 823 //</i></td></tr>
<tr><th id="951">951</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasMips64_HasStdEnc,</td></tr>
<tr><th id="952">952</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="953">953</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="954">954</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_SHL,</td></tr>
<tr><th id="955">955</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="956">956</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="957">957</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="958">958</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="959">959</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="960">960</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>2</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt2Lsa,</td></tr>
<tr><th id="961">961</th><td>        <i>// MIs[2] Operand 1</i></td></tr>
<tr><th id="962">962</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="963">963</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="964">964</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="965">965</th><td>        <i>// (add:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rt, (shl:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt2Lsa&gt;&gt;:$sa))  =&gt;  (DLSA:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt, (imm:{ *:[i32] }):$sa)</i></td></tr>
<tr><th id="966">966</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DLSA,</td></tr>
<tr><th id="967">967</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="968">968</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="969">969</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rt</i></td></tr>
<tr><th id="970">970</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>// sa</i></td></tr>
<tr><th id="971">971</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="972">972</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="973">973</th><td>        <i>// GIR_Coverage, 823,</i></td></tr>
<tr><th id="974">974</th><td>        GIR_Done,</td></tr>
<tr><th id="975">975</th><td>      <i>// Label 80: @709</i></td></tr>
<tr><th id="976">976</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 81*/</i> <var>728</var>, <i>// Rule ID 196 //</i></td></tr>
<tr><th id="977">977</th><td>        GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="978">978</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="979">979</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="980">980</th><td>        <i>// (add:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)  =&gt;  (DADDu:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)</i></td></tr>
<tr><th id="981">981</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DADDu,</td></tr>
<tr><th id="982">982</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="983">983</th><td>        <i>// GIR_Coverage, 196,</i></td></tr>
<tr><th id="984">984</th><td>        GIR_Done,</td></tr>
<tr><th id="985">985</th><td>      <i>// Label 81: @728</i></td></tr>
<tr><th id="986">986</th><td>      GIM_Reject,</td></tr>
<tr><th id="987">987</th><td>    <i>// Label 78: @729</i></td></tr>
<tr><th id="988">988</th><td>    GIM_Reject,</td></tr>
<tr><th id="989">989</th><td>    <i>// Label 60: @730</i></td></tr>
<tr><th id="990">990</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 82*/</i> <var>756</var>, <i>// Rule ID 1880 //</i></td></tr>
<tr><th id="991">991</th><td>      GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="992">992</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="993">993</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="994">994</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="995">995</th><td>      <i>// (add:{ *:[v2i16] } v2i16:{ *:[v2i16] }:$a, v2i16:{ *:[v2i16] }:$b)  =&gt;  (ADDQ_PH:{ *:[v2i16] } v2i16:{ *:[v2i16] }:$a, v2i16:{ *:[v2i16] }:$b)</i></td></tr>
<tr><th id="996">996</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDQ_PH,</td></tr>
<tr><th id="997">997</th><td>      GIR_AddImplicitDef, <i>/*InsnID*/</i><var>0</var>, Mips::DSPOutFlag20,</td></tr>
<tr><th id="998">998</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="999">999</th><td>      <i>// GIR_Coverage, 1880,</i></td></tr>
<tr><th id="1000">1000</th><td>      GIR_Done,</td></tr>
<tr><th id="1001">1001</th><td>    <i>// Label 82: @756</i></td></tr>
<tr><th id="1002">1002</th><td>    GIM_Reject,</td></tr>
<tr><th id="1003">1003</th><td>    <i>// Label 61: @757</i></td></tr>
<tr><th id="1004">1004</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 83*/</i> <var>905</var>,</td></tr>
<tr><th id="1005">1005</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="1006">1006</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="1007">1007</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1008">1008</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 84*/</i> <var>828</var>, <i>// Rule ID 2357 //</i></td></tr>
<tr><th id="1009">1009</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1010">1010</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1011">1011</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_MUL,</td></tr>
<tr><th id="1012">1012</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="1013">1013</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="1014">1014</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1015">1015</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1016">1016</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1017">1017</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1018">1018</th><td>        <i>// (add:{ *:[v2i64] } (mul:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt), MSA128DOpnd:{ *:[v2i64] }:$wd_in)  =&gt;  (MADDV_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$wd_in, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="1019">1019</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MADDV_D,</td></tr>
<tr><th id="1020">1020</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="1021">1021</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="1022">1022</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="1023">1023</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="1024">1024</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1025">1025</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1026">1026</th><td>        <i>// GIR_Coverage, 2357,</i></td></tr>
<tr><th id="1027">1027</th><td>        GIR_Done,</td></tr>
<tr><th id="1028">1028</th><td>      <i>// Label 84: @828</i></td></tr>
<tr><th id="1029">1029</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 85*/</i> <var>885</var>, <i>// Rule ID 831 //</i></td></tr>
<tr><th id="1030">1030</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1031">1031</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1032">1032</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1033">1033</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_MUL,</td></tr>
<tr><th id="1034">1034</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="1035">1035</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="1036">1036</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1037">1037</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1038">1038</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1039">1039</th><td>        <i>// (add:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$wd_in, (mul:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt))  =&gt;  (MADDV_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$wd_in, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="1040">1040</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MADDV_D,</td></tr>
<tr><th id="1041">1041</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="1042">1042</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wd_in</i></td></tr>
<tr><th id="1043">1043</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="1044">1044</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="1045">1045</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1046">1046</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1047">1047</th><td>        <i>// GIR_Coverage, 831,</i></td></tr>
<tr><th id="1048">1048</th><td>        GIR_Done,</td></tr>
<tr><th id="1049">1049</th><td>      <i>// Label 85: @885</i></td></tr>
<tr><th id="1050">1050</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 86*/</i> <var>904</var>, <i>// Rule ID 498 //</i></td></tr>
<tr><th id="1051">1051</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1052">1052</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1053">1053</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1054">1054</th><td>        <i>// (add:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (ADDV_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="1055">1055</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDV_D,</td></tr>
<tr><th id="1056">1056</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1057">1057</th><td>        <i>// GIR_Coverage, 498,</i></td></tr>
<tr><th id="1058">1058</th><td>        GIR_Done,</td></tr>
<tr><th id="1059">1059</th><td>      <i>// Label 86: @904</i></td></tr>
<tr><th id="1060">1060</th><td>      GIM_Reject,</td></tr>
<tr><th id="1061">1061</th><td>    <i>// Label 83: @905</i></td></tr>
<tr><th id="1062">1062</th><td>    GIM_Reject,</td></tr>
<tr><th id="1063">1063</th><td>    <i>// Label 62: @906</i></td></tr>
<tr><th id="1064">1064</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 87*/</i> <var>932</var>, <i>// Rule ID 1886 //</i></td></tr>
<tr><th id="1065">1065</th><td>      GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="1066">1066</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="1067">1067</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="1068">1068</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="1069">1069</th><td>      <i>// (add:{ *:[v4i8] } v4i8:{ *:[v4i8] }:$a, v4i8:{ *:[v4i8] }:$b)  =&gt;  (ADDU_QB:{ *:[v4i8] } v4i8:{ *:[v4i8] }:$a, v4i8:{ *:[v4i8] }:$b)</i></td></tr>
<tr><th id="1070">1070</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDU_QB,</td></tr>
<tr><th id="1071">1071</th><td>      GIR_AddImplicitDef, <i>/*InsnID*/</i><var>0</var>, Mips::DSPOutFlag20,</td></tr>
<tr><th id="1072">1072</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1073">1073</th><td>      <i>// GIR_Coverage, 1886,</i></td></tr>
<tr><th id="1074">1074</th><td>      GIR_Done,</td></tr>
<tr><th id="1075">1075</th><td>    <i>// Label 87: @932</i></td></tr>
<tr><th id="1076">1076</th><td>    GIM_Reject,</td></tr>
<tr><th id="1077">1077</th><td>    <i>// Label 63: @933</i></td></tr>
<tr><th id="1078">1078</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 88*/</i> <var>1081</var>,</td></tr>
<tr><th id="1079">1079</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1080">1080</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1081">1081</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1082">1082</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 89*/</i> <var>1004</var>, <i>// Rule ID 2356 //</i></td></tr>
<tr><th id="1083">1083</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1084">1084</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1085">1085</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_MUL,</td></tr>
<tr><th id="1086">1086</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1087">1087</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1088">1088</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1089">1089</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1090">1090</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1091">1091</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1092">1092</th><td>        <i>// (add:{ *:[v4i32] } (mul:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt), MSA128WOpnd:{ *:[v4i32] }:$wd_in)  =&gt;  (MADDV_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="1093">1093</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MADDV_W,</td></tr>
<tr><th id="1094">1094</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="1095">1095</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="1096">1096</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="1097">1097</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="1098">1098</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1099">1099</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1100">1100</th><td>        <i>// GIR_Coverage, 2356,</i></td></tr>
<tr><th id="1101">1101</th><td>        GIR_Done,</td></tr>
<tr><th id="1102">1102</th><td>      <i>// Label 89: @1004</i></td></tr>
<tr><th id="1103">1103</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 90*/</i> <var>1061</var>, <i>// Rule ID 830 //</i></td></tr>
<tr><th id="1104">1104</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1105">1105</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1106">1106</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1107">1107</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_MUL,</td></tr>
<tr><th id="1108">1108</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1109">1109</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1110">1110</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1111">1111</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1112">1112</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1113">1113</th><td>        <i>// (add:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$wd_in, (mul:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt))  =&gt;  (MADDV_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="1114">1114</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MADDV_W,</td></tr>
<tr><th id="1115">1115</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="1116">1116</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wd_in</i></td></tr>
<tr><th id="1117">1117</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="1118">1118</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="1119">1119</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1120">1120</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1121">1121</th><td>        <i>// GIR_Coverage, 830,</i></td></tr>
<tr><th id="1122">1122</th><td>        GIR_Done,</td></tr>
<tr><th id="1123">1123</th><td>      <i>// Label 90: @1061</i></td></tr>
<tr><th id="1124">1124</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 91*/</i> <var>1080</var>, <i>// Rule ID 497 //</i></td></tr>
<tr><th id="1125">1125</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1126">1126</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1127">1127</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1128">1128</th><td>        <i>// (add:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (ADDV_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="1129">1129</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDV_W,</td></tr>
<tr><th id="1130">1130</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1131">1131</th><td>        <i>// GIR_Coverage, 497,</i></td></tr>
<tr><th id="1132">1132</th><td>        GIR_Done,</td></tr>
<tr><th id="1133">1133</th><td>      <i>// Label 91: @1080</i></td></tr>
<tr><th id="1134">1134</th><td>      GIM_Reject,</td></tr>
<tr><th id="1135">1135</th><td>    <i>// Label 88: @1081</i></td></tr>
<tr><th id="1136">1136</th><td>    GIM_Reject,</td></tr>
<tr><th id="1137">1137</th><td>    <i>// Label 64: @1082</i></td></tr>
<tr><th id="1138">1138</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 92*/</i> <var>1230</var>,</td></tr>
<tr><th id="1139">1139</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="1140">1140</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="1141">1141</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1142">1142</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 93*/</i> <var>1153</var>, <i>// Rule ID 2355 //</i></td></tr>
<tr><th id="1143">1143</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1144">1144</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1145">1145</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_MUL,</td></tr>
<tr><th id="1146">1146</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="1147">1147</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="1148">1148</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1149">1149</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1150">1150</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1151">1151</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1152">1152</th><td>        <i>// (add:{ *:[v8i16] } (mul:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt), MSA128HOpnd:{ *:[v8i16] }:$wd_in)  =&gt;  (MADDV_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="1153">1153</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MADDV_H,</td></tr>
<tr><th id="1154">1154</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="1155">1155</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="1156">1156</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="1157">1157</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="1158">1158</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1159">1159</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1160">1160</th><td>        <i>// GIR_Coverage, 2355,</i></td></tr>
<tr><th id="1161">1161</th><td>        GIR_Done,</td></tr>
<tr><th id="1162">1162</th><td>      <i>// Label 93: @1153</i></td></tr>
<tr><th id="1163">1163</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 94*/</i> <var>1210</var>, <i>// Rule ID 829 //</i></td></tr>
<tr><th id="1164">1164</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1165">1165</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1166">1166</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1167">1167</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_MUL,</td></tr>
<tr><th id="1168">1168</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="1169">1169</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="1170">1170</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1171">1171</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1172">1172</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1173">1173</th><td>        <i>// (add:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$wd_in, (mul:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt))  =&gt;  (MADDV_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="1174">1174</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MADDV_H,</td></tr>
<tr><th id="1175">1175</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="1176">1176</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wd_in</i></td></tr>
<tr><th id="1177">1177</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="1178">1178</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="1179">1179</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1180">1180</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1181">1181</th><td>        <i>// GIR_Coverage, 829,</i></td></tr>
<tr><th id="1182">1182</th><td>        GIR_Done,</td></tr>
<tr><th id="1183">1183</th><td>      <i>// Label 94: @1210</i></td></tr>
<tr><th id="1184">1184</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 95*/</i> <var>1229</var>, <i>// Rule ID 496 //</i></td></tr>
<tr><th id="1185">1185</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1186">1186</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1187">1187</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1188">1188</th><td>        <i>// (add:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (ADDV_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="1189">1189</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDV_H,</td></tr>
<tr><th id="1190">1190</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1191">1191</th><td>        <i>// GIR_Coverage, 496,</i></td></tr>
<tr><th id="1192">1192</th><td>        GIR_Done,</td></tr>
<tr><th id="1193">1193</th><td>      <i>// Label 95: @1229</i></td></tr>
<tr><th id="1194">1194</th><td>      GIM_Reject,</td></tr>
<tr><th id="1195">1195</th><td>    <i>// Label 92: @1230</i></td></tr>
<tr><th id="1196">1196</th><td>    GIM_Reject,</td></tr>
<tr><th id="1197">1197</th><td>    <i>// Label 65: @1231</i></td></tr>
<tr><th id="1198">1198</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 96*/</i> <var>1379</var>,</td></tr>
<tr><th id="1199">1199</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1200">1200</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1201">1201</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1202">1202</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 97*/</i> <var>1302</var>, <i>// Rule ID 2354 //</i></td></tr>
<tr><th id="1203">1203</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1204">1204</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1205">1205</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_MUL,</td></tr>
<tr><th id="1206">1206</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1207">1207</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1208">1208</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1209">1209</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1210">1210</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1211">1211</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1212">1212</th><td>        <i>// (add:{ *:[v16i8] } (mul:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt), MSA128BOpnd:{ *:[v16i8] }:$wd_in)  =&gt;  (MADDV_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$wd_in, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="1213">1213</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MADDV_B,</td></tr>
<tr><th id="1214">1214</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="1215">1215</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="1216">1216</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="1217">1217</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="1218">1218</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1219">1219</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1220">1220</th><td>        <i>// GIR_Coverage, 2354,</i></td></tr>
<tr><th id="1221">1221</th><td>        GIR_Done,</td></tr>
<tr><th id="1222">1222</th><td>      <i>// Label 97: @1302</i></td></tr>
<tr><th id="1223">1223</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 98*/</i> <var>1359</var>, <i>// Rule ID 828 //</i></td></tr>
<tr><th id="1224">1224</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1225">1225</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1226">1226</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1227">1227</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_MUL,</td></tr>
<tr><th id="1228">1228</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1229">1229</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1230">1230</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1231">1231</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1232">1232</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1233">1233</th><td>        <i>// (add:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$wd_in, (mul:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt))  =&gt;  (MADDV_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$wd_in, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="1234">1234</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MADDV_B,</td></tr>
<tr><th id="1235">1235</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="1236">1236</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wd_in</i></td></tr>
<tr><th id="1237">1237</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="1238">1238</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="1239">1239</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1240">1240</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1241">1241</th><td>        <i>// GIR_Coverage, 828,</i></td></tr>
<tr><th id="1242">1242</th><td>        GIR_Done,</td></tr>
<tr><th id="1243">1243</th><td>      <i>// Label 98: @1359</i></td></tr>
<tr><th id="1244">1244</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 99*/</i> <var>1378</var>, <i>// Rule ID 495 //</i></td></tr>
<tr><th id="1245">1245</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1246">1246</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1247">1247</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1248">1248</th><td>        <i>// (add:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (ADDV_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="1249">1249</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDV_B,</td></tr>
<tr><th id="1250">1250</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1251">1251</th><td>        <i>// GIR_Coverage, 495,</i></td></tr>
<tr><th id="1252">1252</th><td>        GIR_Done,</td></tr>
<tr><th id="1253">1253</th><td>      <i>// Label 99: @1378</i></td></tr>
<tr><th id="1254">1254</th><td>      GIM_Reject,</td></tr>
<tr><th id="1255">1255</th><td>    <i>// Label 96: @1379</i></td></tr>
<tr><th id="1256">1256</th><td>    GIM_Reject,</td></tr>
<tr><th id="1257">1257</th><td>    <i>// Label 66: @1380</i></td></tr>
<tr><th id="1258">1258</th><td>    GIM_Reject,</td></tr>
<tr><th id="1259">1259</th><td>    <i>// Label 1: @1381</i></td></tr>
<tr><th id="1260">1260</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>9</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 108*/</i> <var>1992</var>,</td></tr>
<tr><th id="1261">1261</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 100*/</i> <var>1395</var>,</td></tr>
<tr><th id="1262">1262</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 101*/</i> <var>1554</var>,</td></tr>
<tr><th id="1263">1263</th><td>    <i>/*GILLT_v2s16*/</i><i>/*Label 102*/</i> <var>1586</var>,</td></tr>
<tr><th id="1264">1264</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 103*/</i> <var>1613</var>,</td></tr>
<tr><th id="1265">1265</th><td>    <i>/*GILLT_v4s8*/</i><i>/*Label 104*/</i> <var>1701</var>,</td></tr>
<tr><th id="1266">1266</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 105*/</i> <var>1728</var>,</td></tr>
<tr><th id="1267">1267</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 106*/</i> <var>1816</var>,</td></tr>
<tr><th id="1268">1268</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 107*/</i> <var>1904</var>,</td></tr>
<tr><th id="1269">1269</th><td>    <i>// Label 100: @1395</i></td></tr>
<tr><th id="1270">1270</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 109*/</i> <var>1553</var>,</td></tr>
<tr><th id="1271">1271</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1272">1272</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1273">1273</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 110*/</i> <var>1437</var>, <i>// Rule ID 1780 //</i></td></tr>
<tr><th id="1274">1274</th><td>        GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="1275">1275</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="1276">1276</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <var>0</var>,</td></tr>
<tr><th id="1277">1277</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="1278">1278</th><td>        <i>// (sub:{ *:[i32] } 0:{ *:[i32] }, CPU16Regs:{ *:[i32] }:$r)  =&gt;  (NegRxRy16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$r)</i></td></tr>
<tr><th id="1279">1279</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NegRxRy16,</td></tr>
<tr><th id="1280">1280</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rx</i></td></tr>
<tr><th id="1281">1281</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// r</i></td></tr>
<tr><th id="1282">1282</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1283">1283</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1284">1284</th><td>        <i>// GIR_Coverage, 1780,</i></td></tr>
<tr><th id="1285">1285</th><td>        GIR_Done,</td></tr>
<tr><th id="1286">1286</th><td>      <i>// Label 110: @1437</i></td></tr>
<tr><th id="1287">1287</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 111*/</i> <var>1460</var>, <i>// Rule ID 1196 //</i></td></tr>
<tr><th id="1288">1288</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="1289">1289</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="1290">1290</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="1291">1291</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="1292">1292</th><td>        <i>// (sub:{ *:[i32] } GPRMM16Opnd:{ *:[i32] }:$rs, GPRMM16Opnd:{ *:[i32] }:$rt)  =&gt;  (SUBU16_MMR6:{ *:[i32] } GPRMM16Opnd:{ *:[i32] }:$rs, GPRMM16Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="1293">1293</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBU16_MMR6,</td></tr>
<tr><th id="1294">1294</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1295">1295</th><td>        <i>// GIR_Coverage, 1196,</i></td></tr>
<tr><th id="1296">1296</th><td>        GIR_Done,</td></tr>
<tr><th id="1297">1297</th><td>      <i>// Label 111: @1460</i></td></tr>
<tr><th id="1298">1298</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 112*/</i> <var>1483</var>, <i>// Rule ID 47 //</i></td></tr>
<tr><th id="1299">1299</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="1300">1300</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1301">1301</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1302">1302</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1303">1303</th><td>        <i>// (sub:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (SUBu:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="1304">1304</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBu,</td></tr>
<tr><th id="1305">1305</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1306">1306</th><td>        <i>// GIR_Coverage, 47,</i></td></tr>
<tr><th id="1307">1307</th><td>        GIR_Done,</td></tr>
<tr><th id="1308">1308</th><td>      <i>// Label 112: @1483</i></td></tr>
<tr><th id="1309">1309</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 113*/</i> <var>1506</var>, <i>// Rule ID 1052 //</i></td></tr>
<tr><th id="1310">1310</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="1311">1311</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="1312">1312</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="1313">1313</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="1314">1314</th><td>        <i>// (sub:{ *:[i32] } GPRMM16Opnd:{ *:[i32] }:$rs, GPRMM16Opnd:{ *:[i32] }:$rt)  =&gt;  (SUBU16_MM:{ *:[i32] } GPRMM16Opnd:{ *:[i32] }:$rs, GPRMM16Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="1315">1315</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBU16_MM,</td></tr>
<tr><th id="1316">1316</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1317">1317</th><td>        <i>// GIR_Coverage, 1052,</i></td></tr>
<tr><th id="1318">1318</th><td>        GIR_Done,</td></tr>
<tr><th id="1319">1319</th><td>      <i>// Label 113: @1506</i></td></tr>
<tr><th id="1320">1320</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 114*/</i> <var>1529</var>, <i>// Rule ID 1061 //</i></td></tr>
<tr><th id="1321">1321</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="1322">1322</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1323">1323</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1324">1324</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1325">1325</th><td>        <i>// (sub:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (SUBu_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="1326">1326</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBu_MM,</td></tr>
<tr><th id="1327">1327</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1328">1328</th><td>        <i>// GIR_Coverage, 1061,</i></td></tr>
<tr><th id="1329">1329</th><td>        GIR_Done,</td></tr>
<tr><th id="1330">1330</th><td>      <i>// Label 114: @1529</i></td></tr>
<tr><th id="1331">1331</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 115*/</i> <var>1552</var>, <i>// Rule ID 1785 //</i></td></tr>
<tr><th id="1332">1332</th><td>        GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="1333">1333</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="1334">1334</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="1335">1335</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="1336">1336</th><td>        <i>// (sub:{ *:[i32] } CPU16Regs:{ *:[i32] }:$l, CPU16Regs:{ *:[i32] }:$r)  =&gt;  (SubuRxRyRz16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$l, CPU16Regs:{ *:[i32] }:$r)</i></td></tr>
<tr><th id="1337">1337</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SubuRxRyRz16,</td></tr>
<tr><th id="1338">1338</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1339">1339</th><td>        <i>// GIR_Coverage, 1785,</i></td></tr>
<tr><th id="1340">1340</th><td>        GIR_Done,</td></tr>
<tr><th id="1341">1341</th><td>      <i>// Label 115: @1552</i></td></tr>
<tr><th id="1342">1342</th><td>      GIM_Reject,</td></tr>
<tr><th id="1343">1343</th><td>    <i>// Label 109: @1553</i></td></tr>
<tr><th id="1344">1344</th><td>    GIM_Reject,</td></tr>
<tr><th id="1345">1345</th><td>    <i>// Label 101: @1554</i></td></tr>
<tr><th id="1346">1346</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 116*/</i> <var>1585</var>, <i>// Rule ID 197 //</i></td></tr>
<tr><th id="1347">1347</th><td>      GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="1348">1348</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1349">1349</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1350">1350</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="1351">1351</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="1352">1352</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="1353">1353</th><td>      <i>// (sub:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)  =&gt;  (DSUBu:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)</i></td></tr>
<tr><th id="1354">1354</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DSUBu,</td></tr>
<tr><th id="1355">1355</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1356">1356</th><td>      <i>// GIR_Coverage, 197,</i></td></tr>
<tr><th id="1357">1357</th><td>      GIR_Done,</td></tr>
<tr><th id="1358">1358</th><td>    <i>// Label 116: @1585</i></td></tr>
<tr><th id="1359">1359</th><td>    GIM_Reject,</td></tr>
<tr><th id="1360">1360</th><td>    <i>// Label 102: @1586</i></td></tr>
<tr><th id="1361">1361</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 117*/</i> <var>1612</var>, <i>// Rule ID 1882 //</i></td></tr>
<tr><th id="1362">1362</th><td>      GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="1363">1363</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="1364">1364</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="1365">1365</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="1366">1366</th><td>      <i>// (sub:{ *:[v2i16] } v2i16:{ *:[v2i16] }:$a, v2i16:{ *:[v2i16] }:$b)  =&gt;  (SUBQ_PH:{ *:[v2i16] } v2i16:{ *:[v2i16] }:$a, v2i16:{ *:[v2i16] }:$b)</i></td></tr>
<tr><th id="1367">1367</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBQ_PH,</td></tr>
<tr><th id="1368">1368</th><td>      GIR_AddImplicitDef, <i>/*InsnID*/</i><var>0</var>, Mips::DSPOutFlag20,</td></tr>
<tr><th id="1369">1369</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1370">1370</th><td>      <i>// GIR_Coverage, 1882,</i></td></tr>
<tr><th id="1371">1371</th><td>      GIR_Done,</td></tr>
<tr><th id="1372">1372</th><td>    <i>// Label 117: @1612</i></td></tr>
<tr><th id="1373">1373</th><td>    GIM_Reject,</td></tr>
<tr><th id="1374">1374</th><td>    <i>// Label 103: @1613</i></td></tr>
<tr><th id="1375">1375</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 118*/</i> <var>1700</var>,</td></tr>
<tr><th id="1376">1376</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="1377">1377</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="1378">1378</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1379">1379</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1380">1380</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 119*/</i> <var>1684</var>, <i>// Rule ID 887 //</i></td></tr>
<tr><th id="1381">1381</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1382">1382</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1383">1383</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_MUL,</td></tr>
<tr><th id="1384">1384</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="1385">1385</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="1386">1386</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1387">1387</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1388">1388</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1389">1389</th><td>        <i>// (sub:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$wd_in, (mul:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt))  =&gt;  (MSUBV_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$wd_in, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="1390">1390</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MSUBV_D,</td></tr>
<tr><th id="1391">1391</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="1392">1392</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wd_in</i></td></tr>
<tr><th id="1393">1393</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="1394">1394</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="1395">1395</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1396">1396</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1397">1397</th><td>        <i>// GIR_Coverage, 887,</i></td></tr>
<tr><th id="1398">1398</th><td>        GIR_Done,</td></tr>
<tr><th id="1399">1399</th><td>      <i>// Label 119: @1684</i></td></tr>
<tr><th id="1400">1400</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 120*/</i> <var>1699</var>, <i>// Rule ID 1016 //</i></td></tr>
<tr><th id="1401">1401</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1402">1402</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1403">1403</th><td>        <i>// (sub:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (SUBV_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="1404">1404</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBV_D,</td></tr>
<tr><th id="1405">1405</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1406">1406</th><td>        <i>// GIR_Coverage, 1016,</i></td></tr>
<tr><th id="1407">1407</th><td>        GIR_Done,</td></tr>
<tr><th id="1408">1408</th><td>      <i>// Label 120: @1699</i></td></tr>
<tr><th id="1409">1409</th><td>      GIM_Reject,</td></tr>
<tr><th id="1410">1410</th><td>    <i>// Label 118: @1700</i></td></tr>
<tr><th id="1411">1411</th><td>    GIM_Reject,</td></tr>
<tr><th id="1412">1412</th><td>    <i>// Label 104: @1701</i></td></tr>
<tr><th id="1413">1413</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 121*/</i> <var>1727</var>, <i>// Rule ID 1888 //</i></td></tr>
<tr><th id="1414">1414</th><td>      GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="1415">1415</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="1416">1416</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="1417">1417</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="1418">1418</th><td>      <i>// (sub:{ *:[v4i8] } v4i8:{ *:[v4i8] }:$a, v4i8:{ *:[v4i8] }:$b)  =&gt;  (SUBU_QB:{ *:[v4i8] } v4i8:{ *:[v4i8] }:$a, v4i8:{ *:[v4i8] }:$b)</i></td></tr>
<tr><th id="1419">1419</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBU_QB,</td></tr>
<tr><th id="1420">1420</th><td>      GIR_AddImplicitDef, <i>/*InsnID*/</i><var>0</var>, Mips::DSPOutFlag20,</td></tr>
<tr><th id="1421">1421</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1422">1422</th><td>      <i>// GIR_Coverage, 1888,</i></td></tr>
<tr><th id="1423">1423</th><td>      GIR_Done,</td></tr>
<tr><th id="1424">1424</th><td>    <i>// Label 121: @1727</i></td></tr>
<tr><th id="1425">1425</th><td>    GIM_Reject,</td></tr>
<tr><th id="1426">1426</th><td>    <i>// Label 105: @1728</i></td></tr>
<tr><th id="1427">1427</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 122*/</i> <var>1815</var>,</td></tr>
<tr><th id="1428">1428</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1429">1429</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1430">1430</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1431">1431</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1432">1432</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 123*/</i> <var>1799</var>, <i>// Rule ID 886 //</i></td></tr>
<tr><th id="1433">1433</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1434">1434</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1435">1435</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_MUL,</td></tr>
<tr><th id="1436">1436</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1437">1437</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1438">1438</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1439">1439</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1440">1440</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1441">1441</th><td>        <i>// (sub:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$wd_in, (mul:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt))  =&gt;  (MSUBV_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="1442">1442</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MSUBV_W,</td></tr>
<tr><th id="1443">1443</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="1444">1444</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wd_in</i></td></tr>
<tr><th id="1445">1445</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="1446">1446</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="1447">1447</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1448">1448</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1449">1449</th><td>        <i>// GIR_Coverage, 886,</i></td></tr>
<tr><th id="1450">1450</th><td>        GIR_Done,</td></tr>
<tr><th id="1451">1451</th><td>      <i>// Label 123: @1799</i></td></tr>
<tr><th id="1452">1452</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 124*/</i> <var>1814</var>, <i>// Rule ID 1015 //</i></td></tr>
<tr><th id="1453">1453</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1454">1454</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1455">1455</th><td>        <i>// (sub:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (SUBV_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="1456">1456</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBV_W,</td></tr>
<tr><th id="1457">1457</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1458">1458</th><td>        <i>// GIR_Coverage, 1015,</i></td></tr>
<tr><th id="1459">1459</th><td>        GIR_Done,</td></tr>
<tr><th id="1460">1460</th><td>      <i>// Label 124: @1814</i></td></tr>
<tr><th id="1461">1461</th><td>      GIM_Reject,</td></tr>
<tr><th id="1462">1462</th><td>    <i>// Label 122: @1815</i></td></tr>
<tr><th id="1463">1463</th><td>    GIM_Reject,</td></tr>
<tr><th id="1464">1464</th><td>    <i>// Label 106: @1816</i></td></tr>
<tr><th id="1465">1465</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 125*/</i> <var>1903</var>,</td></tr>
<tr><th id="1466">1466</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="1467">1467</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="1468">1468</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1469">1469</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1470">1470</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 126*/</i> <var>1887</var>, <i>// Rule ID 885 //</i></td></tr>
<tr><th id="1471">1471</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1472">1472</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1473">1473</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_MUL,</td></tr>
<tr><th id="1474">1474</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="1475">1475</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="1476">1476</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1477">1477</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1478">1478</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1479">1479</th><td>        <i>// (sub:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$wd_in, (mul:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt))  =&gt;  (MSUBV_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="1480">1480</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MSUBV_H,</td></tr>
<tr><th id="1481">1481</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="1482">1482</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wd_in</i></td></tr>
<tr><th id="1483">1483</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="1484">1484</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="1485">1485</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1486">1486</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1487">1487</th><td>        <i>// GIR_Coverage, 885,</i></td></tr>
<tr><th id="1488">1488</th><td>        GIR_Done,</td></tr>
<tr><th id="1489">1489</th><td>      <i>// Label 126: @1887</i></td></tr>
<tr><th id="1490">1490</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 127*/</i> <var>1902</var>, <i>// Rule ID 1014 //</i></td></tr>
<tr><th id="1491">1491</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1492">1492</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1493">1493</th><td>        <i>// (sub:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (SUBV_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="1494">1494</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBV_H,</td></tr>
<tr><th id="1495">1495</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1496">1496</th><td>        <i>// GIR_Coverage, 1014,</i></td></tr>
<tr><th id="1497">1497</th><td>        GIR_Done,</td></tr>
<tr><th id="1498">1498</th><td>      <i>// Label 127: @1902</i></td></tr>
<tr><th id="1499">1499</th><td>      GIM_Reject,</td></tr>
<tr><th id="1500">1500</th><td>    <i>// Label 125: @1903</i></td></tr>
<tr><th id="1501">1501</th><td>    GIM_Reject,</td></tr>
<tr><th id="1502">1502</th><td>    <i>// Label 107: @1904</i></td></tr>
<tr><th id="1503">1503</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 128*/</i> <var>1991</var>,</td></tr>
<tr><th id="1504">1504</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1505">1505</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1506">1506</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1507">1507</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1508">1508</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 129*/</i> <var>1975</var>, <i>// Rule ID 884 //</i></td></tr>
<tr><th id="1509">1509</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1510">1510</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="1511">1511</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_MUL,</td></tr>
<tr><th id="1512">1512</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1513">1513</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1514">1514</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1515">1515</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1516">1516</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="1517">1517</th><td>        <i>// (sub:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$wd_in, (mul:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt))  =&gt;  (MSUBV_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$wd_in, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="1518">1518</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MSUBV_B,</td></tr>
<tr><th id="1519">1519</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="1520">1520</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wd_in</i></td></tr>
<tr><th id="1521">1521</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="1522">1522</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="1523">1523</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1524">1524</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1525">1525</th><td>        <i>// GIR_Coverage, 884,</i></td></tr>
<tr><th id="1526">1526</th><td>        GIR_Done,</td></tr>
<tr><th id="1527">1527</th><td>      <i>// Label 129: @1975</i></td></tr>
<tr><th id="1528">1528</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 130*/</i> <var>1990</var>, <i>// Rule ID 1013 //</i></td></tr>
<tr><th id="1529">1529</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1530">1530</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1531">1531</th><td>        <i>// (sub:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (SUBV_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="1532">1532</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBV_B,</td></tr>
<tr><th id="1533">1533</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1534">1534</th><td>        <i>// GIR_Coverage, 1013,</i></td></tr>
<tr><th id="1535">1535</th><td>        GIR_Done,</td></tr>
<tr><th id="1536">1536</th><td>      <i>// Label 130: @1990</i></td></tr>
<tr><th id="1537">1537</th><td>      GIM_Reject,</td></tr>
<tr><th id="1538">1538</th><td>    <i>// Label 128: @1991</i></td></tr>
<tr><th id="1539">1539</th><td>    GIM_Reject,</td></tr>
<tr><th id="1540">1540</th><td>    <i>// Label 108: @1992</i></td></tr>
<tr><th id="1541">1541</th><td>    GIM_Reject,</td></tr>
<tr><th id="1542">1542</th><td>    <i>// Label 2: @1993</i></td></tr>
<tr><th id="1543">1543</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>9</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 138*/</i> <var>2368</var>,</td></tr>
<tr><th id="1544">1544</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 131*/</i> <var>2007</var>,</td></tr>
<tr><th id="1545">1545</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 132*/</i> <var>2152</var>,</td></tr>
<tr><th id="1546">1546</th><td>    <i>/*GILLT_v2s16*/</i><i>/*Label 133*/</i> <var>2213</var>,</td></tr>
<tr><th id="1547">1547</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 134*/</i> <var>2240</var>, <var>0</var>,</td></tr>
<tr><th id="1548">1548</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 135*/</i> <var>2272</var>,</td></tr>
<tr><th id="1549">1549</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 136*/</i> <var>2304</var>,</td></tr>
<tr><th id="1550">1550</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 137*/</i> <var>2336</var>,</td></tr>
<tr><th id="1551">1551</th><td>    <i>// Label 131: @2007</i></td></tr>
<tr><th id="1552">1552</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 139*/</i> <var>2151</var>,</td></tr>
<tr><th id="1553">1553</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1554">1554</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1555">1555</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 140*/</i> <var>2046</var>, <i>// Rule ID 48 //</i></td></tr>
<tr><th id="1556">1556</th><td>        GIM_CheckFeatures, GIFBS_HasMips32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="1557">1557</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1558">1558</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1559">1559</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1560">1560</th><td>        <i>// (mul:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MUL:{ *:[i32] }:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="1561">1561</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MUL,</td></tr>
<tr><th id="1562">1562</th><td>        GIR_AddImplicitDef, <i>/*InsnID*/</i><var>0</var>, Mips::HI0,</td></tr>
<tr><th id="1563">1563</th><td>        GIR_AddImplicitDef, <i>/*InsnID*/</i><var>0</var>, Mips::LO0,</td></tr>
<tr><th id="1564">1564</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1565">1565</th><td>        <i>// GIR_Coverage, 48,</i></td></tr>
<tr><th id="1566">1566</th><td>        GIR_Done,</td></tr>
<tr><th id="1567">1567</th><td>      <i>// Label 140: @2046</i></td></tr>
<tr><th id="1568">1568</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 141*/</i> <var>2069</var>, <i>// Rule ID 320 //</i></td></tr>
<tr><th id="1569">1569</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="1570">1570</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1571">1571</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1572">1572</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1573">1573</th><td>        <i>// (mul:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MUL_R6:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="1574">1574</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MUL_R6,</td></tr>
<tr><th id="1575">1575</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1576">1576</th><td>        <i>// GIR_Coverage, 320,</i></td></tr>
<tr><th id="1577">1577</th><td>        GIR_Done,</td></tr>
<tr><th id="1578">1578</th><td>      <i>// Label 141: @2069</i></td></tr>
<tr><th id="1579">1579</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 142*/</i> <var>2098</var>, <i>// Rule ID 1062 //</i></td></tr>
<tr><th id="1580">1580</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="1581">1581</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1582">1582</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1583">1583</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1584">1584</th><td>        <i>// (mul:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MUL_MM:{ *:[i32] }:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="1585">1585</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MUL_MM,</td></tr>
<tr><th id="1586">1586</th><td>        GIR_AddImplicitDef, <i>/*InsnID*/</i><var>0</var>, Mips::HI0,</td></tr>
<tr><th id="1587">1587</th><td>        GIR_AddImplicitDef, <i>/*InsnID*/</i><var>0</var>, Mips::LO0,</td></tr>
<tr><th id="1588">1588</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1589">1589</th><td>        <i>// GIR_Coverage, 1062,</i></td></tr>
<tr><th id="1590">1590</th><td>        GIR_Done,</td></tr>
<tr><th id="1591">1591</th><td>      <i>// Label 142: @2098</i></td></tr>
<tr><th id="1592">1592</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 143*/</i> <var>2121</var>, <i>// Rule ID 1165 //</i></td></tr>
<tr><th id="1593">1593</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="1594">1594</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1595">1595</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1596">1596</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1597">1597</th><td>        <i>// (mul:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MUL_MMR6:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="1598">1598</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MUL_MMR6,</td></tr>
<tr><th id="1599">1599</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1600">1600</th><td>        <i>// GIR_Coverage, 1165,</i></td></tr>
<tr><th id="1601">1601</th><td>        GIR_Done,</td></tr>
<tr><th id="1602">1602</th><td>      <i>// Label 143: @2121</i></td></tr>
<tr><th id="1603">1603</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 144*/</i> <var>2150</var>, <i>// Rule ID 1783 //</i></td></tr>
<tr><th id="1604">1604</th><td>        GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="1605">1605</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="1606">1606</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="1607">1607</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="1608">1608</th><td>        <i>// (mul:{ *:[i32] } CPU16Regs:{ *:[i32] }:$l, CPU16Regs:{ *:[i32] }:$r)  =&gt;  (MultRxRyRz16:{ *:[i32] }:{ *:[i32] } CPU16Regs:{ *:[i32] }:$l, CPU16Regs:{ *:[i32] }:$r)</i></td></tr>
<tr><th id="1609">1609</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MultRxRyRz16,</td></tr>
<tr><th id="1610">1610</th><td>        GIR_AddImplicitDef, <i>/*InsnID*/</i><var>0</var>, Mips::HI0,</td></tr>
<tr><th id="1611">1611</th><td>        GIR_AddImplicitDef, <i>/*InsnID*/</i><var>0</var>, Mips::LO0,</td></tr>
<tr><th id="1612">1612</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1613">1613</th><td>        <i>// GIR_Coverage, 1783,</i></td></tr>
<tr><th id="1614">1614</th><td>        GIR_Done,</td></tr>
<tr><th id="1615">1615</th><td>      <i>// Label 144: @2150</i></td></tr>
<tr><th id="1616">1616</th><td>      GIM_Reject,</td></tr>
<tr><th id="1617">1617</th><td>    <i>// Label 139: @2151</i></td></tr>
<tr><th id="1618">1618</th><td>    GIM_Reject,</td></tr>
<tr><th id="1619">1619</th><td>    <i>// Label 132: @2152</i></td></tr>
<tr><th id="1620">1620</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 145*/</i> <var>2212</var>,</td></tr>
<tr><th id="1621">1621</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1622">1622</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1623">1623</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="1624">1624</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="1625">1625</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="1626">1626</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 146*/</i> <var>2200</var>, <i>// Rule ID 262 //</i></td></tr>
<tr><th id="1627">1627</th><td>        GIM_CheckFeatures, GIFBS_HasCnMips,</td></tr>
<tr><th id="1628">1628</th><td>        <i>// (mul:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)  =&gt;  (DMUL:{ *:[i64] }:{ *:[i32] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)</i></td></tr>
<tr><th id="1629">1629</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DMUL,</td></tr>
<tr><th id="1630">1630</th><td>        GIR_AddImplicitDef, <i>/*InsnID*/</i><var>0</var>, Mips::HI0,</td></tr>
<tr><th id="1631">1631</th><td>        GIR_AddImplicitDef, <i>/*InsnID*/</i><var>0</var>, Mips::LO0,</td></tr>
<tr><th id="1632">1632</th><td>        GIR_AddImplicitDef, <i>/*InsnID*/</i><var>0</var>, Mips::P0,</td></tr>
<tr><th id="1633">1633</th><td>        GIR_AddImplicitDef, <i>/*InsnID*/</i><var>0</var>, Mips::P1,</td></tr>
<tr><th id="1634">1634</th><td>        GIR_AddImplicitDef, <i>/*InsnID*/</i><var>0</var>, Mips::P2,</td></tr>
<tr><th id="1635">1635</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1636">1636</th><td>        <i>// GIR_Coverage, 262,</i></td></tr>
<tr><th id="1637">1637</th><td>        GIR_Done,</td></tr>
<tr><th id="1638">1638</th><td>      <i>// Label 146: @2200</i></td></tr>
<tr><th id="1639">1639</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 147*/</i> <var>2211</var>, <i>// Rule ID 335 //</i></td></tr>
<tr><th id="1640">1640</th><td>        GIM_CheckFeatures, GIFBS_HasMips64r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="1641">1641</th><td>        <i>// (mul:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)  =&gt;  (DMUL_R6:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)</i></td></tr>
<tr><th id="1642">1642</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DMUL_R6,</td></tr>
<tr><th id="1643">1643</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1644">1644</th><td>        <i>// GIR_Coverage, 335,</i></td></tr>
<tr><th id="1645">1645</th><td>        GIR_Done,</td></tr>
<tr><th id="1646">1646</th><td>      <i>// Label 147: @2211</i></td></tr>
<tr><th id="1647">1647</th><td>      GIM_Reject,</td></tr>
<tr><th id="1648">1648</th><td>    <i>// Label 145: @2212</i></td></tr>
<tr><th id="1649">1649</th><td>    GIM_Reject,</td></tr>
<tr><th id="1650">1650</th><td>    <i>// Label 133: @2213</i></td></tr>
<tr><th id="1651">1651</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 148*/</i> <var>2239</var>, <i>// Rule ID 1884 //</i></td></tr>
<tr><th id="1652">1652</th><td>      GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="1653">1653</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="1654">1654</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="1655">1655</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="1656">1656</th><td>      <i>// (mul:{ *:[v2i16] } v2i16:{ *:[v2i16] }:$a, v2i16:{ *:[v2i16] }:$b)  =&gt;  (MUL_PH:{ *:[v2i16] } v2i16:{ *:[v2i16] }:$a, v2i16:{ *:[v2i16] }:$b)</i></td></tr>
<tr><th id="1657">1657</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MUL_PH,</td></tr>
<tr><th id="1658">1658</th><td>      GIR_AddImplicitDef, <i>/*InsnID*/</i><var>0</var>, Mips::DSPOutFlag21,</td></tr>
<tr><th id="1659">1659</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1660">1660</th><td>      <i>// GIR_Coverage, 1884,</i></td></tr>
<tr><th id="1661">1661</th><td>      GIR_Done,</td></tr>
<tr><th id="1662">1662</th><td>    <i>// Label 148: @2239</i></td></tr>
<tr><th id="1663">1663</th><td>    GIM_Reject,</td></tr>
<tr><th id="1664">1664</th><td>    <i>// Label 134: @2240</i></td></tr>
<tr><th id="1665">1665</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 149*/</i> <var>2271</var>, <i>// Rule ID 895 //</i></td></tr>
<tr><th id="1666">1666</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1667">1667</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="1668">1668</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="1669">1669</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1670">1670</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1671">1671</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1672">1672</th><td>      <i>// (mul:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (MULV_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="1673">1673</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULV_D,</td></tr>
<tr><th id="1674">1674</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1675">1675</th><td>      <i>// GIR_Coverage, 895,</i></td></tr>
<tr><th id="1676">1676</th><td>      GIR_Done,</td></tr>
<tr><th id="1677">1677</th><td>    <i>// Label 149: @2271</i></td></tr>
<tr><th id="1678">1678</th><td>    GIM_Reject,</td></tr>
<tr><th id="1679">1679</th><td>    <i>// Label 135: @2272</i></td></tr>
<tr><th id="1680">1680</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 150*/</i> <var>2303</var>, <i>// Rule ID 894 //</i></td></tr>
<tr><th id="1681">1681</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1682">1682</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1683">1683</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1684">1684</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1685">1685</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1686">1686</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1687">1687</th><td>      <i>// (mul:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (MULV_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="1688">1688</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULV_W,</td></tr>
<tr><th id="1689">1689</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1690">1690</th><td>      <i>// GIR_Coverage, 894,</i></td></tr>
<tr><th id="1691">1691</th><td>      GIR_Done,</td></tr>
<tr><th id="1692">1692</th><td>    <i>// Label 150: @2303</i></td></tr>
<tr><th id="1693">1693</th><td>    GIM_Reject,</td></tr>
<tr><th id="1694">1694</th><td>    <i>// Label 136: @2304</i></td></tr>
<tr><th id="1695">1695</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 151*/</i> <var>2335</var>, <i>// Rule ID 893 //</i></td></tr>
<tr><th id="1696">1696</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1697">1697</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="1698">1698</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="1699">1699</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1700">1700</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1701">1701</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1702">1702</th><td>      <i>// (mul:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (MULV_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="1703">1703</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULV_H,</td></tr>
<tr><th id="1704">1704</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1705">1705</th><td>      <i>// GIR_Coverage, 893,</i></td></tr>
<tr><th id="1706">1706</th><td>      GIR_Done,</td></tr>
<tr><th id="1707">1707</th><td>    <i>// Label 151: @2335</i></td></tr>
<tr><th id="1708">1708</th><td>    GIM_Reject,</td></tr>
<tr><th id="1709">1709</th><td>    <i>// Label 137: @2336</i></td></tr>
<tr><th id="1710">1710</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 152*/</i> <var>2367</var>, <i>// Rule ID 892 //</i></td></tr>
<tr><th id="1711">1711</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1712">1712</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1713">1713</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1714">1714</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1715">1715</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1716">1716</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1717">1717</th><td>      <i>// (mul:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (MULV_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="1718">1718</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULV_B,</td></tr>
<tr><th id="1719">1719</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1720">1720</th><td>      <i>// GIR_Coverage, 892,</i></td></tr>
<tr><th id="1721">1721</th><td>      GIR_Done,</td></tr>
<tr><th id="1722">1722</th><td>    <i>// Label 152: @2367</i></td></tr>
<tr><th id="1723">1723</th><td>    GIM_Reject,</td></tr>
<tr><th id="1724">1724</th><td>    <i>// Label 138: @2368</i></td></tr>
<tr><th id="1725">1725</th><td>    GIM_Reject,</td></tr>
<tr><th id="1726">1726</th><td>    <i>// Label 3: @2369</i></td></tr>
<tr><th id="1727">1727</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>9</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 159*/</i> <var>2589</var>,</td></tr>
<tr><th id="1728">1728</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 153*/</i> <var>2383</var>,</td></tr>
<tr><th id="1729">1729</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 154*/</i> <var>2429</var>, <var>0</var>,</td></tr>
<tr><th id="1730">1730</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 155*/</i> <var>2461</var>, <var>0</var>,</td></tr>
<tr><th id="1731">1731</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 156*/</i> <var>2493</var>,</td></tr>
<tr><th id="1732">1732</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 157*/</i> <var>2525</var>,</td></tr>
<tr><th id="1733">1733</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 158*/</i> <var>2557</var>,</td></tr>
<tr><th id="1734">1734</th><td>    <i>// Label 153: @2383</i></td></tr>
<tr><th id="1735">1735</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 160*/</i> <var>2428</var>,</td></tr>
<tr><th id="1736">1736</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1737">1737</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1738">1738</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1739">1739</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1740">1740</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1741">1741</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 161*/</i> <var>2416</var>, <i>// Rule ID 314 //</i></td></tr>
<tr><th id="1742">1742</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="1743">1743</th><td>        <i>// (sdiv:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (DIV:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="1744">1744</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DIV,</td></tr>
<tr><th id="1745">1745</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1746">1746</th><td>        <i>// GIR_Coverage, 314,</i></td></tr>
<tr><th id="1747">1747</th><td>        GIR_Done,</td></tr>
<tr><th id="1748">1748</th><td>      <i>// Label 161: @2416</i></td></tr>
<tr><th id="1749">1749</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 162*/</i> <var>2427</var>, <i>// Rule ID 1158 //</i></td></tr>
<tr><th id="1750">1750</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="1751">1751</th><td>        <i>// (sdiv:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (DIV_MMR6:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="1752">1752</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DIV_MMR6,</td></tr>
<tr><th id="1753">1753</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1754">1754</th><td>        <i>// GIR_Coverage, 1158,</i></td></tr>
<tr><th id="1755">1755</th><td>        GIR_Done,</td></tr>
<tr><th id="1756">1756</th><td>      <i>// Label 162: @2427</i></td></tr>
<tr><th id="1757">1757</th><td>      GIM_Reject,</td></tr>
<tr><th id="1758">1758</th><td>    <i>// Label 160: @2428</i></td></tr>
<tr><th id="1759">1759</th><td>    GIM_Reject,</td></tr>
<tr><th id="1760">1760</th><td>    <i>// Label 154: @2429</i></td></tr>
<tr><th id="1761">1761</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 163*/</i> <var>2460</var>, <i>// Rule ID 329 //</i></td></tr>
<tr><th id="1762">1762</th><td>      GIM_CheckFeatures, GIFBS_HasMips64r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="1763">1763</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1764">1764</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1765">1765</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="1766">1766</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="1767">1767</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="1768">1768</th><td>      <i>// (sdiv:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)  =&gt;  (DDIV:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)</i></td></tr>
<tr><th id="1769">1769</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DDIV,</td></tr>
<tr><th id="1770">1770</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1771">1771</th><td>      <i>// GIR_Coverage, 329,</i></td></tr>
<tr><th id="1772">1772</th><td>      GIR_Done,</td></tr>
<tr><th id="1773">1773</th><td>    <i>// Label 163: @2460</i></td></tr>
<tr><th id="1774">1774</th><td>    GIM_Reject,</td></tr>
<tr><th id="1775">1775</th><td>    <i>// Label 155: @2461</i></td></tr>
<tr><th id="1776">1776</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 164*/</i> <var>2492</var>, <i>// Rule ID 635 //</i></td></tr>
<tr><th id="1777">1777</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1778">1778</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="1779">1779</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="1780">1780</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1781">1781</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1782">1782</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1783">1783</th><td>      <i>// (sdiv:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (DIV_S_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="1784">1784</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DIV_S_D,</td></tr>
<tr><th id="1785">1785</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1786">1786</th><td>      <i>// GIR_Coverage, 635,</i></td></tr>
<tr><th id="1787">1787</th><td>      GIR_Done,</td></tr>
<tr><th id="1788">1788</th><td>    <i>// Label 164: @2492</i></td></tr>
<tr><th id="1789">1789</th><td>    GIM_Reject,</td></tr>
<tr><th id="1790">1790</th><td>    <i>// Label 156: @2493</i></td></tr>
<tr><th id="1791">1791</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 165*/</i> <var>2524</var>, <i>// Rule ID 634 //</i></td></tr>
<tr><th id="1792">1792</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1793">1793</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1794">1794</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1795">1795</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1796">1796</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1797">1797</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1798">1798</th><td>      <i>// (sdiv:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (DIV_S_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="1799">1799</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DIV_S_W,</td></tr>
<tr><th id="1800">1800</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1801">1801</th><td>      <i>// GIR_Coverage, 634,</i></td></tr>
<tr><th id="1802">1802</th><td>      GIR_Done,</td></tr>
<tr><th id="1803">1803</th><td>    <i>// Label 165: @2524</i></td></tr>
<tr><th id="1804">1804</th><td>    GIM_Reject,</td></tr>
<tr><th id="1805">1805</th><td>    <i>// Label 157: @2525</i></td></tr>
<tr><th id="1806">1806</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 166*/</i> <var>2556</var>, <i>// Rule ID 633 //</i></td></tr>
<tr><th id="1807">1807</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1808">1808</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="1809">1809</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="1810">1810</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1811">1811</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1812">1812</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1813">1813</th><td>      <i>// (sdiv:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (DIV_S_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="1814">1814</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DIV_S_H,</td></tr>
<tr><th id="1815">1815</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1816">1816</th><td>      <i>// GIR_Coverage, 633,</i></td></tr>
<tr><th id="1817">1817</th><td>      GIR_Done,</td></tr>
<tr><th id="1818">1818</th><td>    <i>// Label 166: @2556</i></td></tr>
<tr><th id="1819">1819</th><td>    GIM_Reject,</td></tr>
<tr><th id="1820">1820</th><td>    <i>// Label 158: @2557</i></td></tr>
<tr><th id="1821">1821</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 167*/</i> <var>2588</var>, <i>// Rule ID 632 //</i></td></tr>
<tr><th id="1822">1822</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1823">1823</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1824">1824</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1825">1825</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1826">1826</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1827">1827</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1828">1828</th><td>      <i>// (sdiv:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (DIV_S_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="1829">1829</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DIV_S_B,</td></tr>
<tr><th id="1830">1830</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1831">1831</th><td>      <i>// GIR_Coverage, 632,</i></td></tr>
<tr><th id="1832">1832</th><td>      GIR_Done,</td></tr>
<tr><th id="1833">1833</th><td>    <i>// Label 167: @2588</i></td></tr>
<tr><th id="1834">1834</th><td>    GIM_Reject,</td></tr>
<tr><th id="1835">1835</th><td>    <i>// Label 159: @2589</i></td></tr>
<tr><th id="1836">1836</th><td>    GIM_Reject,</td></tr>
<tr><th id="1837">1837</th><td>    <i>// Label 4: @2590</i></td></tr>
<tr><th id="1838">1838</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>9</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 174*/</i> <var>2810</var>,</td></tr>
<tr><th id="1839">1839</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 168*/</i> <var>2604</var>,</td></tr>
<tr><th id="1840">1840</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 169*/</i> <var>2650</var>, <var>0</var>,</td></tr>
<tr><th id="1841">1841</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 170*/</i> <var>2682</var>, <var>0</var>,</td></tr>
<tr><th id="1842">1842</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 171*/</i> <var>2714</var>,</td></tr>
<tr><th id="1843">1843</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 172*/</i> <var>2746</var>,</td></tr>
<tr><th id="1844">1844</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 173*/</i> <var>2778</var>,</td></tr>
<tr><th id="1845">1845</th><td>    <i>// Label 168: @2604</i></td></tr>
<tr><th id="1846">1846</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 175*/</i> <var>2649</var>,</td></tr>
<tr><th id="1847">1847</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1848">1848</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1849">1849</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1850">1850</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1851">1851</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1852">1852</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 176*/</i> <var>2637</var>, <i>// Rule ID 315 //</i></td></tr>
<tr><th id="1853">1853</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="1854">1854</th><td>        <i>// (udiv:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (DIVU:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="1855">1855</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DIVU,</td></tr>
<tr><th id="1856">1856</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1857">1857</th><td>        <i>// GIR_Coverage, 315,</i></td></tr>
<tr><th id="1858">1858</th><td>        GIR_Done,</td></tr>
<tr><th id="1859">1859</th><td>      <i>// Label 176: @2637</i></td></tr>
<tr><th id="1860">1860</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 177*/</i> <var>2648</var>, <i>// Rule ID 1159 //</i></td></tr>
<tr><th id="1861">1861</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="1862">1862</th><td>        <i>// (udiv:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (DIVU_MMR6:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="1863">1863</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DIVU_MMR6,</td></tr>
<tr><th id="1864">1864</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1865">1865</th><td>        <i>// GIR_Coverage, 1159,</i></td></tr>
<tr><th id="1866">1866</th><td>        GIR_Done,</td></tr>
<tr><th id="1867">1867</th><td>      <i>// Label 177: @2648</i></td></tr>
<tr><th id="1868">1868</th><td>      GIM_Reject,</td></tr>
<tr><th id="1869">1869</th><td>    <i>// Label 175: @2649</i></td></tr>
<tr><th id="1870">1870</th><td>    GIM_Reject,</td></tr>
<tr><th id="1871">1871</th><td>    <i>// Label 169: @2650</i></td></tr>
<tr><th id="1872">1872</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 178*/</i> <var>2681</var>, <i>// Rule ID 330 //</i></td></tr>
<tr><th id="1873">1873</th><td>      GIM_CheckFeatures, GIFBS_HasMips64r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="1874">1874</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1875">1875</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1876">1876</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="1877">1877</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="1878">1878</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="1879">1879</th><td>      <i>// (udiv:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)  =&gt;  (DDIVU:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)</i></td></tr>
<tr><th id="1880">1880</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DDIVU,</td></tr>
<tr><th id="1881">1881</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1882">1882</th><td>      <i>// GIR_Coverage, 330,</i></td></tr>
<tr><th id="1883">1883</th><td>      GIR_Done,</td></tr>
<tr><th id="1884">1884</th><td>    <i>// Label 178: @2681</i></td></tr>
<tr><th id="1885">1885</th><td>    GIM_Reject,</td></tr>
<tr><th id="1886">1886</th><td>    <i>// Label 170: @2682</i></td></tr>
<tr><th id="1887">1887</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 179*/</i> <var>2713</var>, <i>// Rule ID 639 //</i></td></tr>
<tr><th id="1888">1888</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1889">1889</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="1890">1890</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="1891">1891</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1892">1892</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1893">1893</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="1894">1894</th><td>      <i>// (udiv:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (DIV_U_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="1895">1895</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DIV_U_D,</td></tr>
<tr><th id="1896">1896</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1897">1897</th><td>      <i>// GIR_Coverage, 639,</i></td></tr>
<tr><th id="1898">1898</th><td>      GIR_Done,</td></tr>
<tr><th id="1899">1899</th><td>    <i>// Label 179: @2713</i></td></tr>
<tr><th id="1900">1900</th><td>    GIM_Reject,</td></tr>
<tr><th id="1901">1901</th><td>    <i>// Label 171: @2714</i></td></tr>
<tr><th id="1902">1902</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 180*/</i> <var>2745</var>, <i>// Rule ID 638 //</i></td></tr>
<tr><th id="1903">1903</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1904">1904</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1905">1905</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="1906">1906</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1907">1907</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1908">1908</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="1909">1909</th><td>      <i>// (udiv:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (DIV_U_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="1910">1910</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DIV_U_W,</td></tr>
<tr><th id="1911">1911</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1912">1912</th><td>      <i>// GIR_Coverage, 638,</i></td></tr>
<tr><th id="1913">1913</th><td>      GIR_Done,</td></tr>
<tr><th id="1914">1914</th><td>    <i>// Label 180: @2745</i></td></tr>
<tr><th id="1915">1915</th><td>    GIM_Reject,</td></tr>
<tr><th id="1916">1916</th><td>    <i>// Label 172: @2746</i></td></tr>
<tr><th id="1917">1917</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 181*/</i> <var>2777</var>, <i>// Rule ID 637 //</i></td></tr>
<tr><th id="1918">1918</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1919">1919</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="1920">1920</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="1921">1921</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1922">1922</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1923">1923</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="1924">1924</th><td>      <i>// (udiv:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (DIV_U_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="1925">1925</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DIV_U_H,</td></tr>
<tr><th id="1926">1926</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1927">1927</th><td>      <i>// GIR_Coverage, 637,</i></td></tr>
<tr><th id="1928">1928</th><td>      GIR_Done,</td></tr>
<tr><th id="1929">1929</th><td>    <i>// Label 181: @2777</i></td></tr>
<tr><th id="1930">1930</th><td>    GIM_Reject,</td></tr>
<tr><th id="1931">1931</th><td>    <i>// Label 173: @2778</i></td></tr>
<tr><th id="1932">1932</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 182*/</i> <var>2809</var>, <i>// Rule ID 636 //</i></td></tr>
<tr><th id="1933">1933</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="1934">1934</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1935">1935</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="1936">1936</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1937">1937</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1938">1938</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="1939">1939</th><td>      <i>// (udiv:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (DIV_U_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="1940">1940</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DIV_U_B,</td></tr>
<tr><th id="1941">1941</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1942">1942</th><td>      <i>// GIR_Coverage, 636,</i></td></tr>
<tr><th id="1943">1943</th><td>      GIR_Done,</td></tr>
<tr><th id="1944">1944</th><td>    <i>// Label 182: @2809</i></td></tr>
<tr><th id="1945">1945</th><td>    GIM_Reject,</td></tr>
<tr><th id="1946">1946</th><td>    <i>// Label 174: @2810</i></td></tr>
<tr><th id="1947">1947</th><td>    GIM_Reject,</td></tr>
<tr><th id="1948">1948</th><td>    <i>// Label 5: @2811</i></td></tr>
<tr><th id="1949">1949</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>9</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 189*/</i> <var>3031</var>,</td></tr>
<tr><th id="1950">1950</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 183*/</i> <var>2825</var>,</td></tr>
<tr><th id="1951">1951</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 184*/</i> <var>2871</var>, <var>0</var>,</td></tr>
<tr><th id="1952">1952</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 185*/</i> <var>2903</var>, <var>0</var>,</td></tr>
<tr><th id="1953">1953</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 186*/</i> <var>2935</var>,</td></tr>
<tr><th id="1954">1954</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 187*/</i> <var>2967</var>,</td></tr>
<tr><th id="1955">1955</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 188*/</i> <var>2999</var>,</td></tr>
<tr><th id="1956">1956</th><td>    <i>// Label 183: @2825</i></td></tr>
<tr><th id="1957">1957</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 190*/</i> <var>2870</var>,</td></tr>
<tr><th id="1958">1958</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1959">1959</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="1960">1960</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1961">1961</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1962">1962</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="1963">1963</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 191*/</i> <var>2858</var>, <i>// Rule ID 316 //</i></td></tr>
<tr><th id="1964">1964</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="1965">1965</th><td>        <i>// (srem:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MOD:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="1966">1966</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOD,</td></tr>
<tr><th id="1967">1967</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1968">1968</th><td>        <i>// GIR_Coverage, 316,</i></td></tr>
<tr><th id="1969">1969</th><td>        GIR_Done,</td></tr>
<tr><th id="1970">1970</th><td>      <i>// Label 191: @2858</i></td></tr>
<tr><th id="1971">1971</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 192*/</i> <var>2869</var>, <i>// Rule ID 1163 //</i></td></tr>
<tr><th id="1972">1972</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="1973">1973</th><td>        <i>// (srem:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MOD_MMR6:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="1974">1974</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOD_MMR6,</td></tr>
<tr><th id="1975">1975</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1976">1976</th><td>        <i>// GIR_Coverage, 1163,</i></td></tr>
<tr><th id="1977">1977</th><td>        GIR_Done,</td></tr>
<tr><th id="1978">1978</th><td>      <i>// Label 192: @2869</i></td></tr>
<tr><th id="1979">1979</th><td>      GIM_Reject,</td></tr>
<tr><th id="1980">1980</th><td>    <i>// Label 190: @2870</i></td></tr>
<tr><th id="1981">1981</th><td>    GIM_Reject,</td></tr>
<tr><th id="1982">1982</th><td>    <i>// Label 184: @2871</i></td></tr>
<tr><th id="1983">1983</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 193*/</i> <var>2902</var>, <i>// Rule ID 331 //</i></td></tr>
<tr><th id="1984">1984</th><td>      GIM_CheckFeatures, GIFBS_HasMips64r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="1985">1985</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1986">1986</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="1987">1987</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="1988">1988</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="1989">1989</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="1990">1990</th><td>      <i>// (srem:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)  =&gt;  (DMOD:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)</i></td></tr>
<tr><th id="1991">1991</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DMOD,</td></tr>
<tr><th id="1992">1992</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="1993">1993</th><td>      <i>// GIR_Coverage, 331,</i></td></tr>
<tr><th id="1994">1994</th><td>      GIR_Done,</td></tr>
<tr><th id="1995">1995</th><td>    <i>// Label 193: @2902</i></td></tr>
<tr><th id="1996">1996</th><td>    GIM_Reject,</td></tr>
<tr><th id="1997">1997</th><td>    <i>// Label 185: @2903</i></td></tr>
<tr><th id="1998">1998</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 194*/</i> <var>2934</var>, <i>// Rule ID 875 //</i></td></tr>
<tr><th id="1999">1999</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2000">2000</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="2001">2001</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="2002">2002</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="2003">2003</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="2004">2004</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="2005">2005</th><td>      <i>// (srem:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (MOD_S_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="2006">2006</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOD_S_D,</td></tr>
<tr><th id="2007">2007</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2008">2008</th><td>      <i>// GIR_Coverage, 875,</i></td></tr>
<tr><th id="2009">2009</th><td>      GIR_Done,</td></tr>
<tr><th id="2010">2010</th><td>    <i>// Label 194: @2934</i></td></tr>
<tr><th id="2011">2011</th><td>    GIM_Reject,</td></tr>
<tr><th id="2012">2012</th><td>    <i>// Label 186: @2935</i></td></tr>
<tr><th id="2013">2013</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 195*/</i> <var>2966</var>, <i>// Rule ID 874 //</i></td></tr>
<tr><th id="2014">2014</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2015">2015</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2016">2016</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2017">2017</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="2018">2018</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="2019">2019</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="2020">2020</th><td>      <i>// (srem:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (MOD_S_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="2021">2021</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOD_S_W,</td></tr>
<tr><th id="2022">2022</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2023">2023</th><td>      <i>// GIR_Coverage, 874,</i></td></tr>
<tr><th id="2024">2024</th><td>      GIR_Done,</td></tr>
<tr><th id="2025">2025</th><td>    <i>// Label 195: @2966</i></td></tr>
<tr><th id="2026">2026</th><td>    GIM_Reject,</td></tr>
<tr><th id="2027">2027</th><td>    <i>// Label 187: @2967</i></td></tr>
<tr><th id="2028">2028</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 196*/</i> <var>2998</var>, <i>// Rule ID 873 //</i></td></tr>
<tr><th id="2029">2029</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2030">2030</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="2031">2031</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="2032">2032</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="2033">2033</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="2034">2034</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="2035">2035</th><td>      <i>// (srem:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (MOD_S_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="2036">2036</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOD_S_H,</td></tr>
<tr><th id="2037">2037</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2038">2038</th><td>      <i>// GIR_Coverage, 873,</i></td></tr>
<tr><th id="2039">2039</th><td>      GIR_Done,</td></tr>
<tr><th id="2040">2040</th><td>    <i>// Label 196: @2998</i></td></tr>
<tr><th id="2041">2041</th><td>    GIM_Reject,</td></tr>
<tr><th id="2042">2042</th><td>    <i>// Label 188: @2999</i></td></tr>
<tr><th id="2043">2043</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 197*/</i> <var>3030</var>, <i>// Rule ID 872 //</i></td></tr>
<tr><th id="2044">2044</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2045">2045</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2046">2046</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2047">2047</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="2048">2048</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="2049">2049</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="2050">2050</th><td>      <i>// (srem:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (MOD_S_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="2051">2051</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOD_S_B,</td></tr>
<tr><th id="2052">2052</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2053">2053</th><td>      <i>// GIR_Coverage, 872,</i></td></tr>
<tr><th id="2054">2054</th><td>      GIR_Done,</td></tr>
<tr><th id="2055">2055</th><td>    <i>// Label 197: @3030</i></td></tr>
<tr><th id="2056">2056</th><td>    GIM_Reject,</td></tr>
<tr><th id="2057">2057</th><td>    <i>// Label 189: @3031</i></td></tr>
<tr><th id="2058">2058</th><td>    GIM_Reject,</td></tr>
<tr><th id="2059">2059</th><td>    <i>// Label 6: @3032</i></td></tr>
<tr><th id="2060">2060</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>9</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 204*/</i> <var>3252</var>,</td></tr>
<tr><th id="2061">2061</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 198*/</i> <var>3046</var>,</td></tr>
<tr><th id="2062">2062</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 199*/</i> <var>3092</var>, <var>0</var>,</td></tr>
<tr><th id="2063">2063</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 200*/</i> <var>3124</var>, <var>0</var>,</td></tr>
<tr><th id="2064">2064</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 201*/</i> <var>3156</var>,</td></tr>
<tr><th id="2065">2065</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 202*/</i> <var>3188</var>,</td></tr>
<tr><th id="2066">2066</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 203*/</i> <var>3220</var>,</td></tr>
<tr><th id="2067">2067</th><td>    <i>// Label 198: @3046</i></td></tr>
<tr><th id="2068">2068</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 205*/</i> <var>3091</var>,</td></tr>
<tr><th id="2069">2069</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2070">2070</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2071">2071</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2072">2072</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2073">2073</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2074">2074</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 206*/</i> <var>3079</var>, <i>// Rule ID 317 //</i></td></tr>
<tr><th id="2075">2075</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="2076">2076</th><td>        <i>// (urem:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MODU:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="2077">2077</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MODU,</td></tr>
<tr><th id="2078">2078</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2079">2079</th><td>        <i>// GIR_Coverage, 317,</i></td></tr>
<tr><th id="2080">2080</th><td>        GIR_Done,</td></tr>
<tr><th id="2081">2081</th><td>      <i>// Label 206: @3079</i></td></tr>
<tr><th id="2082">2082</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 207*/</i> <var>3090</var>, <i>// Rule ID 1164 //</i></td></tr>
<tr><th id="2083">2083</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="2084">2084</th><td>        <i>// (urem:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MODU_MMR6:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="2085">2085</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MODU_MMR6,</td></tr>
<tr><th id="2086">2086</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2087">2087</th><td>        <i>// GIR_Coverage, 1164,</i></td></tr>
<tr><th id="2088">2088</th><td>        GIR_Done,</td></tr>
<tr><th id="2089">2089</th><td>      <i>// Label 207: @3090</i></td></tr>
<tr><th id="2090">2090</th><td>      GIM_Reject,</td></tr>
<tr><th id="2091">2091</th><td>    <i>// Label 205: @3091</i></td></tr>
<tr><th id="2092">2092</th><td>    GIM_Reject,</td></tr>
<tr><th id="2093">2093</th><td>    <i>// Label 199: @3092</i></td></tr>
<tr><th id="2094">2094</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 208*/</i> <var>3123</var>, <i>// Rule ID 332 //</i></td></tr>
<tr><th id="2095">2095</th><td>      GIM_CheckFeatures, GIFBS_HasMips64r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="2096">2096</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2097">2097</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2098">2098</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="2099">2099</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="2100">2100</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="2101">2101</th><td>      <i>// (urem:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)  =&gt;  (DMODU:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)</i></td></tr>
<tr><th id="2102">2102</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DMODU,</td></tr>
<tr><th id="2103">2103</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2104">2104</th><td>      <i>// GIR_Coverage, 332,</i></td></tr>
<tr><th id="2105">2105</th><td>      GIR_Done,</td></tr>
<tr><th id="2106">2106</th><td>    <i>// Label 208: @3123</i></td></tr>
<tr><th id="2107">2107</th><td>    GIM_Reject,</td></tr>
<tr><th id="2108">2108</th><td>    <i>// Label 200: @3124</i></td></tr>
<tr><th id="2109">2109</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 209*/</i> <var>3155</var>, <i>// Rule ID 879 //</i></td></tr>
<tr><th id="2110">2110</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2111">2111</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="2112">2112</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="2113">2113</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="2114">2114</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="2115">2115</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="2116">2116</th><td>      <i>// (urem:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (MOD_U_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="2117">2117</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOD_U_D,</td></tr>
<tr><th id="2118">2118</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2119">2119</th><td>      <i>// GIR_Coverage, 879,</i></td></tr>
<tr><th id="2120">2120</th><td>      GIR_Done,</td></tr>
<tr><th id="2121">2121</th><td>    <i>// Label 209: @3155</i></td></tr>
<tr><th id="2122">2122</th><td>    GIM_Reject,</td></tr>
<tr><th id="2123">2123</th><td>    <i>// Label 201: @3156</i></td></tr>
<tr><th id="2124">2124</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 210*/</i> <var>3187</var>, <i>// Rule ID 878 //</i></td></tr>
<tr><th id="2125">2125</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2126">2126</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2127">2127</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2128">2128</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="2129">2129</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="2130">2130</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="2131">2131</th><td>      <i>// (urem:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (MOD_U_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="2132">2132</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOD_U_W,</td></tr>
<tr><th id="2133">2133</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2134">2134</th><td>      <i>// GIR_Coverage, 878,</i></td></tr>
<tr><th id="2135">2135</th><td>      GIR_Done,</td></tr>
<tr><th id="2136">2136</th><td>    <i>// Label 210: @3187</i></td></tr>
<tr><th id="2137">2137</th><td>    GIM_Reject,</td></tr>
<tr><th id="2138">2138</th><td>    <i>// Label 202: @3188</i></td></tr>
<tr><th id="2139">2139</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 211*/</i> <var>3219</var>, <i>// Rule ID 877 //</i></td></tr>
<tr><th id="2140">2140</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2141">2141</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="2142">2142</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="2143">2143</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="2144">2144</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="2145">2145</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="2146">2146</th><td>      <i>// (urem:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (MOD_U_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="2147">2147</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOD_U_H,</td></tr>
<tr><th id="2148">2148</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2149">2149</th><td>      <i>// GIR_Coverage, 877,</i></td></tr>
<tr><th id="2150">2150</th><td>      GIR_Done,</td></tr>
<tr><th id="2151">2151</th><td>    <i>// Label 211: @3219</i></td></tr>
<tr><th id="2152">2152</th><td>    GIM_Reject,</td></tr>
<tr><th id="2153">2153</th><td>    <i>// Label 203: @3220</i></td></tr>
<tr><th id="2154">2154</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 212*/</i> <var>3251</var>, <i>// Rule ID 876 //</i></td></tr>
<tr><th id="2155">2155</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2156">2156</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2157">2157</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2158">2158</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="2159">2159</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="2160">2160</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="2161">2161</th><td>      <i>// (urem:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (MOD_U_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="2162">2162</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOD_U_B,</td></tr>
<tr><th id="2163">2163</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2164">2164</th><td>      <i>// GIR_Coverage, 876,</i></td></tr>
<tr><th id="2165">2165</th><td>      GIR_Done,</td></tr>
<tr><th id="2166">2166</th><td>    <i>// Label 212: @3251</i></td></tr>
<tr><th id="2167">2167</th><td>    GIM_Reject,</td></tr>
<tr><th id="2168">2168</th><td>    <i>// Label 204: @3252</i></td></tr>
<tr><th id="2169">2169</th><td>    GIM_Reject,</td></tr>
<tr><th id="2170">2170</th><td>    <i>// Label 7: @3253</i></td></tr>
<tr><th id="2171">2171</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>9</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 219*/</i> <var>3739</var>,</td></tr>
<tr><th id="2172">2172</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 213*/</i> <var>3267</var>,</td></tr>
<tr><th id="2173">2173</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 214*/</i> <var>3523</var>, <var>0</var>,</td></tr>
<tr><th id="2174">2174</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 215*/</i> <var>3611</var>, <var>0</var>,</td></tr>
<tr><th id="2175">2175</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 216*/</i> <var>3643</var>,</td></tr>
<tr><th id="2176">2176</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 217*/</i> <var>3675</var>,</td></tr>
<tr><th id="2177">2177</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 218*/</i> <var>3707</var>,</td></tr>
<tr><th id="2178">2178</th><td>    <i>// Label 213: @3267</i></td></tr>
<tr><th id="2179">2179</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 220*/</i> <var>3522</var>,</td></tr>
<tr><th id="2180">2180</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2181">2181</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2182">2182</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 221*/</i> <var>3320</var>, <i>// Rule ID 41 //</i></td></tr>
<tr><th id="2183">2183</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="2184">2184</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2185">2185</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2186">2186</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2187">2187</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="2188">2188</th><td>        GIM_CheckAPIntImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_APInt_Predicate_imm32ZExt16,</td></tr>
<tr><th id="2189">2189</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="2190">2190</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="2191">2191</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2192">2192</th><td>        <i>// (and:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_imm32ZExt16&gt;&gt;:$imm16)  =&gt;  (ANDi:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, (imm:{ *:[i32] }):$imm16)</i></td></tr>
<tr><th id="2193">2193</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ANDi,</td></tr>
<tr><th id="2194">2194</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="2195">2195</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="2196">2196</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm16</i></td></tr>
<tr><th id="2197">2197</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2198">2198</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2199">2199</th><td>        <i>// GIR_Coverage, 41,</i></td></tr>
<tr><th id="2200">2200</th><td>        GIR_Done,</td></tr>
<tr><th id="2201">2201</th><td>      <i>// Label 221: @3320</i></td></tr>
<tr><th id="2202">2202</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 222*/</i> <var>3363</var>, <i>// Rule ID 2124 //</i></td></tr>
<tr><th id="2203">2203</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="2204">2204</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2205">2205</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2206">2206</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2207">2207</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="2208">2208</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExtAndi16,</td></tr>
<tr><th id="2209">2209</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="2210">2210</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="2211">2211</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2212">2212</th><td>        <i>// (and:{ *:[i32] } GPRMM16:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExtAndi16&gt;&gt;:$imm)  =&gt;  (ANDI16_MM:{ *:[i32] } GPRMM16:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExtAndi16&gt;&gt;:$imm)</i></td></tr>
<tr><th id="2213">2213</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ANDI16_MM,</td></tr>
<tr><th id="2214">2214</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="2215">2215</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="2216">2216</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm</i></td></tr>
<tr><th id="2217">2217</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2218">2218</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2219">2219</th><td>        <i>// GIR_Coverage, 2124,</i></td></tr>
<tr><th id="2220">2220</th><td>        GIR_Done,</td></tr>
<tr><th id="2221">2221</th><td>      <i>// Label 222: @3363</i></td></tr>
<tr><th id="2222">2222</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 223*/</i> <var>3406</var>, <i>// Rule ID 2281 //</i></td></tr>
<tr><th id="2223">2223</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="2224">2224</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2225">2225</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2226">2226</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2227">2227</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="2228">2228</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExtAndi16,</td></tr>
<tr><th id="2229">2229</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="2230">2230</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="2231">2231</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2232">2232</th><td>        <i>// (and:{ *:[i32] } GPRMM16:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExtAndi16&gt;&gt;:$imm)  =&gt;  (ANDI16_MMR6:{ *:[i32] } GPRMM16:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExtAndi16&gt;&gt;:$imm)</i></td></tr>
<tr><th id="2233">2233</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ANDI16_MMR6,</td></tr>
<tr><th id="2234">2234</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="2235">2235</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="2236">2236</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm</i></td></tr>
<tr><th id="2237">2237</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2238">2238</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2239">2239</th><td>        <i>// GIR_Coverage, 2281,</i></td></tr>
<tr><th id="2240">2240</th><td>        GIR_Done,</td></tr>
<tr><th id="2241">2241</th><td>      <i>// Label 223: @3406</i></td></tr>
<tr><th id="2242">2242</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 224*/</i> <var>3429</var>, <i>// Rule ID 51 //</i></td></tr>
<tr><th id="2243">2243</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="2244">2244</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2245">2245</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2246">2246</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2247">2247</th><td>        <i>// (and:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (AND:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="2248">2248</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AND,</td></tr>
<tr><th id="2249">2249</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2250">2250</th><td>        <i>// GIR_Coverage, 51,</i></td></tr>
<tr><th id="2251">2251</th><td>        GIR_Done,</td></tr>
<tr><th id="2252">2252</th><td>      <i>// Label 224: @3429</i></td></tr>
<tr><th id="2253">2253</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 225*/</i> <var>3452</var>, <i>// Rule ID 1049 //</i></td></tr>
<tr><th id="2254">2254</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="2255">2255</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2256">2256</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2257">2257</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2258">2258</th><td>        <i>// (and:{ *:[i32] } GPRMM16Opnd:{ *:[i32] }:$rs, GPRMM16Opnd:{ *:[i32] }:$rt)  =&gt;  (AND16_MM:{ *:[i32] } GPRMM16Opnd:{ *:[i32] }:$rs, GPRMM16Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="2259">2259</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AND16_MM,</td></tr>
<tr><th id="2260">2260</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2261">2261</th><td>        <i>// GIR_Coverage, 1049,</i></td></tr>
<tr><th id="2262">2262</th><td>        GIR_Done,</td></tr>
<tr><th id="2263">2263</th><td>      <i>// Label 225: @3452</i></td></tr>
<tr><th id="2264">2264</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 226*/</i> <var>3475</var>, <i>// Rule ID 1065 //</i></td></tr>
<tr><th id="2265">2265</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="2266">2266</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2267">2267</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2268">2268</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2269">2269</th><td>        <i>// (and:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (AND_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="2270">2270</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AND_MM,</td></tr>
<tr><th id="2271">2271</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2272">2272</th><td>        <i>// GIR_Coverage, 1065,</i></td></tr>
<tr><th id="2273">2273</th><td>        GIR_Done,</td></tr>
<tr><th id="2274">2274</th><td>      <i>// Label 226: @3475</i></td></tr>
<tr><th id="2275">2275</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 227*/</i> <var>3498</var>, <i>// Rule ID 1156 //</i></td></tr>
<tr><th id="2276">2276</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="2277">2277</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2278">2278</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2279">2279</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2280">2280</th><td>        <i>// (and:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (AND_MMR6:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="2281">2281</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AND_MMR6,</td></tr>
<tr><th id="2282">2282</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2283">2283</th><td>        <i>// GIR_Coverage, 1156,</i></td></tr>
<tr><th id="2284">2284</th><td>        GIR_Done,</td></tr>
<tr><th id="2285">2285</th><td>      <i>// Label 227: @3498</i></td></tr>
<tr><th id="2286">2286</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 228*/</i> <var>3521</var>, <i>// Rule ID 1782 //</i></td></tr>
<tr><th id="2287">2287</th><td>        GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="2288">2288</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="2289">2289</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="2290">2290</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="2291">2291</th><td>        <i>// (and:{ *:[i32] } CPU16Regs:{ *:[i32] }:$l, CPU16Regs:{ *:[i32] }:$r)  =&gt;  (AndRxRxRy16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$l, CPU16Regs:{ *:[i32] }:$r)</i></td></tr>
<tr><th id="2292">2292</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AndRxRxRy16,</td></tr>
<tr><th id="2293">2293</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2294">2294</th><td>        <i>// GIR_Coverage, 1782,</i></td></tr>
<tr><th id="2295">2295</th><td>        GIR_Done,</td></tr>
<tr><th id="2296">2296</th><td>      <i>// Label 228: @3521</i></td></tr>
<tr><th id="2297">2297</th><td>      GIM_Reject,</td></tr>
<tr><th id="2298">2298</th><td>    <i>// Label 220: @3522</i></td></tr>
<tr><th id="2299">2299</th><td>    GIM_Reject,</td></tr>
<tr><th id="2300">2300</th><td>    <i>// Label 214: @3523</i></td></tr>
<tr><th id="2301">2301</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 229*/</i> <var>3610</var>,</td></tr>
<tr><th id="2302">2302</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2303">2303</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2304">2304</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="2305">2305</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 230*/</i> <var>3590</var>, <i>// Rule ID 257 //</i></td></tr>
<tr><th id="2306">2306</th><td>        GIM_CheckFeatures, GIFBS_HasCnMips,</td></tr>
<tr><th id="2307">2307</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2308">2308</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ADD,</td></tr>
<tr><th id="2309">2309</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2310">2310</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2311">2311</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="2312">2312</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="2313">2313</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <var>255</var>,</td></tr>
<tr><th id="2314">2314</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2315">2315</th><td>        <i>// (and:{ *:[i64] } (add:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt), 255:{ *:[i64] })  =&gt;  (BADDu:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)</i></td></tr>
<tr><th id="2316">2316</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::BADDu,</td></tr>
<tr><th id="2317">2317</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="2318">2318</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="2319">2319</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="2320">2320</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2321">2321</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2322">2322</th><td>        <i>// GIR_Coverage, 257,</i></td></tr>
<tr><th id="2323">2323</th><td>        GIR_Done,</td></tr>
<tr><th id="2324">2324</th><td>      <i>// Label 230: @3590</i></td></tr>
<tr><th id="2325">2325</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 231*/</i> <var>3609</var>, <i>// Rule ID 200 //</i></td></tr>
<tr><th id="2326">2326</th><td>        GIM_CheckFeatures, GIFBS_IsGP64bit_NotInMips16Mode,</td></tr>
<tr><th id="2327">2327</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="2328">2328</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="2329">2329</th><td>        <i>// (and:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)  =&gt;  (AND64:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)</i></td></tr>
<tr><th id="2330">2330</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AND64,</td></tr>
<tr><th id="2331">2331</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2332">2332</th><td>        <i>// GIR_Coverage, 200,</i></td></tr>
<tr><th id="2333">2333</th><td>        GIR_Done,</td></tr>
<tr><th id="2334">2334</th><td>      <i>// Label 231: @3609</i></td></tr>
<tr><th id="2335">2335</th><td>      GIM_Reject,</td></tr>
<tr><th id="2336">2336</th><td>    <i>// Label 229: @3610</i></td></tr>
<tr><th id="2337">2337</th><td>    GIM_Reject,</td></tr>
<tr><th id="2338">2338</th><td>    <i>// Label 215: @3611</i></td></tr>
<tr><th id="2339">2339</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 232*/</i> <var>3642</var>, <i>// Rule ID 506 //</i></td></tr>
<tr><th id="2340">2340</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2341">2341</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="2342">2342</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="2343">2343</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="2344">2344</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="2345">2345</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="2346">2346</th><td>      <i>// (and:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (AND_V_D_PSEUDO:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="2347">2347</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AND_V_D_PSEUDO,</td></tr>
<tr><th id="2348">2348</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2349">2349</th><td>      <i>// GIR_Coverage, 506,</i></td></tr>
<tr><th id="2350">2350</th><td>      GIR_Done,</td></tr>
<tr><th id="2351">2351</th><td>    <i>// Label 232: @3642</i></td></tr>
<tr><th id="2352">2352</th><td>    GIM_Reject,</td></tr>
<tr><th id="2353">2353</th><td>    <i>// Label 216: @3643</i></td></tr>
<tr><th id="2354">2354</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 233*/</i> <var>3674</var>, <i>// Rule ID 505 //</i></td></tr>
<tr><th id="2355">2355</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2356">2356</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2357">2357</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2358">2358</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="2359">2359</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="2360">2360</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="2361">2361</th><td>      <i>// (and:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (AND_V_W_PSEUDO:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="2362">2362</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AND_V_W_PSEUDO,</td></tr>
<tr><th id="2363">2363</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2364">2364</th><td>      <i>// GIR_Coverage, 505,</i></td></tr>
<tr><th id="2365">2365</th><td>      GIR_Done,</td></tr>
<tr><th id="2366">2366</th><td>    <i>// Label 233: @3674</i></td></tr>
<tr><th id="2367">2367</th><td>    GIM_Reject,</td></tr>
<tr><th id="2368">2368</th><td>    <i>// Label 217: @3675</i></td></tr>
<tr><th id="2369">2369</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 234*/</i> <var>3706</var>, <i>// Rule ID 504 //</i></td></tr>
<tr><th id="2370">2370</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2371">2371</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="2372">2372</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="2373">2373</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="2374">2374</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="2375">2375</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="2376">2376</th><td>      <i>// (and:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (AND_V_H_PSEUDO:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="2377">2377</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AND_V_H_PSEUDO,</td></tr>
<tr><th id="2378">2378</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2379">2379</th><td>      <i>// GIR_Coverage, 504,</i></td></tr>
<tr><th id="2380">2380</th><td>      GIR_Done,</td></tr>
<tr><th id="2381">2381</th><td>    <i>// Label 234: @3706</i></td></tr>
<tr><th id="2382">2382</th><td>    GIM_Reject,</td></tr>
<tr><th id="2383">2383</th><td>    <i>// Label 218: @3707</i></td></tr>
<tr><th id="2384">2384</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 235*/</i> <var>3738</var>, <i>// Rule ID 503 //</i></td></tr>
<tr><th id="2385">2385</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2386">2386</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2387">2387</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2388">2388</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="2389">2389</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="2390">2390</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="2391">2391</th><td>      <i>// (and:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (AND_V:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="2392">2392</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AND_V,</td></tr>
<tr><th id="2393">2393</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2394">2394</th><td>      <i>// GIR_Coverage, 503,</i></td></tr>
<tr><th id="2395">2395</th><td>      GIR_Done,</td></tr>
<tr><th id="2396">2396</th><td>    <i>// Label 235: @3738</i></td></tr>
<tr><th id="2397">2397</th><td>    GIM_Reject,</td></tr>
<tr><th id="2398">2398</th><td>    <i>// Label 219: @3739</i></td></tr>
<tr><th id="2399">2399</th><td>    GIM_Reject,</td></tr>
<tr><th id="2400">2400</th><td>    <i>// Label 8: @3740</i></td></tr>
<tr><th id="2401">2401</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>9</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 242*/</i> <var>4084</var>,</td></tr>
<tr><th id="2402">2402</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 236*/</i> <var>3754</var>,</td></tr>
<tr><th id="2403">2403</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 237*/</i> <var>3924</var>, <var>0</var>,</td></tr>
<tr><th id="2404">2404</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 238*/</i> <var>3956</var>, <var>0</var>,</td></tr>
<tr><th id="2405">2405</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 239*/</i> <var>3988</var>,</td></tr>
<tr><th id="2406">2406</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 240*/</i> <var>4020</var>,</td></tr>
<tr><th id="2407">2407</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 241*/</i> <var>4052</var>,</td></tr>
<tr><th id="2408">2408</th><td>    <i>// Label 236: @3754</i></td></tr>
<tr><th id="2409">2409</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 243*/</i> <var>3923</var>,</td></tr>
<tr><th id="2410">2410</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2411">2411</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2412">2412</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 244*/</i> <var>3807</var>, <i>// Rule ID 42 //</i></td></tr>
<tr><th id="2413">2413</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="2414">2414</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2415">2415</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2416">2416</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2417">2417</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="2418">2418</th><td>        GIM_CheckAPIntImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_APInt_Predicate_imm32ZExt16,</td></tr>
<tr><th id="2419">2419</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="2420">2420</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="2421">2421</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2422">2422</th><td>        <i>// (or:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_imm32ZExt16&gt;&gt;:$imm16)  =&gt;  (ORi:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, (imm:{ *:[i32] }):$imm16)</i></td></tr>
<tr><th id="2423">2423</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ORi,</td></tr>
<tr><th id="2424">2424</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="2425">2425</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="2426">2426</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm16</i></td></tr>
<tr><th id="2427">2427</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2428">2428</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2429">2429</th><td>        <i>// GIR_Coverage, 42,</i></td></tr>
<tr><th id="2430">2430</th><td>        GIR_Done,</td></tr>
<tr><th id="2431">2431</th><td>      <i>// Label 244: @3807</i></td></tr>
<tr><th id="2432">2432</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 245*/</i> <var>3830</var>, <i>// Rule ID 52 //</i></td></tr>
<tr><th id="2433">2433</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="2434">2434</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2435">2435</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2436">2436</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2437">2437</th><td>        <i>// (or:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (OR:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="2438">2438</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::OR,</td></tr>
<tr><th id="2439">2439</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2440">2440</th><td>        <i>// GIR_Coverage, 52,</i></td></tr>
<tr><th id="2441">2441</th><td>        GIR_Done,</td></tr>
<tr><th id="2442">2442</th><td>      <i>// Label 245: @3830</i></td></tr>
<tr><th id="2443">2443</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 246*/</i> <var>3853</var>, <i>// Rule ID 1051 //</i></td></tr>
<tr><th id="2444">2444</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="2445">2445</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2446">2446</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2447">2447</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2448">2448</th><td>        <i>// (or:{ *:[i32] } GPRMM16Opnd:{ *:[i32] }:$rs, GPRMM16Opnd:{ *:[i32] }:$rt)  =&gt;  (OR16_MM:{ *:[i32] } GPRMM16Opnd:{ *:[i32] }:$rs, GPRMM16Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="2449">2449</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::OR16_MM,</td></tr>
<tr><th id="2450">2450</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2451">2451</th><td>        <i>// GIR_Coverage, 1051,</i></td></tr>
<tr><th id="2452">2452</th><td>        GIR_Done,</td></tr>
<tr><th id="2453">2453</th><td>      <i>// Label 246: @3853</i></td></tr>
<tr><th id="2454">2454</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 247*/</i> <var>3876</var>, <i>// Rule ID 1066 //</i></td></tr>
<tr><th id="2455">2455</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="2456">2456</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2457">2457</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2458">2458</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2459">2459</th><td>        <i>// (or:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (OR_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="2460">2460</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::OR_MM,</td></tr>
<tr><th id="2461">2461</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2462">2462</th><td>        <i>// GIR_Coverage, 1066,</i></td></tr>
<tr><th id="2463">2463</th><td>        GIR_Done,</td></tr>
<tr><th id="2464">2464</th><td>      <i>// Label 247: @3876</i></td></tr>
<tr><th id="2465">2465</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 248*/</i> <var>3899</var>, <i>// Rule ID 1169 //</i></td></tr>
<tr><th id="2466">2466</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="2467">2467</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2468">2468</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2469">2469</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2470">2470</th><td>        <i>// (or:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (OR_MMR6:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="2471">2471</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::OR_MMR6,</td></tr>
<tr><th id="2472">2472</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2473">2473</th><td>        <i>// GIR_Coverage, 1169,</i></td></tr>
<tr><th id="2474">2474</th><td>        GIR_Done,</td></tr>
<tr><th id="2475">2475</th><td>      <i>// Label 248: @3899</i></td></tr>
<tr><th id="2476">2476</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 249*/</i> <var>3922</var>, <i>// Rule ID 1784 //</i></td></tr>
<tr><th id="2477">2477</th><td>        GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="2478">2478</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="2479">2479</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="2480">2480</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="2481">2481</th><td>        <i>// (or:{ *:[i32] } CPU16Regs:{ *:[i32] }:$l, CPU16Regs:{ *:[i32] }:$r)  =&gt;  (OrRxRxRy16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$l, CPU16Regs:{ *:[i32] }:$r)</i></td></tr>
<tr><th id="2482">2482</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::OrRxRxRy16,</td></tr>
<tr><th id="2483">2483</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2484">2484</th><td>        <i>// GIR_Coverage, 1784,</i></td></tr>
<tr><th id="2485">2485</th><td>        GIR_Done,</td></tr>
<tr><th id="2486">2486</th><td>      <i>// Label 249: @3922</i></td></tr>
<tr><th id="2487">2487</th><td>      GIM_Reject,</td></tr>
<tr><th id="2488">2488</th><td>    <i>// Label 243: @3923</i></td></tr>
<tr><th id="2489">2489</th><td>    GIM_Reject,</td></tr>
<tr><th id="2490">2490</th><td>    <i>// Label 237: @3924</i></td></tr>
<tr><th id="2491">2491</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 250*/</i> <var>3955</var>, <i>// Rule ID 201 //</i></td></tr>
<tr><th id="2492">2492</th><td>      GIM_CheckFeatures, GIFBS_IsGP64bit_NotInMips16Mode,</td></tr>
<tr><th id="2493">2493</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2494">2494</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2495">2495</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="2496">2496</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="2497">2497</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="2498">2498</th><td>      <i>// (or:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)  =&gt;  (OR64:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)</i></td></tr>
<tr><th id="2499">2499</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::OR64,</td></tr>
<tr><th id="2500">2500</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2501">2501</th><td>      <i>// GIR_Coverage, 201,</i></td></tr>
<tr><th id="2502">2502</th><td>      GIR_Done,</td></tr>
<tr><th id="2503">2503</th><td>    <i>// Label 250: @3955</i></td></tr>
<tr><th id="2504">2504</th><td>    GIM_Reject,</td></tr>
<tr><th id="2505">2505</th><td>    <i>// Label 238: @3956</i></td></tr>
<tr><th id="2506">2506</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 251*/</i> <var>3987</var>, <i>// Rule ID 912 //</i></td></tr>
<tr><th id="2507">2507</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2508">2508</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="2509">2509</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="2510">2510</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="2511">2511</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="2512">2512</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="2513">2513</th><td>      <i>// (or:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (OR_V_D_PSEUDO:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="2514">2514</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::OR_V_D_PSEUDO,</td></tr>
<tr><th id="2515">2515</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2516">2516</th><td>      <i>// GIR_Coverage, 912,</i></td></tr>
<tr><th id="2517">2517</th><td>      GIR_Done,</td></tr>
<tr><th id="2518">2518</th><td>    <i>// Label 251: @3987</i></td></tr>
<tr><th id="2519">2519</th><td>    GIM_Reject,</td></tr>
<tr><th id="2520">2520</th><td>    <i>// Label 239: @3988</i></td></tr>
<tr><th id="2521">2521</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 252*/</i> <var>4019</var>, <i>// Rule ID 911 //</i></td></tr>
<tr><th id="2522">2522</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2523">2523</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2524">2524</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2525">2525</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="2526">2526</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="2527">2527</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="2528">2528</th><td>      <i>// (or:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (OR_V_W_PSEUDO:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="2529">2529</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::OR_V_W_PSEUDO,</td></tr>
<tr><th id="2530">2530</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2531">2531</th><td>      <i>// GIR_Coverage, 911,</i></td></tr>
<tr><th id="2532">2532</th><td>      GIR_Done,</td></tr>
<tr><th id="2533">2533</th><td>    <i>// Label 252: @4019</i></td></tr>
<tr><th id="2534">2534</th><td>    GIM_Reject,</td></tr>
<tr><th id="2535">2535</th><td>    <i>// Label 240: @4020</i></td></tr>
<tr><th id="2536">2536</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 253*/</i> <var>4051</var>, <i>// Rule ID 910 //</i></td></tr>
<tr><th id="2537">2537</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2538">2538</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="2539">2539</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="2540">2540</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="2541">2541</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="2542">2542</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="2543">2543</th><td>      <i>// (or:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (OR_V_H_PSEUDO:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="2544">2544</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::OR_V_H_PSEUDO,</td></tr>
<tr><th id="2545">2545</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2546">2546</th><td>      <i>// GIR_Coverage, 910,</i></td></tr>
<tr><th id="2547">2547</th><td>      GIR_Done,</td></tr>
<tr><th id="2548">2548</th><td>    <i>// Label 253: @4051</i></td></tr>
<tr><th id="2549">2549</th><td>    GIM_Reject,</td></tr>
<tr><th id="2550">2550</th><td>    <i>// Label 241: @4052</i></td></tr>
<tr><th id="2551">2551</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 254*/</i> <var>4083</var>, <i>// Rule ID 909 //</i></td></tr>
<tr><th id="2552">2552</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2553">2553</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2554">2554</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2555">2555</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="2556">2556</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="2557">2557</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="2558">2558</th><td>      <i>// (or:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (OR_V:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="2559">2559</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::OR_V,</td></tr>
<tr><th id="2560">2560</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2561">2561</th><td>      <i>// GIR_Coverage, 909,</i></td></tr>
<tr><th id="2562">2562</th><td>      GIR_Done,</td></tr>
<tr><th id="2563">2563</th><td>    <i>// Label 254: @4083</i></td></tr>
<tr><th id="2564">2564</th><td>    GIM_Reject,</td></tr>
<tr><th id="2565">2565</th><td>    <i>// Label 242: @4084</i></td></tr>
<tr><th id="2566">2566</th><td>    GIM_Reject,</td></tr>
<tr><th id="2567">2567</th><td>    <i>// Label 9: @4085</i></td></tr>
<tr><th id="2568">2568</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>9</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 261*/</i> <var>4924</var>,</td></tr>
<tr><th id="2569">2569</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 255*/</i> <var>4099</var>,</td></tr>
<tr><th id="2570">2570</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 256*/</i> <var>4708</var>, <var>0</var>,</td></tr>
<tr><th id="2571">2571</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 257*/</i> <var>4796</var>, <var>0</var>,</td></tr>
<tr><th id="2572">2572</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 258*/</i> <var>4828</var>,</td></tr>
<tr><th id="2573">2573</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 259*/</i> <var>4860</var>,</td></tr>
<tr><th id="2574">2574</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 260*/</i> <var>4892</var>,</td></tr>
<tr><th id="2575">2575</th><td>    <i>// Label 255: @4099</i></td></tr>
<tr><th id="2576">2576</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 262*/</i> <var>4707</var>,</td></tr>
<tr><th id="2577">2577</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2578">2578</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2579">2579</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 263*/</i> <var>4166</var>, <i>// Rule ID 54 //</i></td></tr>
<tr><th id="2580">2580</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="2581">2581</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2582">2582</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2583">2583</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_OR,</td></tr>
<tr><th id="2584">2584</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2585">2585</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2586">2586</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2587">2587</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2588">2588</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2589">2589</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2590">2590</th><td>        <i>// (xor:{ *:[i32] } (or:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt), -1:{ *:[i32] })  =&gt;  (NOR:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="2591">2591</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOR,</td></tr>
<tr><th id="2592">2592</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="2593">2593</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="2594">2594</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="2595">2595</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2596">2596</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2597">2597</th><td>        <i>// GIR_Coverage, 54,</i></td></tr>
<tr><th id="2598">2598</th><td>        GIR_Done,</td></tr>
<tr><th id="2599">2599</th><td>      <i>// Label 263: @4166</i></td></tr>
<tr><th id="2600">2600</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 264*/</i> <var>4223</var>, <i>// Rule ID 1068 //</i></td></tr>
<tr><th id="2601">2601</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="2602">2602</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2603">2603</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2604">2604</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_OR,</td></tr>
<tr><th id="2605">2605</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2606">2606</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2607">2607</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2608">2608</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2609">2609</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2610">2610</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2611">2611</th><td>        <i>// (xor:{ *:[i32] } (or:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt), -1:{ *:[i32] })  =&gt;  (NOR_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="2612">2612</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOR_MM,</td></tr>
<tr><th id="2613">2613</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="2614">2614</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="2615">2615</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="2616">2616</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2617">2617</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2618">2618</th><td>        <i>// GIR_Coverage, 1068,</i></td></tr>
<tr><th id="2619">2619</th><td>        GIR_Done,</td></tr>
<tr><th id="2620">2620</th><td>      <i>// Label 264: @4223</i></td></tr>
<tr><th id="2621">2621</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 265*/</i> <var>4280</var>, <i>// Rule ID 1168 //</i></td></tr>
<tr><th id="2622">2622</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="2623">2623</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2624">2624</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2625">2625</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_OR,</td></tr>
<tr><th id="2626">2626</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2627">2627</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2628">2628</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2629">2629</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2630">2630</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2631">2631</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2632">2632</th><td>        <i>// (xor:{ *:[i32] } (or:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt), -1:{ *:[i32] })  =&gt;  (NOR_MMR6:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="2633">2633</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOR_MMR6,</td></tr>
<tr><th id="2634">2634</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="2635">2635</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="2636">2636</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="2637">2637</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2638">2638</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2639">2639</th><td>        <i>// GIR_Coverage, 1168,</i></td></tr>
<tr><th id="2640">2640</th><td>        GIR_Done,</td></tr>
<tr><th id="2641">2641</th><td>      <i>// Label 265: @4280</i></td></tr>
<tr><th id="2642">2642</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 266*/</i> <var>4312</var>, <i>// Rule ID 1195 //</i></td></tr>
<tr><th id="2643">2643</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="2644">2644</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2645">2645</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2646">2646</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2647">2647</th><td>        <i>// (xor:{ *:[i32] } GPRMM16Opnd:{ *:[i32] }:$rs, -1:{ *:[i32] })  =&gt;  (NOT16_MMR6:{ *:[i32] } GPRMM16Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="2648">2648</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOT16_MMR6,</td></tr>
<tr><th id="2649">2649</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="2650">2650</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="2651">2651</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2652">2652</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2653">2653</th><td>        <i>// GIR_Coverage, 1195,</i></td></tr>
<tr><th id="2654">2654</th><td>        GIR_Done,</td></tr>
<tr><th id="2655">2655</th><td>      <i>// Label 266: @4312</i></td></tr>
<tr><th id="2656">2656</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 267*/</i> <var>4344</var>, <i>// Rule ID 1050 //</i></td></tr>
<tr><th id="2657">2657</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="2658">2658</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2659">2659</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2660">2660</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2661">2661</th><td>        <i>// (xor:{ *:[i32] } GPRMM16Opnd:{ *:[i32] }:$rs, -1:{ *:[i32] })  =&gt;  (NOT16_MM:{ *:[i32] } GPRMM16Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="2662">2662</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOT16_MM,</td></tr>
<tr><th id="2663">2663</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="2664">2664</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="2665">2665</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2666">2666</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2667">2667</th><td>        <i>// GIR_Coverage, 1050,</i></td></tr>
<tr><th id="2668">2668</th><td>        GIR_Done,</td></tr>
<tr><th id="2669">2669</th><td>      <i>// Label 267: @4344</i></td></tr>
<tr><th id="2670">2670</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 268*/</i> <var>4380</var>, <i>// Rule ID 1383 //</i></td></tr>
<tr><th id="2671">2671</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="2672">2672</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2673">2673</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2674">2674</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2675">2675</th><td>        <i>// (xor:{ *:[i32] } GPR32:{ *:[i32] }:$in, -1:{ *:[i32] })  =&gt;  (NOR:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$in, ZERO:{ *:[i32] })</i></td></tr>
<tr><th id="2676">2676</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOR,</td></tr>
<tr><th id="2677">2677</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="2678">2678</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// in</i></td></tr>
<tr><th id="2679">2679</th><td>        GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="2680">2680</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2681">2681</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2682">2682</th><td>        <i>// GIR_Coverage, 1383,</i></td></tr>
<tr><th id="2683">2683</th><td>        GIR_Done,</td></tr>
<tr><th id="2684">2684</th><td>      <i>// Label 268: @4380</i></td></tr>
<tr><th id="2685">2685</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 269*/</i> <var>4412</var>, <i>// Rule ID 1779 //</i></td></tr>
<tr><th id="2686">2686</th><td>        GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="2687">2687</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="2688">2688</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="2689">2689</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2690">2690</th><td>        <i>// (xor:{ *:[i32] } CPU16Regs:{ *:[i32] }:$r, -1:{ *:[i32] })  =&gt;  (NotRxRy16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$r)</i></td></tr>
<tr><th id="2691">2691</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NotRxRy16,</td></tr>
<tr><th id="2692">2692</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rx</i></td></tr>
<tr><th id="2693">2693</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// r</i></td></tr>
<tr><th id="2694">2694</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2695">2695</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2696">2696</th><td>        <i>// GIR_Coverage, 1779,</i></td></tr>
<tr><th id="2697">2697</th><td>        GIR_Done,</td></tr>
<tr><th id="2698">2698</th><td>      <i>// Label 269: @4412</i></td></tr>
<tr><th id="2699">2699</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 270*/</i> <var>4444</var>, <i>// Rule ID 2119 //</i></td></tr>
<tr><th id="2700">2700</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="2701">2701</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2702">2702</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2703">2703</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2704">2704</th><td>        <i>// (xor:{ *:[i32] } GPRMM16:{ *:[i32] }:$in, -1:{ *:[i32] })  =&gt;  (NOT16_MM:{ *:[i32] } GPRMM16:{ *:[i32] }:$in)</i></td></tr>
<tr><th id="2705">2705</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOT16_MM,</td></tr>
<tr><th id="2706">2706</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="2707">2707</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// in</i></td></tr>
<tr><th id="2708">2708</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2709">2709</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2710">2710</th><td>        <i>// GIR_Coverage, 2119,</i></td></tr>
<tr><th id="2711">2711</th><td>        GIR_Done,</td></tr>
<tr><th id="2712">2712</th><td>      <i>// Label 270: @4444</i></td></tr>
<tr><th id="2713">2713</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 271*/</i> <var>4480</var>, <i>// Rule ID 2120 //</i></td></tr>
<tr><th id="2714">2714</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="2715">2715</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2716">2716</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2717">2717</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2718">2718</th><td>        <i>// (xor:{ *:[i32] } GPR32:{ *:[i32] }:$in, -1:{ *:[i32] })  =&gt;  (NOR_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$in, ZERO:{ *:[i32] })</i></td></tr>
<tr><th id="2719">2719</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOR_MM,</td></tr>
<tr><th id="2720">2720</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="2721">2721</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// in</i></td></tr>
<tr><th id="2722">2722</th><td>        GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="2723">2723</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2724">2724</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2725">2725</th><td>        <i>// GIR_Coverage, 2120,</i></td></tr>
<tr><th id="2726">2726</th><td>        GIR_Done,</td></tr>
<tr><th id="2727">2727</th><td>      <i>// Label 271: @4480</i></td></tr>
<tr><th id="2728">2728</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 272*/</i> <var>4512</var>, <i>// Rule ID 2284 //</i></td></tr>
<tr><th id="2729">2729</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="2730">2730</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2731">2731</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2732">2732</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2733">2733</th><td>        <i>// (xor:{ *:[i32] } GPRMM16:{ *:[i32] }:$in, -1:{ *:[i32] })  =&gt;  (NOT16_MMR6:{ *:[i32] } GPRMM16:{ *:[i32] }:$in)</i></td></tr>
<tr><th id="2734">2734</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOT16_MMR6,</td></tr>
<tr><th id="2735">2735</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="2736">2736</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// in</i></td></tr>
<tr><th id="2737">2737</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2738">2738</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2739">2739</th><td>        <i>// GIR_Coverage, 2284,</i></td></tr>
<tr><th id="2740">2740</th><td>        GIR_Done,</td></tr>
<tr><th id="2741">2741</th><td>      <i>// Label 272: @4512</i></td></tr>
<tr><th id="2742">2742</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 273*/</i> <var>4548</var>, <i>// Rule ID 2285 //</i></td></tr>
<tr><th id="2743">2743</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="2744">2744</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2745">2745</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2746">2746</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2747">2747</th><td>        <i>// (xor:{ *:[i32] } GPR32:{ *:[i32] }:$in, -1:{ *:[i32] })  =&gt;  (NOR_MMR6:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$in, ZERO:{ *:[i32] })</i></td></tr>
<tr><th id="2748">2748</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOR_MMR6,</td></tr>
<tr><th id="2749">2749</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="2750">2750</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// in</i></td></tr>
<tr><th id="2751">2751</th><td>        GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="2752">2752</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2753">2753</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2754">2754</th><td>        <i>// GIR_Coverage, 2285,</i></td></tr>
<tr><th id="2755">2755</th><td>        GIR_Done,</td></tr>
<tr><th id="2756">2756</th><td>      <i>// Label 273: @4548</i></td></tr>
<tr><th id="2757">2757</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 274*/</i> <var>4591</var>, <i>// Rule ID 43 //</i></td></tr>
<tr><th id="2758">2758</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="2759">2759</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2760">2760</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2761">2761</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2762">2762</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="2763">2763</th><td>        GIM_CheckAPIntImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_APInt_Predicate_imm32ZExt16,</td></tr>
<tr><th id="2764">2764</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="2765">2765</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="2766">2766</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2767">2767</th><td>        <i>// (xor:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_imm32ZExt16&gt;&gt;:$imm16)  =&gt;  (XORi:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, (imm:{ *:[i32] }):$imm16)</i></td></tr>
<tr><th id="2768">2768</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XORi,</td></tr>
<tr><th id="2769">2769</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="2770">2770</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="2771">2771</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm16</i></td></tr>
<tr><th id="2772">2772</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2773">2773</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2774">2774</th><td>        <i>// GIR_Coverage, 43,</i></td></tr>
<tr><th id="2775">2775</th><td>        GIR_Done,</td></tr>
<tr><th id="2776">2776</th><td>      <i>// Label 274: @4591</i></td></tr>
<tr><th id="2777">2777</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 275*/</i> <var>4614</var>, <i>// Rule ID 53 //</i></td></tr>
<tr><th id="2778">2778</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="2779">2779</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2780">2780</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2781">2781</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2782">2782</th><td>        <i>// (xor:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (XOR:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="2783">2783</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XOR,</td></tr>
<tr><th id="2784">2784</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2785">2785</th><td>        <i>// GIR_Coverage, 53,</i></td></tr>
<tr><th id="2786">2786</th><td>        GIR_Done,</td></tr>
<tr><th id="2787">2787</th><td>      <i>// Label 275: @4614</i></td></tr>
<tr><th id="2788">2788</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 276*/</i> <var>4637</var>, <i>// Rule ID 1053 //</i></td></tr>
<tr><th id="2789">2789</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="2790">2790</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2791">2791</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2792">2792</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="2793">2793</th><td>        <i>// (xor:{ *:[i32] } GPRMM16Opnd:{ *:[i32] }:$rs, GPRMM16Opnd:{ *:[i32] }:$rt)  =&gt;  (XOR16_MM:{ *:[i32] } GPRMM16Opnd:{ *:[i32] }:$rs, GPRMM16Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="2794">2794</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XOR16_MM,</td></tr>
<tr><th id="2795">2795</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2796">2796</th><td>        <i>// GIR_Coverage, 1053,</i></td></tr>
<tr><th id="2797">2797</th><td>        GIR_Done,</td></tr>
<tr><th id="2798">2798</th><td>      <i>// Label 276: @4637</i></td></tr>
<tr><th id="2799">2799</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 277*/</i> <var>4660</var>, <i>// Rule ID 1067 //</i></td></tr>
<tr><th id="2800">2800</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="2801">2801</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2802">2802</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2803">2803</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2804">2804</th><td>        <i>// (xor:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (XOR_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="2805">2805</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XOR_MM,</td></tr>
<tr><th id="2806">2806</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2807">2807</th><td>        <i>// GIR_Coverage, 1067,</i></td></tr>
<tr><th id="2808">2808</th><td>        GIR_Done,</td></tr>
<tr><th id="2809">2809</th><td>      <i>// Label 277: @4660</i></td></tr>
<tr><th id="2810">2810</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 278*/</i> <var>4683</var>, <i>// Rule ID 1172 //</i></td></tr>
<tr><th id="2811">2811</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="2812">2812</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2813">2813</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2814">2814</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2815">2815</th><td>        <i>// (xor:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (XOR_MMR6:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="2816">2816</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XOR_MMR6,</td></tr>
<tr><th id="2817">2817</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2818">2818</th><td>        <i>// GIR_Coverage, 1172,</i></td></tr>
<tr><th id="2819">2819</th><td>        GIR_Done,</td></tr>
<tr><th id="2820">2820</th><td>      <i>// Label 278: @4683</i></td></tr>
<tr><th id="2821">2821</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 279*/</i> <var>4706</var>, <i>// Rule ID 1786 //</i></td></tr>
<tr><th id="2822">2822</th><td>        GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="2823">2823</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="2824">2824</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="2825">2825</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="2826">2826</th><td>        <i>// (xor:{ *:[i32] } CPU16Regs:{ *:[i32] }:$l, CPU16Regs:{ *:[i32] }:$r)  =&gt;  (XorRxRxRy16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$l, CPU16Regs:{ *:[i32] }:$r)</i></td></tr>
<tr><th id="2827">2827</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XorRxRxRy16,</td></tr>
<tr><th id="2828">2828</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2829">2829</th><td>        <i>// GIR_Coverage, 1786,</i></td></tr>
<tr><th id="2830">2830</th><td>        GIR_Done,</td></tr>
<tr><th id="2831">2831</th><td>      <i>// Label 279: @4706</i></td></tr>
<tr><th id="2832">2832</th><td>      GIM_Reject,</td></tr>
<tr><th id="2833">2833</th><td>    <i>// Label 262: @4707</i></td></tr>
<tr><th id="2834">2834</th><td>    GIM_Reject,</td></tr>
<tr><th id="2835">2835</th><td>    <i>// Label 256: @4708</i></td></tr>
<tr><th id="2836">2836</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 280*/</i> <var>4795</var>,</td></tr>
<tr><th id="2837">2837</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2838">2838</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2839">2839</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="2840">2840</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 281*/</i> <var>4775</var>, <i>// Rule ID 203 //</i></td></tr>
<tr><th id="2841">2841</th><td>        GIM_CheckFeatures, GIFBS_IsGP64bit_NotInMips16Mode,</td></tr>
<tr><th id="2842">2842</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="2843">2843</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_OR,</td></tr>
<tr><th id="2844">2844</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2845">2845</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2846">2846</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="2847">2847</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="2848">2848</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="2849">2849</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="2850">2850</th><td>        <i>// (xor:{ *:[i64] } (or:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt), -1:{ *:[i64] })  =&gt;  (NOR64:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)</i></td></tr>
<tr><th id="2851">2851</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOR64,</td></tr>
<tr><th id="2852">2852</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="2853">2853</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="2854">2854</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="2855">2855</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2856">2856</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2857">2857</th><td>        <i>// GIR_Coverage, 203,</i></td></tr>
<tr><th id="2858">2858</th><td>        GIR_Done,</td></tr>
<tr><th id="2859">2859</th><td>      <i>// Label 281: @4775</i></td></tr>
<tr><th id="2860">2860</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 282*/</i> <var>4794</var>, <i>// Rule ID 202 //</i></td></tr>
<tr><th id="2861">2861</th><td>        GIM_CheckFeatures, GIFBS_IsGP64bit_NotInMips16Mode,</td></tr>
<tr><th id="2862">2862</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="2863">2863</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="2864">2864</th><td>        <i>// (xor:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)  =&gt;  (XOR64:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)</i></td></tr>
<tr><th id="2865">2865</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XOR64,</td></tr>
<tr><th id="2866">2866</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2867">2867</th><td>        <i>// GIR_Coverage, 202,</i></td></tr>
<tr><th id="2868">2868</th><td>        GIR_Done,</td></tr>
<tr><th id="2869">2869</th><td>      <i>// Label 282: @4794</i></td></tr>
<tr><th id="2870">2870</th><td>      GIM_Reject,</td></tr>
<tr><th id="2871">2871</th><td>    <i>// Label 280: @4795</i></td></tr>
<tr><th id="2872">2872</th><td>    GIM_Reject,</td></tr>
<tr><th id="2873">2873</th><td>    <i>// Label 257: @4796</i></td></tr>
<tr><th id="2874">2874</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 283*/</i> <var>4827</var>, <i>// Rule ID 1028 //</i></td></tr>
<tr><th id="2875">2875</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2876">2876</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="2877">2877</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="2878">2878</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="2879">2879</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="2880">2880</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="2881">2881</th><td>      <i>// (xor:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (XOR_V_D_PSEUDO:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="2882">2882</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XOR_V_D_PSEUDO,</td></tr>
<tr><th id="2883">2883</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2884">2884</th><td>      <i>// GIR_Coverage, 1028,</i></td></tr>
<tr><th id="2885">2885</th><td>      GIR_Done,</td></tr>
<tr><th id="2886">2886</th><td>    <i>// Label 283: @4827</i></td></tr>
<tr><th id="2887">2887</th><td>    GIM_Reject,</td></tr>
<tr><th id="2888">2888</th><td>    <i>// Label 258: @4828</i></td></tr>
<tr><th id="2889">2889</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 284*/</i> <var>4859</var>, <i>// Rule ID 1027 //</i></td></tr>
<tr><th id="2890">2890</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2891">2891</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2892">2892</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="2893">2893</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="2894">2894</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="2895">2895</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="2896">2896</th><td>      <i>// (xor:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (XOR_V_W_PSEUDO:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="2897">2897</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XOR_V_W_PSEUDO,</td></tr>
<tr><th id="2898">2898</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2899">2899</th><td>      <i>// GIR_Coverage, 1027,</i></td></tr>
<tr><th id="2900">2900</th><td>      GIR_Done,</td></tr>
<tr><th id="2901">2901</th><td>    <i>// Label 284: @4859</i></td></tr>
<tr><th id="2902">2902</th><td>    GIM_Reject,</td></tr>
<tr><th id="2903">2903</th><td>    <i>// Label 259: @4860</i></td></tr>
<tr><th id="2904">2904</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 285*/</i> <var>4891</var>, <i>// Rule ID 1026 //</i></td></tr>
<tr><th id="2905">2905</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2906">2906</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="2907">2907</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="2908">2908</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="2909">2909</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="2910">2910</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="2911">2911</th><td>      <i>// (xor:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (XOR_V_H_PSEUDO:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="2912">2912</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XOR_V_H_PSEUDO,</td></tr>
<tr><th id="2913">2913</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2914">2914</th><td>      <i>// GIR_Coverage, 1026,</i></td></tr>
<tr><th id="2915">2915</th><td>      GIR_Done,</td></tr>
<tr><th id="2916">2916</th><td>    <i>// Label 285: @4891</i></td></tr>
<tr><th id="2917">2917</th><td>    GIM_Reject,</td></tr>
<tr><th id="2918">2918</th><td>    <i>// Label 260: @4892</i></td></tr>
<tr><th id="2919">2919</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 286*/</i> <var>4923</var>, <i>// Rule ID 1025 //</i></td></tr>
<tr><th id="2920">2920</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2921">2921</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2922">2922</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="2923">2923</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="2924">2924</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="2925">2925</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="2926">2926</th><td>      <i>// (xor:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (XOR_V:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="2927">2927</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XOR_V,</td></tr>
<tr><th id="2928">2928</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2929">2929</th><td>      <i>// GIR_Coverage, 1025,</i></td></tr>
<tr><th id="2930">2930</th><td>      GIR_Done,</td></tr>
<tr><th id="2931">2931</th><td>    <i>// Label 286: @4923</i></td></tr>
<tr><th id="2932">2932</th><td>    GIM_Reject,</td></tr>
<tr><th id="2933">2933</th><td>    <i>// Label 261: @4924</i></td></tr>
<tr><th id="2934">2934</th><td>    GIM_Reject,</td></tr>
<tr><th id="2935">2935</th><td>    <i>// Label 10: @4925</i></td></tr>
<tr><th id="2936">2936</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 287*/</i> <var>4989</var>,</td></tr>
<tr><th id="2937">2937</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>3</var>,</td></tr>
<tr><th id="2938">2938</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2939">2939</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2940">2940</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="2941">2941</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 288*/</i> <var>4965</var>, <i>// Rule ID 174 //</i></td></tr>
<tr><th id="2942">2942</th><td>        GIM_CheckFeatures, GIFBS_IsNotSoftFloat_NotFP64bit_NotInMips16Mode,</td></tr>
<tr><th id="2943">2943</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="2944">2944</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2945">2945</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2946">2946</th><td>        <i>// (MipsBuildPairF64:{ *:[f64] } GPR32Opnd:{ *:[i32] }:$lo, GPR32Opnd:{ *:[i32] }:$hi)  =&gt;  (BuildPairF64:{ *:[f64] } GPR32Opnd:{ *:[i32] }:$lo, GPR32Opnd:{ *:[i32] }:$hi)</i></td></tr>
<tr><th id="2947">2947</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::BuildPairF64,</td></tr>
<tr><th id="2948">2948</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2949">2949</th><td>        <i>// GIR_Coverage, 174,</i></td></tr>
<tr><th id="2950">2950</th><td>        GIR_Done,</td></tr>
<tr><th id="2951">2951</th><td>      <i>// Label 288: @4965</i></td></tr>
<tr><th id="2952">2952</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 289*/</i> <var>4988</var>, <i>// Rule ID 175 //</i></td></tr>
<tr><th id="2953">2953</th><td>        GIM_CheckFeatures, GIFBS_IsFP64bit_IsNotSoftFloat_NotInMips16Mode,</td></tr>
<tr><th id="2954">2954</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="2955">2955</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2956">2956</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="2957">2957</th><td>        <i>// (MipsBuildPairF64:{ *:[f64] } GPR32Opnd:{ *:[i32] }:$lo, GPR32Opnd:{ *:[i32] }:$hi)  =&gt;  (BuildPairF64_64:{ *:[f64] } GPR32Opnd:{ *:[i32] }:$lo, GPR32Opnd:{ *:[i32] }:$hi)</i></td></tr>
<tr><th id="2958">2958</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::BuildPairF64_64,</td></tr>
<tr><th id="2959">2959</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2960">2960</th><td>        <i>// GIR_Coverage, 175,</i></td></tr>
<tr><th id="2961">2961</th><td>        GIR_Done,</td></tr>
<tr><th id="2962">2962</th><td>      <i>// Label 289: @4988</i></td></tr>
<tr><th id="2963">2963</th><td>      GIM_Reject,</td></tr>
<tr><th id="2964">2964</th><td>    <i>// Label 287: @4989</i></td></tr>
<tr><th id="2965">2965</th><td>    GIM_Reject,</td></tr>
<tr><th id="2966">2966</th><td>    <i>// Label 11: @4990</i></td></tr>
<tr><th id="2967">2967</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 290*/</i> <var>5066</var>,</td></tr>
<tr><th id="2968">2968</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>3</var>,</td></tr>
<tr><th id="2969">2969</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="2970">2970</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="2971">2971</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="2972">2972</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 291*/</i> <var>5036</var>, <i>// Rule ID 707 //</i></td></tr>
<tr><th id="2973">2973</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasMips64_HasStdEnc,</td></tr>
<tr><th id="2974">2974</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="2975">2975</th><td>        <i>// MIs[0] rs</i></td></tr>
<tr><th id="2976">2976</th><td>        GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2977">2977</th><td>        <i>// (build_vector:{ *:[v2i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rs)  =&gt;  (FILL_D:{ *:[v2i64] } GPR64Opnd:{ *:[i64] }:$rs)</i></td></tr>
<tr><th id="2978">2978</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FILL_D,</td></tr>
<tr><th id="2979">2979</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="2980">2980</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="2981">2981</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2982">2982</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2983">2983</th><td>        <i>// GIR_Coverage, 707,</i></td></tr>
<tr><th id="2984">2984</th><td>        GIR_Done,</td></tr>
<tr><th id="2985">2985</th><td>      <i>// Label 291: @5036</i></td></tr>
<tr><th id="2986">2986</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 292*/</i> <var>5065</var>, <i>// Rule ID 709 //</i></td></tr>
<tr><th id="2987">2987</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="2988">2988</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="2989">2989</th><td>        <i>// MIs[0] fs</i></td></tr>
<tr><th id="2990">2990</th><td>        GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="2991">2991</th><td>        <i>// (build_vector:{ *:[v2f64] } FGR64:{ *:[f64] }:$fs, FGR64:{ *:[f64] }:$fs)  =&gt;  (FILL_FD_PSEUDO:{ *:[v2f64] } FGR64:{ *:[f64] }:$fs)</i></td></tr>
<tr><th id="2992">2992</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FILL_FD_PSEUDO,</td></tr>
<tr><th id="2993">2993</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="2994">2994</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="2995">2995</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2996">2996</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="2997">2997</th><td>        <i>// GIR_Coverage, 709,</i></td></tr>
<tr><th id="2998">2998</th><td>        GIR_Done,</td></tr>
<tr><th id="2999">2999</th><td>      <i>// Label 292: @5065</i></td></tr>
<tr><th id="3000">3000</th><td>      GIM_Reject,</td></tr>
<tr><th id="3001">3001</th><td>    <i>// Label 290: @5066</i></td></tr>
<tr><th id="3002">3002</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 293*/</i> <var>5162</var>,</td></tr>
<tr><th id="3003">3003</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>5</var>,</td></tr>
<tr><th id="3004">3004</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3005">3005</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="3006">3006</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3007">3007</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 294*/</i> <var>5122</var>, <i>// Rule ID 706 //</i></td></tr>
<tr><th id="3008">3008</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="3009">3009</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="3010">3010</th><td>        <i>// MIs[0] rs</i></td></tr>
<tr><th id="3011">3011</th><td>        GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3012">3012</th><td>        <i>// MIs[0] rs</i></td></tr>
<tr><th id="3013">3013</th><td>        GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3014">3014</th><td>        <i>// MIs[0] rs</i></td></tr>
<tr><th id="3015">3015</th><td>        GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3016">3016</th><td>        <i>// (build_vector:{ *:[v4i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (FILL_W:{ *:[v4i32] } GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="3017">3017</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FILL_W,</td></tr>
<tr><th id="3018">3018</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="3019">3019</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="3020">3020</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3021">3021</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3022">3022</th><td>        <i>// GIR_Coverage, 706,</i></td></tr>
<tr><th id="3023">3023</th><td>        GIR_Done,</td></tr>
<tr><th id="3024">3024</th><td>      <i>// Label 294: @5122</i></td></tr>
<tr><th id="3025">3025</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 295*/</i> <var>5161</var>, <i>// Rule ID 708 //</i></td></tr>
<tr><th id="3026">3026</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="3027">3027</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="3028">3028</th><td>        <i>// MIs[0] fs</i></td></tr>
<tr><th id="3029">3029</th><td>        GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3030">3030</th><td>        <i>// MIs[0] fs</i></td></tr>
<tr><th id="3031">3031</th><td>        GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3032">3032</th><td>        <i>// MIs[0] fs</i></td></tr>
<tr><th id="3033">3033</th><td>        GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3034">3034</th><td>        <i>// (build_vector:{ *:[v4f32] } FGR32:{ *:[f32] }:$fs, FGR32:{ *:[f32] }:$fs, FGR32:{ *:[f32] }:$fs, FGR32:{ *:[f32] }:$fs)  =&gt;  (FILL_FW_PSEUDO:{ *:[v4f32] } FGR32:{ *:[f32] }:$fs)</i></td></tr>
<tr><th id="3035">3035</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FILL_FW_PSEUDO,</td></tr>
<tr><th id="3036">3036</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="3037">3037</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="3038">3038</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3039">3039</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3040">3040</th><td>        <i>// GIR_Coverage, 708,</i></td></tr>
<tr><th id="3041">3041</th><td>        GIR_Done,</td></tr>
<tr><th id="3042">3042</th><td>      <i>// Label 295: @5161</i></td></tr>
<tr><th id="3043">3043</th><td>      GIM_Reject,</td></tr>
<tr><th id="3044">3044</th><td>    <i>// Label 293: @5162</i></td></tr>
<tr><th id="3045">3045</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 296*/</i> <var>5236</var>, <i>// Rule ID 705 //</i></td></tr>
<tr><th id="3046">3046</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="3047">3047</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>9</var>,</td></tr>
<tr><th id="3048">3048</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3049">3049</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="3050">3050</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="3051">3051</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="3052">3052</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3053">3053</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3054">3054</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3055">3055</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3056">3056</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3057">3057</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3058">3058</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3059">3059</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>5</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3060">3060</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3061">3061</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>6</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3062">3062</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3063">3063</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>7</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3064">3064</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3065">3065</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>8</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3066">3066</th><td>      <i>// (build_vector:{ *:[v8i16] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (FILL_H:{ *:[v8i16] } GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="3067">3067</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FILL_H,</td></tr>
<tr><th id="3068">3068</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="3069">3069</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="3070">3070</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3071">3071</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3072">3072</th><td>      <i>// GIR_Coverage, 705,</i></td></tr>
<tr><th id="3073">3073</th><td>      GIR_Done,</td></tr>
<tr><th id="3074">3074</th><td>    <i>// Label 296: @5236</i></td></tr>
<tr><th id="3075">3075</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 297*/</i> <var>5350</var>, <i>// Rule ID 704 //</i></td></tr>
<tr><th id="3076">3076</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="3077">3077</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>17</var>,</td></tr>
<tr><th id="3078">3078</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3079">3079</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="3080">3080</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="3081">3081</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="3082">3082</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3083">3083</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3084">3084</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3085">3085</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3086">3086</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3087">3087</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3088">3088</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3089">3089</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>5</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3090">3090</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3091">3091</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>6</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3092">3092</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3093">3093</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>7</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3094">3094</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3095">3095</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>8</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3096">3096</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3097">3097</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>9</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3098">3098</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3099">3099</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>10</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3100">3100</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3101">3101</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>11</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3102">3102</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3103">3103</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>12</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3104">3104</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3105">3105</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>13</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3106">3106</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3107">3107</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>14</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3108">3108</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3109">3109</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>15</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3110">3110</th><td>      <i>// MIs[0] rs</i></td></tr>
<tr><th id="3111">3111</th><td>      GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>16</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="3112">3112</th><td>      <i>// (build_vector:{ *:[v16i8] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (FILL_B:{ *:[v16i8] } GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="3113">3113</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FILL_B,</td></tr>
<tr><th id="3114">3114</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="3115">3115</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="3116">3116</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3117">3117</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3118">3118</th><td>      <i>// GIR_Coverage, 704,</i></td></tr>
<tr><th id="3119">3119</th><td>      GIR_Done,</td></tr>
<tr><th id="3120">3120</th><td>    <i>// Label 297: @5350</i></td></tr>
<tr><th id="3121">3121</th><td>    GIM_Reject,</td></tr>
<tr><th id="3122">3122</th><td>    <i>// Label 12: @5351</i></td></tr>
<tr><th id="3123">3123</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>9</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 306*/</i> <var>9003</var>,</td></tr>
<tr><th id="3124">3124</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 298*/</i> <var>5365</var>,</td></tr>
<tr><th id="3125">3125</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 299*/</i> <var>5604</var>,</td></tr>
<tr><th id="3126">3126</th><td>    <i>/*GILLT_v2s16*/</i><i>/*Label 300*/</i> <var>5650</var>,</td></tr>
<tr><th id="3127">3127</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 301*/</i> <var>5696</var>,</td></tr>
<tr><th id="3128">3128</th><td>    <i>/*GILLT_v4s8*/</i><i>/*Label 302*/</i> <var>6669</var>,</td></tr>
<tr><th id="3129">3129</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 303*/</i> <var>6715</var>,</td></tr>
<tr><th id="3130">3130</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 304*/</i> <var>7618</var>,</td></tr>
<tr><th id="3131">3131</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 305*/</i> <var>8416</var>,</td></tr>
<tr><th id="3132">3132</th><td>    <i>// Label 298: @5365</i></td></tr>
<tr><th id="3133">3133</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 307*/</i> <var>5388</var>, <i>// Rule ID 129 //</i></td></tr>
<tr><th id="3134">3134</th><td>      GIM_CheckFeatures, GIFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="3135">3135</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="3136">3136</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="3137">3137</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="3138">3138</th><td>      <i>// (bitconvert:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs)  =&gt;  (MFC1:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs)</i></td></tr>
<tr><th id="3139">3139</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MFC1,</td></tr>
<tr><th id="3140">3140</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3141">3141</th><td>      <i>// GIR_Coverage, 129,</i></td></tr>
<tr><th id="3142">3142</th><td>      GIR_Done,</td></tr>
<tr><th id="3143">3143</th><td>    <i>// Label 307: @5388</i></td></tr>
<tr><th id="3144">3144</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 308*/</i> <var>5411</var>, <i>// Rule ID 130 //</i></td></tr>
<tr><th id="3145">3145</th><td>      GIM_CheckFeatures, GIFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="3146">3146</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="3147">3147</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="3148">3148</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="3149">3149</th><td>      <i>// (bitconvert:{ *:[f32] } GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MTC1:{ *:[f32] } GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="3150">3150</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MTC1,</td></tr>
<tr><th id="3151">3151</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3152">3152</th><td>      <i>// GIR_Coverage, 130,</i></td></tr>
<tr><th id="3153">3153</th><td>      GIR_Done,</td></tr>
<tr><th id="3154">3154</th><td>    <i>// Label 308: @5411</i></td></tr>
<tr><th id="3155">3155</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 309*/</i> <var>5434</var>, <i>// Rule ID 1148 //</i></td></tr>
<tr><th id="3156">3156</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="3157">3157</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="3158">3158</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="3159">3159</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="3160">3160</th><td>      <i>// (bitconvert:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs)  =&gt;  (MFC1_MM:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs)</i></td></tr>
<tr><th id="3161">3161</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MFC1_MM,</td></tr>
<tr><th id="3162">3162</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3163">3163</th><td>      <i>// GIR_Coverage, 1148,</i></td></tr>
<tr><th id="3164">3164</th><td>      GIR_Done,</td></tr>
<tr><th id="3165">3165</th><td>    <i>// Label 309: @5434</i></td></tr>
<tr><th id="3166">3166</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 310*/</i> <var>5457</var>, <i>// Rule ID 1149 //</i></td></tr>
<tr><th id="3167">3167</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="3168">3168</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="3169">3169</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="3170">3170</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="3171">3171</th><td>      <i>// (bitconvert:{ *:[f32] } GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MTC1_MM:{ *:[f32] } GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="3172">3172</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MTC1_MM,</td></tr>
<tr><th id="3173">3173</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3174">3174</th><td>      <i>// GIR_Coverage, 1149,</i></td></tr>
<tr><th id="3175">3175</th><td>      GIR_Done,</td></tr>
<tr><th id="3176">3176</th><td>    <i>// Label 310: @5457</i></td></tr>
<tr><th id="3177">3177</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 311*/</i> <var>5480</var>, <i>// Rule ID 1161 //</i></td></tr>
<tr><th id="3178">3178</th><td>      GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="3179">3179</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="3180">3180</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="3181">3181</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="3182">3182</th><td>      <i>// (bitconvert:{ *:[f32] } GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MTC1_MMR6:{ *:[f32] } GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="3183">3183</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MTC1_MMR6,</td></tr>
<tr><th id="3184">3184</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3185">3185</th><td>      <i>// GIR_Coverage, 1161,</i></td></tr>
<tr><th id="3186">3186</th><td>      GIR_Done,</td></tr>
<tr><th id="3187">3187</th><td>    <i>// Label 311: @5480</i></td></tr>
<tr><th id="3188">3188</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 312*/</i> <var>5503</var>, <i>// Rule ID 1162 //</i></td></tr>
<tr><th id="3189">3189</th><td>      GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="3190">3190</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="3191">3191</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="3192">3192</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="3193">3193</th><td>      <i>// (bitconvert:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs)  =&gt;  (MFC1_MMR6:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs)</i></td></tr>
<tr><th id="3194">3194</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MFC1_MMR6,</td></tr>
<tr><th id="3195">3195</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3196">3196</th><td>      <i>// GIR_Coverage, 1162,</i></td></tr>
<tr><th id="3197">3197</th><td>      GIR_Done,</td></tr>
<tr><th id="3198">3198</th><td>    <i>// Label 312: @5503</i></td></tr>
<tr><th id="3199">3199</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 313*/</i> <var>5528</var>, <i>// Rule ID 1867 //</i></td></tr>
<tr><th id="3200">3200</th><td>      GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="3201">3201</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="3202">3202</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="3203">3203</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="3204">3204</th><td>      <i>// (bitconvert:{ *:[i32] } DSPR:{ *:[v2i16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[i32] } DSPR:{ *:[v2i16] }:$src, GPR32:{ *:[i32] })</i></td></tr>
<tr><th id="3205">3205</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3206">3206</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::GPR32RegClassID,</td></tr>
<tr><th id="3207">3207</th><td>      <i>// GIR_Coverage, 1867,</i></td></tr>
<tr><th id="3208">3208</th><td>      GIR_Done,</td></tr>
<tr><th id="3209">3209</th><td>    <i>// Label 313: @5528</i></td></tr>
<tr><th id="3210">3210</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 314*/</i> <var>5553</var>, <i>// Rule ID 1868 //</i></td></tr>
<tr><th id="3211">3211</th><td>      GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="3212">3212</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="3213">3213</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="3214">3214</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="3215">3215</th><td>      <i>// (bitconvert:{ *:[i32] } DSPR:{ *:[v4i8] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[i32] } DSPR:{ *:[v4i8] }:$src, GPR32:{ *:[i32] })</i></td></tr>
<tr><th id="3216">3216</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3217">3217</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::GPR32RegClassID,</td></tr>
<tr><th id="3218">3218</th><td>      <i>// GIR_Coverage, 1868,</i></td></tr>
<tr><th id="3219">3219</th><td>      GIR_Done,</td></tr>
<tr><th id="3220">3220</th><td>    <i>// Label 314: @5553</i></td></tr>
<tr><th id="3221">3221</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 315*/</i> <var>5578</var>, <i>// Rule ID 1871 //</i></td></tr>
<tr><th id="3222">3222</th><td>      GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="3223">3223</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="3224">3224</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="3225">3225</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="3226">3226</th><td>      <i>// (bitconvert:{ *:[f32] } DSPR:{ *:[v2i16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[f32] } DSPR:{ *:[v2i16] }:$src, FGR32:{ *:[i32] })</i></td></tr>
<tr><th id="3227">3227</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3228">3228</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::FGR32RegClassID,</td></tr>
<tr><th id="3229">3229</th><td>      <i>// GIR_Coverage, 1871,</i></td></tr>
<tr><th id="3230">3230</th><td>      GIR_Done,</td></tr>
<tr><th id="3231">3231</th><td>    <i>// Label 315: @5578</i></td></tr>
<tr><th id="3232">3232</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 316*/</i> <var>5603</var>, <i>// Rule ID 1872 //</i></td></tr>
<tr><th id="3233">3233</th><td>      GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="3234">3234</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="3235">3235</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="3236">3236</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="3237">3237</th><td>      <i>// (bitconvert:{ *:[f32] } DSPR:{ *:[v4i8] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[f32] } DSPR:{ *:[v4i8] }:$src, FGR32:{ *:[i32] })</i></td></tr>
<tr><th id="3238">3238</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3239">3239</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::FGR32RegClassID,</td></tr>
<tr><th id="3240">3240</th><td>      <i>// GIR_Coverage, 1872,</i></td></tr>
<tr><th id="3241">3241</th><td>      GIR_Done,</td></tr>
<tr><th id="3242">3242</th><td>    <i>// Label 316: @5603</i></td></tr>
<tr><th id="3243">3243</th><td>    GIM_Reject,</td></tr>
<tr><th id="3244">3244</th><td>    <i>// Label 299: @5604</i></td></tr>
<tr><th id="3245">3245</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 317*/</i> <var>5649</var>,</td></tr>
<tr><th id="3246">3246</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="3247">3247</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 318*/</i> <var>5629</var>, <i>// Rule ID 131 //</i></td></tr>
<tr><th id="3248">3248</th><td>        GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="3249">3249</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="3250">3250</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="3251">3251</th><td>        <i>// (bitconvert:{ *:[f64] } GPR64Opnd:{ *:[i64] }:$rt)  =&gt;  (DMTC1:{ *:[f64] } GPR64Opnd:{ *:[i64] }:$rt)</i></td></tr>
<tr><th id="3252">3252</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DMTC1,</td></tr>
<tr><th id="3253">3253</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3254">3254</th><td>        <i>// GIR_Coverage, 131,</i></td></tr>
<tr><th id="3255">3255</th><td>        GIR_Done,</td></tr>
<tr><th id="3256">3256</th><td>      <i>// Label 318: @5629</i></td></tr>
<tr><th id="3257">3257</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 319*/</i> <var>5648</var>, <i>// Rule ID 132 //</i></td></tr>
<tr><th id="3258">3258</th><td>        GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="3259">3259</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="3260">3260</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="3261">3261</th><td>        <i>// (bitconvert:{ *:[i64] } FGR64Opnd:{ *:[f64] }:$fs)  =&gt;  (DMFC1:{ *:[i64] } FGR64Opnd:{ *:[f64] }:$fs)</i></td></tr>
<tr><th id="3262">3262</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DMFC1,</td></tr>
<tr><th id="3263">3263</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3264">3264</th><td>        <i>// GIR_Coverage, 132,</i></td></tr>
<tr><th id="3265">3265</th><td>        GIR_Done,</td></tr>
<tr><th id="3266">3266</th><td>      <i>// Label 319: @5648</i></td></tr>
<tr><th id="3267">3267</th><td>      GIM_Reject,</td></tr>
<tr><th id="3268">3268</th><td>    <i>// Label 317: @5649</i></td></tr>
<tr><th id="3269">3269</th><td>    GIM_Reject,</td></tr>
<tr><th id="3270">3270</th><td>    <i>// Label 300: @5650</i></td></tr>
<tr><th id="3271">3271</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 320*/</i> <var>5695</var>,</td></tr>
<tr><th id="3272">3272</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="3273">3273</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="3274">3274</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 321*/</i> <var>5677</var>, <i>// Rule ID 1869 //</i></td></tr>
<tr><th id="3275">3275</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="3276">3276</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="3277">3277</th><td>        <i>// (bitconvert:{ *:[v2i16] } GPR32:{ *:[i32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2i16] } GPR32:{ *:[i32] }:$src, DSPR:{ *:[i32] })</i></td></tr>
<tr><th id="3278">3278</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3279">3279</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::DSPRRegClassID,</td></tr>
<tr><th id="3280">3280</th><td>        <i>// GIR_Coverage, 1869,</i></td></tr>
<tr><th id="3281">3281</th><td>        GIR_Done,</td></tr>
<tr><th id="3282">3282</th><td>      <i>// Label 321: @5677</i></td></tr>
<tr><th id="3283">3283</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 322*/</i> <var>5694</var>, <i>// Rule ID 1873 //</i></td></tr>
<tr><th id="3284">3284</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="3285">3285</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="3286">3286</th><td>        <i>// (bitconvert:{ *:[v2i16] } FGR32:{ *:[f32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2i16] } FGR32:{ *:[f32] }:$src, DSPR:{ *:[i32] })</i></td></tr>
<tr><th id="3287">3287</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3288">3288</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::DSPRRegClassID,</td></tr>
<tr><th id="3289">3289</th><td>        <i>// GIR_Coverage, 1873,</i></td></tr>
<tr><th id="3290">3290</th><td>        GIR_Done,</td></tr>
<tr><th id="3291">3291</th><td>      <i>// Label 322: @5694</i></td></tr>
<tr><th id="3292">3292</th><td>      GIM_Reject,</td></tr>
<tr><th id="3293">3293</th><td>    <i>// Label 320: @5695</i></td></tr>
<tr><th id="3294">3294</th><td>    GIM_Reject,</td></tr>
<tr><th id="3295">3295</th><td>    <i>// Label 301: @5696</i></td></tr>
<tr><th id="3296">3296</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 323*/</i> <var>5717</var>, <i>// Rule ID 1954 //</i></td></tr>
<tr><th id="3297">3297</th><td>      GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="3298">3298</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3299">3299</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3300">3300</th><td>      <i>// (bitconvert:{ *:[v2i64] } v2f64:{ *:[v2f64] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2i64] } v2f64:{ *:[v2f64] }:$src, MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3301">3301</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3302">3302</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3303">3303</th><td>      <i>// GIR_Coverage, 1954,</i></td></tr>
<tr><th id="3304">3304</th><td>      GIR_Done,</td></tr>
<tr><th id="3305">3305</th><td>    <i>// Label 323: @5717</i></td></tr>
<tr><th id="3306">3306</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 324*/</i> <var>5738</var>, <i>// Rule ID 1957 //</i></td></tr>
<tr><th id="3307">3307</th><td>      GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="3308">3308</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3309">3309</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3310">3310</th><td>      <i>// (bitconvert:{ *:[v2f64] } v2i64:{ *:[v2i64] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2f64] } v2i64:{ *:[v2i64] }:$src, MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3311">3311</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3312">3312</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3313">3313</th><td>      <i>// GIR_Coverage, 1957,</i></td></tr>
<tr><th id="3314">3314</th><td>      GIR_Done,</td></tr>
<tr><th id="3315">3315</th><td>    <i>// Label 324: @5738</i></td></tr>
<tr><th id="3316">3316</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 325*/</i> <var>5759</var>, <i>// Rule ID 1974 //</i></td></tr>
<tr><th id="3317">3317</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="3318">3318</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3319">3319</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3320">3320</th><td>      <i>// (bitconvert:{ *:[v2i64] } v16i8:{ *:[v16i8] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2i64] } v16i8:{ *:[v16i8] }:$src, MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3321">3321</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3322">3322</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3323">3323</th><td>      <i>// GIR_Coverage, 1974,</i></td></tr>
<tr><th id="3324">3324</th><td>      GIR_Done,</td></tr>
<tr><th id="3325">3325</th><td>    <i>// Label 325: @5759</i></td></tr>
<tr><th id="3326">3326</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 326*/</i> <var>5780</var>, <i>// Rule ID 1975 //</i></td></tr>
<tr><th id="3327">3327</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="3328">3328</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3329">3329</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3330">3330</th><td>      <i>// (bitconvert:{ *:[v2i64] } v8i16:{ *:[v8i16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2i64] } v8i16:{ *:[v8i16] }:$src, MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3331">3331</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3332">3332</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3333">3333</th><td>      <i>// GIR_Coverage, 1975,</i></td></tr>
<tr><th id="3334">3334</th><td>      GIR_Done,</td></tr>
<tr><th id="3335">3335</th><td>    <i>// Label 326: @5780</i></td></tr>
<tr><th id="3336">3336</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 327*/</i> <var>5801</var>, <i>// Rule ID 1976 //</i></td></tr>
<tr><th id="3337">3337</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="3338">3338</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3339">3339</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3340">3340</th><td>      <i>// (bitconvert:{ *:[v2i64] } v4i32:{ *:[v4i32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2i64] } v4i32:{ *:[v4i32] }:$src, MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3341">3341</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3342">3342</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3343">3343</th><td>      <i>// GIR_Coverage, 1976,</i></td></tr>
<tr><th id="3344">3344</th><td>      GIR_Done,</td></tr>
<tr><th id="3345">3345</th><td>    <i>// Label 327: @5801</i></td></tr>
<tr><th id="3346">3346</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 328*/</i> <var>5822</var>, <i>// Rule ID 1977 //</i></td></tr>
<tr><th id="3347">3347</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="3348">3348</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3349">3349</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3350">3350</th><td>      <i>// (bitconvert:{ *:[v2i64] } v8f16:{ *:[v8f16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2i64] } v8f16:{ *:[v8f16] }:$src, MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3351">3351</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3352">3352</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3353">3353</th><td>      <i>// GIR_Coverage, 1977,</i></td></tr>
<tr><th id="3354">3354</th><td>      GIR_Done,</td></tr>
<tr><th id="3355">3355</th><td>    <i>// Label 328: @5822</i></td></tr>
<tr><th id="3356">3356</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 329*/</i> <var>5843</var>, <i>// Rule ID 1978 //</i></td></tr>
<tr><th id="3357">3357</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="3358">3358</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3359">3359</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3360">3360</th><td>      <i>// (bitconvert:{ *:[v2i64] } v4f32:{ *:[v4f32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2i64] } v4f32:{ *:[v4f32] }:$src, MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3361">3361</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3362">3362</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3363">3363</th><td>      <i>// GIR_Coverage, 1978,</i></td></tr>
<tr><th id="3364">3364</th><td>      GIR_Done,</td></tr>
<tr><th id="3365">3365</th><td>    <i>// Label 329: @5843</i></td></tr>
<tr><th id="3366">3366</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 330*/</i> <var>5864</var>, <i>// Rule ID 1984 //</i></td></tr>
<tr><th id="3367">3367</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="3368">3368</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3369">3369</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3370">3370</th><td>      <i>// (bitconvert:{ *:[v2f64] } v16i8:{ *:[v16i8] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2f64] } v16i8:{ *:[v16i8] }:$src, MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3371">3371</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3372">3372</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3373">3373</th><td>      <i>// GIR_Coverage, 1984,</i></td></tr>
<tr><th id="3374">3374</th><td>      GIR_Done,</td></tr>
<tr><th id="3375">3375</th><td>    <i>// Label 330: @5864</i></td></tr>
<tr><th id="3376">3376</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 331*/</i> <var>5885</var>, <i>// Rule ID 1985 //</i></td></tr>
<tr><th id="3377">3377</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="3378">3378</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3379">3379</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3380">3380</th><td>      <i>// (bitconvert:{ *:[v2f64] } v8i16:{ *:[v8i16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2f64] } v8i16:{ *:[v8i16] }:$src, MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3381">3381</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3382">3382</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3383">3383</th><td>      <i>// GIR_Coverage, 1985,</i></td></tr>
<tr><th id="3384">3384</th><td>      GIR_Done,</td></tr>
<tr><th id="3385">3385</th><td>    <i>// Label 331: @5885</i></td></tr>
<tr><th id="3386">3386</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 332*/</i> <var>5906</var>, <i>// Rule ID 1986 //</i></td></tr>
<tr><th id="3387">3387</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="3388">3388</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3389">3389</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3390">3390</th><td>      <i>// (bitconvert:{ *:[v2f64] } v4i32:{ *:[v4i32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2f64] } v4i32:{ *:[v4i32] }:$src, MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3391">3391</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3392">3392</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3393">3393</th><td>      <i>// GIR_Coverage, 1986,</i></td></tr>
<tr><th id="3394">3394</th><td>      GIR_Done,</td></tr>
<tr><th id="3395">3395</th><td>    <i>// Label 332: @5906</i></td></tr>
<tr><th id="3396">3396</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 333*/</i> <var>5927</var>, <i>// Rule ID 1987 //</i></td></tr>
<tr><th id="3397">3397</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="3398">3398</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3399">3399</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3400">3400</th><td>      <i>// (bitconvert:{ *:[v2f64] } v8f16:{ *:[v8f16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2f64] } v8f16:{ *:[v8f16] }:$src, MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3401">3401</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3402">3402</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3403">3403</th><td>      <i>// GIR_Coverage, 1987,</i></td></tr>
<tr><th id="3404">3404</th><td>      GIR_Done,</td></tr>
<tr><th id="3405">3405</th><td>    <i>// Label 333: @5927</i></td></tr>
<tr><th id="3406">3406</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 334*/</i> <var>5948</var>, <i>// Rule ID 1988 //</i></td></tr>
<tr><th id="3407">3407</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="3408">3408</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3409">3409</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3410">3410</th><td>      <i>// (bitconvert:{ *:[v2f64] } v4f32:{ *:[v4f32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2f64] } v4f32:{ *:[v4f32] }:$src, MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3411">3411</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3412">3412</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3413">3413</th><td>      <i>// GIR_Coverage, 1988,</i></td></tr>
<tr><th id="3414">3414</th><td>      GIR_Done,</td></tr>
<tr><th id="3415">3415</th><td>    <i>// Label 334: @5948</i></td></tr>
<tr><th id="3416">3416</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 335*/</i> <var>6048</var>, <i>// Rule ID 1993 //</i></td></tr>
<tr><th id="3417">3417</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="3418">3418</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3419">3419</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3420">3420</th><td>      <i>// (bitconvert:{ *:[v2i64] } v16i8:{ *:[v16i8] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2i64] } (SHF_W:{ *:[v4i32] } (COPY_TO_REGCLASS:{ *:[v4i32] } (SHF_B:{ *:[v16i8] } (COPY_TO_REGCLASS:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$src, MSA128B:{ *:[i32] }), 27:{ *:[i32] }), MSA128W:{ *:[i32] }), 177:{ *:[i32] }), MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3421">3421</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3422">3422</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3423">3423</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>2</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3424">3424</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>3</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3425">3425</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>4</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3426">3426</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>4</var>, <i>/*TempRegID*/</i><var>3</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3427">3427</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>4</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3428">3428</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="3429">3429</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>3</var>, <i>/*Opcode*/</i>Mips::SHF_B,</td></tr>
<tr><th id="3430">3430</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>3</var>, <i>/*TempRegID*/</i><var>2</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3431">3431</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>3</var>, <i>/*TempRegID*/</i><var>3</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3432">3432</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>3</var>, <i>/*Imm*/</i><var>27</var>,</td></tr>
<tr><th id="3433">3433</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="3434">3434</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3435">3435</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3436">3436</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>2</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3437">3437</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="3438">3438</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_W,</td></tr>
<tr><th id="3439">3439</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3440">3440</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3441">3441</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="3442">3442</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3443">3443</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3444">3444</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3445">3445</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3446">3446</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3447">3447</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3448">3448</th><td>      <i>// GIR_Coverage, 1993,</i></td></tr>
<tr><th id="3449">3449</th><td>      GIR_Done,</td></tr>
<tr><th id="3450">3450</th><td>    <i>// Label 335: @6048</i></td></tr>
<tr><th id="3451">3451</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 336*/</i> <var>6148</var>, <i>// Rule ID 1994 //</i></td></tr>
<tr><th id="3452">3452</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="3453">3453</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3454">3454</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3455">3455</th><td>      <i>// (bitconvert:{ *:[v2f64] } v16i8:{ *:[v16i8] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2f64] } (SHF_W:{ *:[v4i32] } (COPY_TO_REGCLASS:{ *:[v4i32] } (SHF_B:{ *:[v16i8] } (COPY_TO_REGCLASS:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$src, MSA128B:{ *:[i32] }), 27:{ *:[i32] }), MSA128W:{ *:[i32] }), 177:{ *:[i32] }), MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3456">3456</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3457">3457</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3458">3458</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>2</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3459">3459</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>3</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3460">3460</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>4</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3461">3461</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>4</var>, <i>/*TempRegID*/</i><var>3</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3462">3462</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>4</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3463">3463</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="3464">3464</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>3</var>, <i>/*Opcode*/</i>Mips::SHF_B,</td></tr>
<tr><th id="3465">3465</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>3</var>, <i>/*TempRegID*/</i><var>2</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3466">3466</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>3</var>, <i>/*TempRegID*/</i><var>3</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3467">3467</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>3</var>, <i>/*Imm*/</i><var>27</var>,</td></tr>
<tr><th id="3468">3468</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="3469">3469</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3470">3470</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3471">3471</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>2</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3472">3472</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="3473">3473</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_W,</td></tr>
<tr><th id="3474">3474</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3475">3475</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3476">3476</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="3477">3477</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3478">3478</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3479">3479</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3480">3480</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3481">3481</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3482">3482</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3483">3483</th><td>      <i>// GIR_Coverage, 1994,</i></td></tr>
<tr><th id="3484">3484</th><td>      GIR_Done,</td></tr>
<tr><th id="3485">3485</th><td>    <i>// Label 336: @6148</i></td></tr>
<tr><th id="3486">3486</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 337*/</i> <var>6213</var>, <i>// Rule ID 1998 //</i></td></tr>
<tr><th id="3487">3487</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="3488">3488</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3489">3489</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3490">3490</th><td>      <i>// (bitconvert:{ *:[v2i64] } v8i16:{ *:[v8i16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2i64] } (SHF_H:{ *:[v8i16] } (COPY_TO_REGCLASS:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$src, MSA128H:{ *:[i32] }), 27:{ *:[i32] }), MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3491">3491</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3492">3492</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3493">3493</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3494">3494</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3495">3495</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3496">3496</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="3497">3497</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_H,</td></tr>
<tr><th id="3498">3498</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3499">3499</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3500">3500</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>27</var>,</td></tr>
<tr><th id="3501">3501</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3502">3502</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3503">3503</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3504">3504</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3505">3505</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3506">3506</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3507">3507</th><td>      <i>// GIR_Coverage, 1998,</i></td></tr>
<tr><th id="3508">3508</th><td>      GIR_Done,</td></tr>
<tr><th id="3509">3509</th><td>    <i>// Label 337: @6213</i></td></tr>
<tr><th id="3510">3510</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 338*/</i> <var>6278</var>, <i>// Rule ID 1999 //</i></td></tr>
<tr><th id="3511">3511</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="3512">3512</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3513">3513</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3514">3514</th><td>      <i>// (bitconvert:{ *:[v2f64] } v8i16:{ *:[v8i16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2f64] } (SHF_H:{ *:[v8i16] } (COPY_TO_REGCLASS:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$src, MSA128H:{ *:[i32] }), 27:{ *:[i32] }), MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3515">3515</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3516">3516</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3517">3517</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3518">3518</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3519">3519</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3520">3520</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="3521">3521</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_H,</td></tr>
<tr><th id="3522">3522</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3523">3523</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3524">3524</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>27</var>,</td></tr>
<tr><th id="3525">3525</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3526">3526</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3527">3527</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3528">3528</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3529">3529</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3530">3530</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3531">3531</th><td>      <i>// GIR_Coverage, 1999,</i></td></tr>
<tr><th id="3532">3532</th><td>      GIR_Done,</td></tr>
<tr><th id="3533">3533</th><td>    <i>// Label 338: @6278</i></td></tr>
<tr><th id="3534">3534</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 339*/</i> <var>6343</var>, <i>// Rule ID 2003 //</i></td></tr>
<tr><th id="3535">3535</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="3536">3536</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3537">3537</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3538">3538</th><td>      <i>// (bitconvert:{ *:[v2i64] } v8f16:{ *:[v8f16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2i64] } (SHF_H:{ *:[v8i16] } (COPY_TO_REGCLASS:{ *:[v8i16] } v8f16:{ *:[v8f16] }:$src, MSA128H:{ *:[i32] }), 27:{ *:[i32] }), MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3539">3539</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3540">3540</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3541">3541</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3542">3542</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3543">3543</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3544">3544</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="3545">3545</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_H,</td></tr>
<tr><th id="3546">3546</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3547">3547</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3548">3548</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>27</var>,</td></tr>
<tr><th id="3549">3549</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3550">3550</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3551">3551</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3552">3552</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3553">3553</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3554">3554</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3555">3555</th><td>      <i>// GIR_Coverage, 2003,</i></td></tr>
<tr><th id="3556">3556</th><td>      GIR_Done,</td></tr>
<tr><th id="3557">3557</th><td>    <i>// Label 339: @6343</i></td></tr>
<tr><th id="3558">3558</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 340*/</i> <var>6408</var>, <i>// Rule ID 2004 //</i></td></tr>
<tr><th id="3559">3559</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="3560">3560</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3561">3561</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3562">3562</th><td>      <i>// (bitconvert:{ *:[v2f64] } v8f16:{ *:[v8f16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2f64] } (SHF_H:{ *:[v8i16] } (COPY_TO_REGCLASS:{ *:[v8i16] } v8f16:{ *:[v8f16] }:$src, MSA128H:{ *:[i32] }), 27:{ *:[i32] }), MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3563">3563</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3564">3564</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3565">3565</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3566">3566</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3567">3567</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3568">3568</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="3569">3569</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_H,</td></tr>
<tr><th id="3570">3570</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3571">3571</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3572">3572</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>27</var>,</td></tr>
<tr><th id="3573">3573</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3574">3574</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3575">3575</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3576">3576</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3577">3577</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3578">3578</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3579">3579</th><td>      <i>// GIR_Coverage, 2004,</i></td></tr>
<tr><th id="3580">3580</th><td>      GIR_Done,</td></tr>
<tr><th id="3581">3581</th><td>    <i>// Label 340: @6408</i></td></tr>
<tr><th id="3582">3582</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 341*/</i> <var>6473</var>, <i>// Rule ID 2008 //</i></td></tr>
<tr><th id="3583">3583</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="3584">3584</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3585">3585</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3586">3586</th><td>      <i>// (bitconvert:{ *:[v2i64] } v4i32:{ *:[v4i32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2i64] } (SHF_W:{ *:[v4i32] } (COPY_TO_REGCLASS:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$src, MSA128W:{ *:[i32] }), 177:{ *:[i32] }), MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3587">3587</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3588">3588</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3589">3589</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3590">3590</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3591">3591</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3592">3592</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="3593">3593</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_W,</td></tr>
<tr><th id="3594">3594</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3595">3595</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3596">3596</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="3597">3597</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3598">3598</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3599">3599</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3600">3600</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3601">3601</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3602">3602</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3603">3603</th><td>      <i>// GIR_Coverage, 2008,</i></td></tr>
<tr><th id="3604">3604</th><td>      GIR_Done,</td></tr>
<tr><th id="3605">3605</th><td>    <i>// Label 341: @6473</i></td></tr>
<tr><th id="3606">3606</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 342*/</i> <var>6538</var>, <i>// Rule ID 2009 //</i></td></tr>
<tr><th id="3607">3607</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="3608">3608</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3609">3609</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3610">3610</th><td>      <i>// (bitconvert:{ *:[v2f64] } v4i32:{ *:[v4i32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2f64] } (SHF_W:{ *:[v4i32] } (COPY_TO_REGCLASS:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$src, MSA128W:{ *:[i32] }), 177:{ *:[i32] }), MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3611">3611</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3612">3612</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3613">3613</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3614">3614</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3615">3615</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3616">3616</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="3617">3617</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_W,</td></tr>
<tr><th id="3618">3618</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3619">3619</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3620">3620</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="3621">3621</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3622">3622</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3623">3623</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3624">3624</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3625">3625</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3626">3626</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3627">3627</th><td>      <i>// GIR_Coverage, 2009,</i></td></tr>
<tr><th id="3628">3628</th><td>      GIR_Done,</td></tr>
<tr><th id="3629">3629</th><td>    <i>// Label 342: @6538</i></td></tr>
<tr><th id="3630">3630</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 343*/</i> <var>6603</var>, <i>// Rule ID 2013 //</i></td></tr>
<tr><th id="3631">3631</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="3632">3632</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3633">3633</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3634">3634</th><td>      <i>// (bitconvert:{ *:[v2i64] } v4f32:{ *:[v4f32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2i64] } (SHF_W:{ *:[v4i32] } (COPY_TO_REGCLASS:{ *:[v4i32] } v4f32:{ *:[v4f32] }:$src, MSA128W:{ *:[i32] }), 177:{ *:[i32] }), MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3635">3635</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3636">3636</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3637">3637</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3638">3638</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3639">3639</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3640">3640</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="3641">3641</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_W,</td></tr>
<tr><th id="3642">3642</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3643">3643</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3644">3644</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="3645">3645</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3646">3646</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3647">3647</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3648">3648</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3649">3649</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3650">3650</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3651">3651</th><td>      <i>// GIR_Coverage, 2013,</i></td></tr>
<tr><th id="3652">3652</th><td>      GIR_Done,</td></tr>
<tr><th id="3653">3653</th><td>    <i>// Label 343: @6603</i></td></tr>
<tr><th id="3654">3654</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 344*/</i> <var>6668</var>, <i>// Rule ID 2014 //</i></td></tr>
<tr><th id="3655">3655</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="3656">3656</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3657">3657</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3658">3658</th><td>      <i>// (bitconvert:{ *:[v2f64] } v4f32:{ *:[v4f32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v2f64] } (SHF_W:{ *:[v4i32] } (COPY_TO_REGCLASS:{ *:[v4i32] } v4f32:{ *:[v4f32] }:$src, MSA128W:{ *:[i32] }), 177:{ *:[i32] }), MSA128D:{ *:[i32] })</i></td></tr>
<tr><th id="3659">3659</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3660">3660</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3661">3661</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3662">3662</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3663">3663</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3664">3664</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="3665">3665</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_W,</td></tr>
<tr><th id="3666">3666</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3667">3667</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3668">3668</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="3669">3669</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3670">3670</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3671">3671</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3672">3672</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3673">3673</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3674">3674</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128DRegClassID,</td></tr>
<tr><th id="3675">3675</th><td>      <i>// GIR_Coverage, 2014,</i></td></tr>
<tr><th id="3676">3676</th><td>      GIR_Done,</td></tr>
<tr><th id="3677">3677</th><td>    <i>// Label 344: @6668</i></td></tr>
<tr><th id="3678">3678</th><td>    GIM_Reject,</td></tr>
<tr><th id="3679">3679</th><td>    <i>// Label 302: @6669</i></td></tr>
<tr><th id="3680">3680</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 345*/</i> <var>6714</var>,</td></tr>
<tr><th id="3681">3681</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="3682">3682</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="3683">3683</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 346*/</i> <var>6696</var>, <i>// Rule ID 1870 //</i></td></tr>
<tr><th id="3684">3684</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="3685">3685</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="3686">3686</th><td>        <i>// (bitconvert:{ *:[v4i8] } GPR32:{ *:[i32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4i8] } GPR32:{ *:[i32] }:$src, DSPR:{ *:[i32] })</i></td></tr>
<tr><th id="3687">3687</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3688">3688</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::DSPRRegClassID,</td></tr>
<tr><th id="3689">3689</th><td>        <i>// GIR_Coverage, 1870,</i></td></tr>
<tr><th id="3690">3690</th><td>        GIR_Done,</td></tr>
<tr><th id="3691">3691</th><td>      <i>// Label 346: @6696</i></td></tr>
<tr><th id="3692">3692</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 347*/</i> <var>6713</var>, <i>// Rule ID 1874 //</i></td></tr>
<tr><th id="3693">3693</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="3694">3694</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="3695">3695</th><td>        <i>// (bitconvert:{ *:[v4i8] } FGR32:{ *:[f32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4i8] } FGR32:{ *:[f32] }:$src, DSPR:{ *:[i32] })</i></td></tr>
<tr><th id="3696">3696</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3697">3697</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::DSPRRegClassID,</td></tr>
<tr><th id="3698">3698</th><td>        <i>// GIR_Coverage, 1874,</i></td></tr>
<tr><th id="3699">3699</th><td>        GIR_Done,</td></tr>
<tr><th id="3700">3700</th><td>      <i>// Label 347: @6713</i></td></tr>
<tr><th id="3701">3701</th><td>      GIM_Reject,</td></tr>
<tr><th id="3702">3702</th><td>    <i>// Label 345: @6714</i></td></tr>
<tr><th id="3703">3703</th><td>    GIM_Reject,</td></tr>
<tr><th id="3704">3704</th><td>    <i>// Label 303: @6715</i></td></tr>
<tr><th id="3705">3705</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 348*/</i> <var>6736</var>, <i>// Rule ID 1953 //</i></td></tr>
<tr><th id="3706">3706</th><td>      GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="3707">3707</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3708">3708</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3709">3709</th><td>      <i>// (bitconvert:{ *:[v4i32] } v4f32:{ *:[v4f32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4i32] } v4f32:{ *:[v4f32] }:$src, MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="3710">3710</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3711">3711</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3712">3712</th><td>      <i>// GIR_Coverage, 1953,</i></td></tr>
<tr><th id="3713">3713</th><td>      GIR_Done,</td></tr>
<tr><th id="3714">3714</th><td>    <i>// Label 348: @6736</i></td></tr>
<tr><th id="3715">3715</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 349*/</i> <var>6757</var>, <i>// Rule ID 1956 //</i></td></tr>
<tr><th id="3716">3716</th><td>      GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="3717">3717</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3718">3718</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3719">3719</th><td>      <i>// (bitconvert:{ *:[v4f32] } v4i32:{ *:[v4i32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4f32] } v4i32:{ *:[v4i32] }:$src, MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="3720">3720</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3721">3721</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3722">3722</th><td>      <i>// GIR_Coverage, 1956,</i></td></tr>
<tr><th id="3723">3723</th><td>      GIR_Done,</td></tr>
<tr><th id="3724">3724</th><td>    <i>// Label 349: @6757</i></td></tr>
<tr><th id="3725">3725</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 350*/</i> <var>6778</var>, <i>// Rule ID 1969 //</i></td></tr>
<tr><th id="3726">3726</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="3727">3727</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3728">3728</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3729">3729</th><td>      <i>// (bitconvert:{ *:[v4i32] } v16i8:{ *:[v16i8] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4i32] } v16i8:{ *:[v16i8] }:$src, MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="3730">3730</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3731">3731</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3732">3732</th><td>      <i>// GIR_Coverage, 1969,</i></td></tr>
<tr><th id="3733">3733</th><td>      GIR_Done,</td></tr>
<tr><th id="3734">3734</th><td>    <i>// Label 350: @6778</i></td></tr>
<tr><th id="3735">3735</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 351*/</i> <var>6799</var>, <i>// Rule ID 1970 //</i></td></tr>
<tr><th id="3736">3736</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="3737">3737</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3738">3738</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3739">3739</th><td>      <i>// (bitconvert:{ *:[v4i32] } v8i16:{ *:[v8i16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4i32] } v8i16:{ *:[v8i16] }:$src, MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="3740">3740</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3741">3741</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3742">3742</th><td>      <i>// GIR_Coverage, 1970,</i></td></tr>
<tr><th id="3743">3743</th><td>      GIR_Done,</td></tr>
<tr><th id="3744">3744</th><td>    <i>// Label 351: @6799</i></td></tr>
<tr><th id="3745">3745</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 352*/</i> <var>6820</var>, <i>// Rule ID 1971 //</i></td></tr>
<tr><th id="3746">3746</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="3747">3747</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3748">3748</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3749">3749</th><td>      <i>// (bitconvert:{ *:[v4i32] } v2i64:{ *:[v2i64] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4i32] } v2i64:{ *:[v2i64] }:$src, MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="3750">3750</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3751">3751</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3752">3752</th><td>      <i>// GIR_Coverage, 1971,</i></td></tr>
<tr><th id="3753">3753</th><td>      GIR_Done,</td></tr>
<tr><th id="3754">3754</th><td>    <i>// Label 352: @6820</i></td></tr>
<tr><th id="3755">3755</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 353*/</i> <var>6841</var>, <i>// Rule ID 1972 //</i></td></tr>
<tr><th id="3756">3756</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="3757">3757</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3758">3758</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3759">3759</th><td>      <i>// (bitconvert:{ *:[v4i32] } v8f16:{ *:[v8f16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4i32] } v8f16:{ *:[v8f16] }:$src, MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="3760">3760</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3761">3761</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3762">3762</th><td>      <i>// GIR_Coverage, 1972,</i></td></tr>
<tr><th id="3763">3763</th><td>      GIR_Done,</td></tr>
<tr><th id="3764">3764</th><td>    <i>// Label 353: @6841</i></td></tr>
<tr><th id="3765">3765</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 354*/</i> <var>6862</var>, <i>// Rule ID 1973 //</i></td></tr>
<tr><th id="3766">3766</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="3767">3767</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3768">3768</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3769">3769</th><td>      <i>// (bitconvert:{ *:[v4i32] } v2f64:{ *:[v2f64] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4i32] } v2f64:{ *:[v2f64] }:$src, MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="3770">3770</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3771">3771</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3772">3772</th><td>      <i>// GIR_Coverage, 1973,</i></td></tr>
<tr><th id="3773">3773</th><td>      GIR_Done,</td></tr>
<tr><th id="3774">3774</th><td>    <i>// Label 354: @6862</i></td></tr>
<tr><th id="3775">3775</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 355*/</i> <var>6883</var>, <i>// Rule ID 1979 //</i></td></tr>
<tr><th id="3776">3776</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="3777">3777</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3778">3778</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3779">3779</th><td>      <i>// (bitconvert:{ *:[v4f32] } v16i8:{ *:[v16i8] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4f32] } v16i8:{ *:[v16i8] }:$src, MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="3780">3780</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3781">3781</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3782">3782</th><td>      <i>// GIR_Coverage, 1979,</i></td></tr>
<tr><th id="3783">3783</th><td>      GIR_Done,</td></tr>
<tr><th id="3784">3784</th><td>    <i>// Label 355: @6883</i></td></tr>
<tr><th id="3785">3785</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 356*/</i> <var>6904</var>, <i>// Rule ID 1980 //</i></td></tr>
<tr><th id="3786">3786</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="3787">3787</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3788">3788</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3789">3789</th><td>      <i>// (bitconvert:{ *:[v4f32] } v8i16:{ *:[v8i16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4f32] } v8i16:{ *:[v8i16] }:$src, MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="3790">3790</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3791">3791</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3792">3792</th><td>      <i>// GIR_Coverage, 1980,</i></td></tr>
<tr><th id="3793">3793</th><td>      GIR_Done,</td></tr>
<tr><th id="3794">3794</th><td>    <i>// Label 356: @6904</i></td></tr>
<tr><th id="3795">3795</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 357*/</i> <var>6925</var>, <i>// Rule ID 1981 //</i></td></tr>
<tr><th id="3796">3796</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="3797">3797</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3798">3798</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3799">3799</th><td>      <i>// (bitconvert:{ *:[v4f32] } v2i64:{ *:[v2i64] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4f32] } v2i64:{ *:[v2i64] }:$src, MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="3800">3800</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3801">3801</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3802">3802</th><td>      <i>// GIR_Coverage, 1981,</i></td></tr>
<tr><th id="3803">3803</th><td>      GIR_Done,</td></tr>
<tr><th id="3804">3804</th><td>    <i>// Label 357: @6925</i></td></tr>
<tr><th id="3805">3805</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 358*/</i> <var>6946</var>, <i>// Rule ID 1982 //</i></td></tr>
<tr><th id="3806">3806</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="3807">3807</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3808">3808</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3809">3809</th><td>      <i>// (bitconvert:{ *:[v4f32] } v8f16:{ *:[v8f16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4f32] } v8f16:{ *:[v8f16] }:$src, MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="3810">3810</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3811">3811</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3812">3812</th><td>      <i>// GIR_Coverage, 1982,</i></td></tr>
<tr><th id="3813">3813</th><td>      GIR_Done,</td></tr>
<tr><th id="3814">3814</th><td>    <i>// Label 358: @6946</i></td></tr>
<tr><th id="3815">3815</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 359*/</i> <var>6967</var>, <i>// Rule ID 1983 //</i></td></tr>
<tr><th id="3816">3816</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="3817">3817</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3818">3818</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3819">3819</th><td>      <i>// (bitconvert:{ *:[v4f32] } v2f64:{ *:[v2f64] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4f32] } v2f64:{ *:[v2f64] }:$src, MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="3820">3820</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3821">3821</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3822">3822</th><td>      <i>// GIR_Coverage, 1983,</i></td></tr>
<tr><th id="3823">3823</th><td>      GIR_Done,</td></tr>
<tr><th id="3824">3824</th><td>    <i>// Label 359: @6967</i></td></tr>
<tr><th id="3825">3825</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 360*/</i> <var>7032</var>, <i>// Rule ID 1991 //</i></td></tr>
<tr><th id="3826">3826</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="3827">3827</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3828">3828</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3829">3829</th><td>      <i>// (bitconvert:{ *:[v4i32] } v16i8:{ *:[v16i8] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4i32] } (SHF_B:{ *:[v16i8] } (COPY_TO_REGCLASS:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$src, MSA128B:{ *:[i32] }), 27:{ *:[i32] }), MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="3830">3830</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3831">3831</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3832">3832</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3833">3833</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3834">3834</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3835">3835</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="3836">3836</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_B,</td></tr>
<tr><th id="3837">3837</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3838">3838</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3839">3839</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>27</var>,</td></tr>
<tr><th id="3840">3840</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3841">3841</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3842">3842</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3843">3843</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3844">3844</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3845">3845</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3846">3846</th><td>      <i>// GIR_Coverage, 1991,</i></td></tr>
<tr><th id="3847">3847</th><td>      GIR_Done,</td></tr>
<tr><th id="3848">3848</th><td>    <i>// Label 360: @7032</i></td></tr>
<tr><th id="3849">3849</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 361*/</i> <var>7097</var>, <i>// Rule ID 1992 //</i></td></tr>
<tr><th id="3850">3850</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="3851">3851</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3852">3852</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3853">3853</th><td>      <i>// (bitconvert:{ *:[v4f32] } v16i8:{ *:[v16i8] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4f32] } (SHF_B:{ *:[v16i8] } (COPY_TO_REGCLASS:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$src, MSA128B:{ *:[i32] }), 27:{ *:[i32] }), MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="3854">3854</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3855">3855</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="3856">3856</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3857">3857</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3858">3858</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3859">3859</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="3860">3860</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_B,</td></tr>
<tr><th id="3861">3861</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3862">3862</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3863">3863</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>27</var>,</td></tr>
<tr><th id="3864">3864</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3865">3865</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3866">3866</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3867">3867</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3868">3868</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3869">3869</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3870">3870</th><td>      <i>// GIR_Coverage, 1992,</i></td></tr>
<tr><th id="3871">3871</th><td>      GIR_Done,</td></tr>
<tr><th id="3872">3872</th><td>    <i>// Label 361: @7097</i></td></tr>
<tr><th id="3873">3873</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 362*/</i> <var>7162</var>, <i>// Rule ID 1996 //</i></td></tr>
<tr><th id="3874">3874</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="3875">3875</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3876">3876</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3877">3877</th><td>      <i>// (bitconvert:{ *:[v4i32] } v8i16:{ *:[v8i16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4i32] } (SHF_H:{ *:[v8i16] } (COPY_TO_REGCLASS:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$src, MSA128H:{ *:[i32] }), 177:{ *:[i32] }), MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="3878">3878</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3879">3879</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3880">3880</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3881">3881</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3882">3882</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3883">3883</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="3884">3884</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_H,</td></tr>
<tr><th id="3885">3885</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3886">3886</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3887">3887</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="3888">3888</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3889">3889</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3890">3890</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3891">3891</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3892">3892</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3893">3893</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3894">3894</th><td>      <i>// GIR_Coverage, 1996,</i></td></tr>
<tr><th id="3895">3895</th><td>      GIR_Done,</td></tr>
<tr><th id="3896">3896</th><td>    <i>// Label 362: @7162</i></td></tr>
<tr><th id="3897">3897</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 363*/</i> <var>7227</var>, <i>// Rule ID 1997 //</i></td></tr>
<tr><th id="3898">3898</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="3899">3899</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3900">3900</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3901">3901</th><td>      <i>// (bitconvert:{ *:[v4f32] } v8i16:{ *:[v8i16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4f32] } (SHF_H:{ *:[v8i16] } (COPY_TO_REGCLASS:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$src, MSA128H:{ *:[i32] }), 177:{ *:[i32] }), MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="3902">3902</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3903">3903</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3904">3904</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3905">3905</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3906">3906</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3907">3907</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="3908">3908</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_H,</td></tr>
<tr><th id="3909">3909</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3910">3910</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3911">3911</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="3912">3912</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3913">3913</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3914">3914</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3915">3915</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3916">3916</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3917">3917</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3918">3918</th><td>      <i>// GIR_Coverage, 1997,</i></td></tr>
<tr><th id="3919">3919</th><td>      GIR_Done,</td></tr>
<tr><th id="3920">3920</th><td>    <i>// Label 363: @7227</i></td></tr>
<tr><th id="3921">3921</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 364*/</i> <var>7292</var>, <i>// Rule ID 2001 //</i></td></tr>
<tr><th id="3922">3922</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="3923">3923</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3924">3924</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3925">3925</th><td>      <i>// (bitconvert:{ *:[v4i32] } v8f16:{ *:[v8f16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4i32] } (SHF_H:{ *:[v8i16] } (COPY_TO_REGCLASS:{ *:[v8i16] } v8f16:{ *:[v8f16] }:$src, MSA128H:{ *:[i32] }), 177:{ *:[i32] }), MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="3926">3926</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3927">3927</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3928">3928</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3929">3929</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3930">3930</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3931">3931</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="3932">3932</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_H,</td></tr>
<tr><th id="3933">3933</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3934">3934</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3935">3935</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="3936">3936</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3937">3937</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3938">3938</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3939">3939</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3940">3940</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3941">3941</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3942">3942</th><td>      <i>// GIR_Coverage, 2001,</i></td></tr>
<tr><th id="3943">3943</th><td>      GIR_Done,</td></tr>
<tr><th id="3944">3944</th><td>    <i>// Label 364: @7292</i></td></tr>
<tr><th id="3945">3945</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 365*/</i> <var>7357</var>, <i>// Rule ID 2002 //</i></td></tr>
<tr><th id="3946">3946</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="3947">3947</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3948">3948</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3949">3949</th><td>      <i>// (bitconvert:{ *:[v4f32] } v8f16:{ *:[v8f16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4f32] } (SHF_H:{ *:[v8i16] } (COPY_TO_REGCLASS:{ *:[v8i16] } v8f16:{ *:[v8f16] }:$src, MSA128H:{ *:[i32] }), 177:{ *:[i32] }), MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="3950">3950</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3951">3951</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="3952">3952</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3953">3953</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3954">3954</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3955">3955</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="3956">3956</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_H,</td></tr>
<tr><th id="3957">3957</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3958">3958</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3959">3959</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="3960">3960</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3961">3961</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3962">3962</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3963">3963</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3964">3964</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3965">3965</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3966">3966</th><td>      <i>// GIR_Coverage, 2002,</i></td></tr>
<tr><th id="3967">3967</th><td>      GIR_Done,</td></tr>
<tr><th id="3968">3968</th><td>    <i>// Label 365: @7357</i></td></tr>
<tr><th id="3969">3969</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 366*/</i> <var>7422</var>, <i>// Rule ID 2018 //</i></td></tr>
<tr><th id="3970">3970</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="3971">3971</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3972">3972</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3973">3973</th><td>      <i>// (bitconvert:{ *:[v4i32] } v2i64:{ *:[v2i64] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4i32] } (SHF_W:{ *:[v4i32] } (COPY_TO_REGCLASS:{ *:[v4i32] } v2i64:{ *:[v2i64] }:$src, MSA128W:{ *:[i32] }), 177:{ *:[i32] }), MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="3974">3974</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3975">3975</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3976">3976</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3977">3977</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3978">3978</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="3979">3979</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="3980">3980</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_W,</td></tr>
<tr><th id="3981">3981</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="3982">3982</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3983">3983</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="3984">3984</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="3985">3985</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="3986">3986</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="3987">3987</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="3988">3988</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="3989">3989</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3990">3990</th><td>      <i>// GIR_Coverage, 2018,</i></td></tr>
<tr><th id="3991">3991</th><td>      GIR_Done,</td></tr>
<tr><th id="3992">3992</th><td>    <i>// Label 366: @7422</i></td></tr>
<tr><th id="3993">3993</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 367*/</i> <var>7487</var>, <i>// Rule ID 2019 //</i></td></tr>
<tr><th id="3994">3994</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="3995">3995</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="3996">3996</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="3997">3997</th><td>      <i>// (bitconvert:{ *:[v4f32] } v2i64:{ *:[v2i64] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4f32] } (SHF_W:{ *:[v4i32] } (COPY_TO_REGCLASS:{ *:[v4i32] } v2i64:{ *:[v2i64] }:$src, MSA128W:{ *:[i32] }), 177:{ *:[i32] }), MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="3998">3998</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="3999">3999</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4000">4000</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4001">4001</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4002">4002</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="4003">4003</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="4004">4004</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_W,</td></tr>
<tr><th id="4005">4005</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4006">4006</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4007">4007</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="4008">4008</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4009">4009</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4010">4010</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="4011">4011</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4012">4012</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4013">4013</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="4014">4014</th><td>      <i>// GIR_Coverage, 2019,</i></td></tr>
<tr><th id="4015">4015</th><td>      GIR_Done,</td></tr>
<tr><th id="4016">4016</th><td>    <i>// Label 367: @7487</i></td></tr>
<tr><th id="4017">4017</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 368*/</i> <var>7552</var>, <i>// Rule ID 2023 //</i></td></tr>
<tr><th id="4018">4018</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="4019">4019</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4020">4020</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="4021">4021</th><td>      <i>// (bitconvert:{ *:[v4i32] } v2f64:{ *:[v2f64] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4i32] } (SHF_W:{ *:[v4i32] } (COPY_TO_REGCLASS:{ *:[v4i32] } v2f64:{ *:[v2f64] }:$src, MSA128W:{ *:[i32] }), 177:{ *:[i32] }), MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="4022">4022</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4023">4023</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4024">4024</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4025">4025</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4026">4026</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="4027">4027</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="4028">4028</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_W,</td></tr>
<tr><th id="4029">4029</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4030">4030</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4031">4031</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="4032">4032</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4033">4033</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4034">4034</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="4035">4035</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4036">4036</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4037">4037</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="4038">4038</th><td>      <i>// GIR_Coverage, 2023,</i></td></tr>
<tr><th id="4039">4039</th><td>      GIR_Done,</td></tr>
<tr><th id="4040">4040</th><td>    <i>// Label 368: @7552</i></td></tr>
<tr><th id="4041">4041</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 369*/</i> <var>7617</var>, <i>// Rule ID 2024 //</i></td></tr>
<tr><th id="4042">4042</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="4043">4043</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4044">4044</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="4045">4045</th><td>      <i>// (bitconvert:{ *:[v4f32] } v2f64:{ *:[v2f64] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v4f32] } (SHF_W:{ *:[v4i32] } (COPY_TO_REGCLASS:{ *:[v4i32] } v2f64:{ *:[v2f64] }:$src, MSA128W:{ *:[i32] }), 177:{ *:[i32] }), MSA128W:{ *:[i32] })</i></td></tr>
<tr><th id="4046">4046</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4047">4047</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4048">4048</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4049">4049</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4050">4050</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="4051">4051</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="4052">4052</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_W,</td></tr>
<tr><th id="4053">4053</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4054">4054</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4055">4055</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="4056">4056</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4057">4057</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4058">4058</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="4059">4059</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4060">4060</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4061">4061</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128WRegClassID,</td></tr>
<tr><th id="4062">4062</th><td>      <i>// GIR_Coverage, 2024,</i></td></tr>
<tr><th id="4063">4063</th><td>      GIR_Done,</td></tr>
<tr><th id="4064">4064</th><td>    <i>// Label 369: @7617</i></td></tr>
<tr><th id="4065">4065</th><td>    GIM_Reject,</td></tr>
<tr><th id="4066">4066</th><td>    <i>// Label 304: @7618</i></td></tr>
<tr><th id="4067">4067</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 370*/</i> <var>7639</var>, <i>// Rule ID 1952 //</i></td></tr>
<tr><th id="4068">4068</th><td>      GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="4069">4069</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4070">4070</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4071">4071</th><td>      <i>// (bitconvert:{ *:[v8i16] } v8f16:{ *:[v8f16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v8i16] } v8f16:{ *:[v8f16] }:$src, MSA128H:{ *:[i32] })</i></td></tr>
<tr><th id="4072">4072</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4073">4073</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4074">4074</th><td>      <i>// GIR_Coverage, 1952,</i></td></tr>
<tr><th id="4075">4075</th><td>      GIR_Done,</td></tr>
<tr><th id="4076">4076</th><td>    <i>// Label 370: @7639</i></td></tr>
<tr><th id="4077">4077</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 371*/</i> <var>7660</var>, <i>// Rule ID 1955 //</i></td></tr>
<tr><th id="4078">4078</th><td>      GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="4079">4079</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4080">4080</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4081">4081</th><td>      <i>// (bitconvert:{ *:[v8f16] } v8i16:{ *:[v8i16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v8f16] } v8i16:{ *:[v8i16] }:$src, MSA128H:{ *:[i32] })</i></td></tr>
<tr><th id="4082">4082</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4083">4083</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4084">4084</th><td>      <i>// GIR_Coverage, 1955,</i></td></tr>
<tr><th id="4085">4085</th><td>      GIR_Done,</td></tr>
<tr><th id="4086">4086</th><td>    <i>// Label 371: @7660</i></td></tr>
<tr><th id="4087">4087</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 372*/</i> <var>7681</var>, <i>// Rule ID 1964 //</i></td></tr>
<tr><th id="4088">4088</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="4089">4089</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4090">4090</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4091">4091</th><td>      <i>// (bitconvert:{ *:[v8i16] } v16i8:{ *:[v16i8] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v8i16] } v16i8:{ *:[v16i8] }:$src, MSA128H:{ *:[i32] })</i></td></tr>
<tr><th id="4092">4092</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4093">4093</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4094">4094</th><td>      <i>// GIR_Coverage, 1964,</i></td></tr>
<tr><th id="4095">4095</th><td>      GIR_Done,</td></tr>
<tr><th id="4096">4096</th><td>    <i>// Label 372: @7681</i></td></tr>
<tr><th id="4097">4097</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 373*/</i> <var>7702</var>, <i>// Rule ID 1965 //</i></td></tr>
<tr><th id="4098">4098</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="4099">4099</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4100">4100</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4101">4101</th><td>      <i>// (bitconvert:{ *:[v8i16] } v4i32:{ *:[v4i32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v8i16] } v4i32:{ *:[v4i32] }:$src, MSA128H:{ *:[i32] })</i></td></tr>
<tr><th id="4102">4102</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4103">4103</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4104">4104</th><td>      <i>// GIR_Coverage, 1965,</i></td></tr>
<tr><th id="4105">4105</th><td>      GIR_Done,</td></tr>
<tr><th id="4106">4106</th><td>    <i>// Label 373: @7702</i></td></tr>
<tr><th id="4107">4107</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 374*/</i> <var>7723</var>, <i>// Rule ID 1966 //</i></td></tr>
<tr><th id="4108">4108</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="4109">4109</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4110">4110</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4111">4111</th><td>      <i>// (bitconvert:{ *:[v8i16] } v2i64:{ *:[v2i64] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v8i16] } v2i64:{ *:[v2i64] }:$src, MSA128H:{ *:[i32] })</i></td></tr>
<tr><th id="4112">4112</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4113">4113</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4114">4114</th><td>      <i>// GIR_Coverage, 1966,</i></td></tr>
<tr><th id="4115">4115</th><td>      GIR_Done,</td></tr>
<tr><th id="4116">4116</th><td>    <i>// Label 374: @7723</i></td></tr>
<tr><th id="4117">4117</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 375*/</i> <var>7744</var>, <i>// Rule ID 1967 //</i></td></tr>
<tr><th id="4118">4118</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="4119">4119</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4120">4120</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4121">4121</th><td>      <i>// (bitconvert:{ *:[v8i16] } v4f32:{ *:[v4f32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v8i16] } v4f32:{ *:[v4f32] }:$src, MSA128H:{ *:[i32] })</i></td></tr>
<tr><th id="4122">4122</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4123">4123</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4124">4124</th><td>      <i>// GIR_Coverage, 1967,</i></td></tr>
<tr><th id="4125">4125</th><td>      GIR_Done,</td></tr>
<tr><th id="4126">4126</th><td>    <i>// Label 375: @7744</i></td></tr>
<tr><th id="4127">4127</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 376*/</i> <var>7765</var>, <i>// Rule ID 1968 //</i></td></tr>
<tr><th id="4128">4128</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="4129">4129</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4130">4130</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4131">4131</th><td>      <i>// (bitconvert:{ *:[v8i16] } v2f64:{ *:[v2f64] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v8i16] } v2f64:{ *:[v2f64] }:$src, MSA128H:{ *:[i32] })</i></td></tr>
<tr><th id="4132">4132</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4133">4133</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4134">4134</th><td>      <i>// GIR_Coverage, 1968,</i></td></tr>
<tr><th id="4135">4135</th><td>      GIR_Done,</td></tr>
<tr><th id="4136">4136</th><td>    <i>// Label 376: @7765</i></td></tr>
<tr><th id="4137">4137</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 377*/</i> <var>7830</var>, <i>// Rule ID 1989 //</i></td></tr>
<tr><th id="4138">4138</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="4139">4139</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4140">4140</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4141">4141</th><td>      <i>// (bitconvert:{ *:[v8i16] } v16i8:{ *:[v16i8] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v8i16] } (SHF_B:{ *:[v16i8] } (COPY_TO_REGCLASS:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$src, MSA128B:{ *:[i32] }), 177:{ *:[i32] }), MSA128H:{ *:[i32] })</i></td></tr>
<tr><th id="4142">4142</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4143">4143</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4144">4144</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4145">4145</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4146">4146</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="4147">4147</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="4148">4148</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_B,</td></tr>
<tr><th id="4149">4149</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4150">4150</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4151">4151</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="4152">4152</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4153">4153</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4154">4154</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="4155">4155</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4156">4156</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4157">4157</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4158">4158</th><td>      <i>// GIR_Coverage, 1989,</i></td></tr>
<tr><th id="4159">4159</th><td>      GIR_Done,</td></tr>
<tr><th id="4160">4160</th><td>    <i>// Label 377: @7830</i></td></tr>
<tr><th id="4161">4161</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 378*/</i> <var>7895</var>, <i>// Rule ID 1990 //</i></td></tr>
<tr><th id="4162">4162</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="4163">4163</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4164">4164</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4165">4165</th><td>      <i>// (bitconvert:{ *:[v8f16] } v16i8:{ *:[v16i8] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v8f16] } (SHF_B:{ *:[v16i8] } (COPY_TO_REGCLASS:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$src, MSA128B:{ *:[i32] }), 177:{ *:[i32] }), MSA128H:{ *:[i32] })</i></td></tr>
<tr><th id="4166">4166</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4167">4167</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4168">4168</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4169">4169</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4170">4170</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="4171">4171</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="4172">4172</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_B,</td></tr>
<tr><th id="4173">4173</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4174">4174</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4175">4175</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="4176">4176</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4177">4177</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4178">4178</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="4179">4179</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4180">4180</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4181">4181</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4182">4182</th><td>      <i>// GIR_Coverage, 1990,</i></td></tr>
<tr><th id="4183">4183</th><td>      GIR_Done,</td></tr>
<tr><th id="4184">4184</th><td>    <i>// Label 378: @7895</i></td></tr>
<tr><th id="4185">4185</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 379*/</i> <var>7960</var>, <i>// Rule ID 2006 //</i></td></tr>
<tr><th id="4186">4186</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="4187">4187</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4188">4188</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4189">4189</th><td>      <i>// (bitconvert:{ *:[v8i16] } v4i32:{ *:[v4i32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v8i16] } (SHF_H:{ *:[v8i16] } (COPY_TO_REGCLASS:{ *:[v8i16] } v4i32:{ *:[v4i32] }:$src, MSA128H:{ *:[i32] }), 177:{ *:[i32] }), MSA128H:{ *:[i32] })</i></td></tr>
<tr><th id="4190">4190</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4191">4191</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4192">4192</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4193">4193</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4194">4194</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="4195">4195</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="4196">4196</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_H,</td></tr>
<tr><th id="4197">4197</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4198">4198</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4199">4199</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="4200">4200</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4201">4201</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4202">4202</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="4203">4203</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4204">4204</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4205">4205</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4206">4206</th><td>      <i>// GIR_Coverage, 2006,</i></td></tr>
<tr><th id="4207">4207</th><td>      GIR_Done,</td></tr>
<tr><th id="4208">4208</th><td>    <i>// Label 379: @7960</i></td></tr>
<tr><th id="4209">4209</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 380*/</i> <var>8025</var>, <i>// Rule ID 2007 //</i></td></tr>
<tr><th id="4210">4210</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="4211">4211</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4212">4212</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4213">4213</th><td>      <i>// (bitconvert:{ *:[v8f16] } v4i32:{ *:[v4i32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v8f16] } (SHF_H:{ *:[v8i16] } (COPY_TO_REGCLASS:{ *:[v8i16] } v4i32:{ *:[v4i32] }:$src, MSA128H:{ *:[i32] }), 177:{ *:[i32] }), MSA128H:{ *:[i32] })</i></td></tr>
<tr><th id="4214">4214</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4215">4215</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4216">4216</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4217">4217</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4218">4218</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="4219">4219</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="4220">4220</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_H,</td></tr>
<tr><th id="4221">4221</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4222">4222</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4223">4223</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="4224">4224</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4225">4225</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4226">4226</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="4227">4227</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4228">4228</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4229">4229</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4230">4230</th><td>      <i>// GIR_Coverage, 2007,</i></td></tr>
<tr><th id="4231">4231</th><td>      GIR_Done,</td></tr>
<tr><th id="4232">4232</th><td>    <i>// Label 380: @8025</i></td></tr>
<tr><th id="4233">4233</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 381*/</i> <var>8090</var>, <i>// Rule ID 2011 //</i></td></tr>
<tr><th id="4234">4234</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="4235">4235</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4236">4236</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4237">4237</th><td>      <i>// (bitconvert:{ *:[v8i16] } v4f32:{ *:[v4f32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v8i16] } (SHF_H:{ *:[v8i16] } (COPY_TO_REGCLASS:{ *:[v8i16] } v4f32:{ *:[v4f32] }:$src, MSA128H:{ *:[i32] }), 177:{ *:[i32] }), MSA128H:{ *:[i32] })</i></td></tr>
<tr><th id="4238">4238</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4239">4239</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4240">4240</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4241">4241</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4242">4242</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="4243">4243</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="4244">4244</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_H,</td></tr>
<tr><th id="4245">4245</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4246">4246</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4247">4247</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="4248">4248</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4249">4249</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4250">4250</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="4251">4251</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4252">4252</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4253">4253</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4254">4254</th><td>      <i>// GIR_Coverage, 2011,</i></td></tr>
<tr><th id="4255">4255</th><td>      GIR_Done,</td></tr>
<tr><th id="4256">4256</th><td>    <i>// Label 381: @8090</i></td></tr>
<tr><th id="4257">4257</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 382*/</i> <var>8155</var>, <i>// Rule ID 2012 //</i></td></tr>
<tr><th id="4258">4258</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="4259">4259</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4260">4260</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4261">4261</th><td>      <i>// (bitconvert:{ *:[v8f16] } v4f32:{ *:[v4f32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v8f16] } (SHF_H:{ *:[v8i16] } (COPY_TO_REGCLASS:{ *:[v8i16] } v4f32:{ *:[v4f32] }:$src, MSA128H:{ *:[i32] }), 177:{ *:[i32] }), MSA128H:{ *:[i32] })</i></td></tr>
<tr><th id="4262">4262</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4263">4263</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4264">4264</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4265">4265</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4266">4266</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="4267">4267</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="4268">4268</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_H,</td></tr>
<tr><th id="4269">4269</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4270">4270</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4271">4271</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="4272">4272</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4273">4273</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4274">4274</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="4275">4275</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4276">4276</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4277">4277</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4278">4278</th><td>      <i>// GIR_Coverage, 2012,</i></td></tr>
<tr><th id="4279">4279</th><td>      GIR_Done,</td></tr>
<tr><th id="4280">4280</th><td>    <i>// Label 382: @8155</i></td></tr>
<tr><th id="4281">4281</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 383*/</i> <var>8220</var>, <i>// Rule ID 2016 //</i></td></tr>
<tr><th id="4282">4282</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="4283">4283</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4284">4284</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4285">4285</th><td>      <i>// (bitconvert:{ *:[v8i16] } v2i64:{ *:[v2i64] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v8i16] } (SHF_H:{ *:[v8i16] } (COPY_TO_REGCLASS:{ *:[v8i16] } v2i64:{ *:[v2i64] }:$src, MSA128H:{ *:[i32] }), 27:{ *:[i32] }), MSA128H:{ *:[i32] })</i></td></tr>
<tr><th id="4286">4286</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4287">4287</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4288">4288</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4289">4289</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4290">4290</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="4291">4291</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="4292">4292</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_H,</td></tr>
<tr><th id="4293">4293</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4294">4294</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4295">4295</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>27</var>,</td></tr>
<tr><th id="4296">4296</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4297">4297</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4298">4298</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="4299">4299</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4300">4300</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4301">4301</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4302">4302</th><td>      <i>// GIR_Coverage, 2016,</i></td></tr>
<tr><th id="4303">4303</th><td>      GIR_Done,</td></tr>
<tr><th id="4304">4304</th><td>    <i>// Label 383: @8220</i></td></tr>
<tr><th id="4305">4305</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 384*/</i> <var>8285</var>, <i>// Rule ID 2017 //</i></td></tr>
<tr><th id="4306">4306</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="4307">4307</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4308">4308</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4309">4309</th><td>      <i>// (bitconvert:{ *:[v8f16] } v2i64:{ *:[v2i64] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v8f16] } (SHF_H:{ *:[v8i16] } (COPY_TO_REGCLASS:{ *:[v8i16] } v2i64:{ *:[v2i64] }:$src, MSA128H:{ *:[i32] }), 27:{ *:[i32] }), MSA128H:{ *:[i32] })</i></td></tr>
<tr><th id="4310">4310</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4311">4311</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4312">4312</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4313">4313</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4314">4314</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="4315">4315</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="4316">4316</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_H,</td></tr>
<tr><th id="4317">4317</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4318">4318</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4319">4319</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>27</var>,</td></tr>
<tr><th id="4320">4320</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4321">4321</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4322">4322</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="4323">4323</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4324">4324</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4325">4325</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4326">4326</th><td>      <i>// GIR_Coverage, 2017,</i></td></tr>
<tr><th id="4327">4327</th><td>      GIR_Done,</td></tr>
<tr><th id="4328">4328</th><td>    <i>// Label 384: @8285</i></td></tr>
<tr><th id="4329">4329</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 385*/</i> <var>8350</var>, <i>// Rule ID 2021 //</i></td></tr>
<tr><th id="4330">4330</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="4331">4331</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4332">4332</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4333">4333</th><td>      <i>// (bitconvert:{ *:[v8i16] } v2f64:{ *:[v2f64] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v8i16] } (SHF_H:{ *:[v8i16] } (COPY_TO_REGCLASS:{ *:[v8i16] } v2f64:{ *:[v2f64] }:$src, MSA128H:{ *:[i32] }), 27:{ *:[i32] }), MSA128H:{ *:[i32] })</i></td></tr>
<tr><th id="4334">4334</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4335">4335</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4336">4336</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4337">4337</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4338">4338</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="4339">4339</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="4340">4340</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_H,</td></tr>
<tr><th id="4341">4341</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4342">4342</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4343">4343</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>27</var>,</td></tr>
<tr><th id="4344">4344</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4345">4345</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4346">4346</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="4347">4347</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4348">4348</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4349">4349</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4350">4350</th><td>      <i>// GIR_Coverage, 2021,</i></td></tr>
<tr><th id="4351">4351</th><td>      GIR_Done,</td></tr>
<tr><th id="4352">4352</th><td>    <i>// Label 385: @8350</i></td></tr>
<tr><th id="4353">4353</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 386*/</i> <var>8415</var>, <i>// Rule ID 2022 //</i></td></tr>
<tr><th id="4354">4354</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="4355">4355</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4356">4356</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4357">4357</th><td>      <i>// (bitconvert:{ *:[v8f16] } v2f64:{ *:[v2f64] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v8f16] } (SHF_H:{ *:[v8i16] } (COPY_TO_REGCLASS:{ *:[v8i16] } v2f64:{ *:[v2f64] }:$src, MSA128H:{ *:[i32] }), 27:{ *:[i32] }), MSA128H:{ *:[i32] })</i></td></tr>
<tr><th id="4358">4358</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4359">4359</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4360">4360</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4361">4361</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4362">4362</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="4363">4363</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="4364">4364</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_H,</td></tr>
<tr><th id="4365">4365</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4366">4366</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4367">4367</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>27</var>,</td></tr>
<tr><th id="4368">4368</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4369">4369</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4370">4370</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="4371">4371</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4372">4372</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4373">4373</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128HRegClassID,</td></tr>
<tr><th id="4374">4374</th><td>      <i>// GIR_Coverage, 2022,</i></td></tr>
<tr><th id="4375">4375</th><td>      GIR_Done,</td></tr>
<tr><th id="4376">4376</th><td>    <i>// Label 386: @8415</i></td></tr>
<tr><th id="4377">4377</th><td>    GIM_Reject,</td></tr>
<tr><th id="4378">4378</th><td>    <i>// Label 305: @8416</i></td></tr>
<tr><th id="4379">4379</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 387*/</i> <var>8437</var>, <i>// Rule ID 1958 //</i></td></tr>
<tr><th id="4380">4380</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="4381">4381</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4382">4382</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4383">4383</th><td>      <i>// (bitconvert:{ *:[v16i8] } v8i16:{ *:[v8i16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v16i8] } v8i16:{ *:[v8i16] }:$src, MSA128B:{ *:[i32] })</i></td></tr>
<tr><th id="4384">4384</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4385">4385</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4386">4386</th><td>      <i>// GIR_Coverage, 1958,</i></td></tr>
<tr><th id="4387">4387</th><td>      GIR_Done,</td></tr>
<tr><th id="4388">4388</th><td>    <i>// Label 387: @8437</i></td></tr>
<tr><th id="4389">4389</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 388*/</i> <var>8458</var>, <i>// Rule ID 1959 //</i></td></tr>
<tr><th id="4390">4390</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="4391">4391</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4392">4392</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4393">4393</th><td>      <i>// (bitconvert:{ *:[v16i8] } v4i32:{ *:[v4i32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v16i8] } v4i32:{ *:[v4i32] }:$src, MSA128B:{ *:[i32] })</i></td></tr>
<tr><th id="4394">4394</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4395">4395</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4396">4396</th><td>      <i>// GIR_Coverage, 1959,</i></td></tr>
<tr><th id="4397">4397</th><td>      GIR_Done,</td></tr>
<tr><th id="4398">4398</th><td>    <i>// Label 388: @8458</i></td></tr>
<tr><th id="4399">4399</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 389*/</i> <var>8479</var>, <i>// Rule ID 1960 //</i></td></tr>
<tr><th id="4400">4400</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="4401">4401</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4402">4402</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4403">4403</th><td>      <i>// (bitconvert:{ *:[v16i8] } v2i64:{ *:[v2i64] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v16i8] } v2i64:{ *:[v2i64] }:$src, MSA128B:{ *:[i32] })</i></td></tr>
<tr><th id="4404">4404</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4405">4405</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4406">4406</th><td>      <i>// GIR_Coverage, 1960,</i></td></tr>
<tr><th id="4407">4407</th><td>      GIR_Done,</td></tr>
<tr><th id="4408">4408</th><td>    <i>// Label 389: @8479</i></td></tr>
<tr><th id="4409">4409</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 390*/</i> <var>8500</var>, <i>// Rule ID 1961 //</i></td></tr>
<tr><th id="4410">4410</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="4411">4411</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4412">4412</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4413">4413</th><td>      <i>// (bitconvert:{ *:[v16i8] } v8f16:{ *:[v8f16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v16i8] } v8f16:{ *:[v8f16] }:$src, MSA128B:{ *:[i32] })</i></td></tr>
<tr><th id="4414">4414</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4415">4415</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4416">4416</th><td>      <i>// GIR_Coverage, 1961,</i></td></tr>
<tr><th id="4417">4417</th><td>      GIR_Done,</td></tr>
<tr><th id="4418">4418</th><td>    <i>// Label 390: @8500</i></td></tr>
<tr><th id="4419">4419</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 391*/</i> <var>8521</var>, <i>// Rule ID 1962 //</i></td></tr>
<tr><th id="4420">4420</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="4421">4421</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4422">4422</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4423">4423</th><td>      <i>// (bitconvert:{ *:[v16i8] } v4f32:{ *:[v4f32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v16i8] } v4f32:{ *:[v4f32] }:$src, MSA128B:{ *:[i32] })</i></td></tr>
<tr><th id="4424">4424</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4425">4425</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4426">4426</th><td>      <i>// GIR_Coverage, 1962,</i></td></tr>
<tr><th id="4427">4427</th><td>      GIR_Done,</td></tr>
<tr><th id="4428">4428</th><td>    <i>// Label 391: @8521</i></td></tr>
<tr><th id="4429">4429</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 392*/</i> <var>8542</var>, <i>// Rule ID 1963 //</i></td></tr>
<tr><th id="4430">4430</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsLE,</td></tr>
<tr><th id="4431">4431</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4432">4432</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4433">4433</th><td>      <i>// (bitconvert:{ *:[v16i8] } v2f64:{ *:[v2f64] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v16i8] } v2f64:{ *:[v2f64] }:$src, MSA128B:{ *:[i32] })</i></td></tr>
<tr><th id="4434">4434</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4435">4435</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4436">4436</th><td>      <i>// GIR_Coverage, 1963,</i></td></tr>
<tr><th id="4437">4437</th><td>      GIR_Done,</td></tr>
<tr><th id="4438">4438</th><td>    <i>// Label 392: @8542</i></td></tr>
<tr><th id="4439">4439</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 393*/</i> <var>8607</var>, <i>// Rule ID 1995 //</i></td></tr>
<tr><th id="4440">4440</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="4441">4441</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4442">4442</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4443">4443</th><td>      <i>// (bitconvert:{ *:[v16i8] } v8i16:{ *:[v8i16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v16i8] } (SHF_B:{ *:[v16i8] } (COPY_TO_REGCLASS:{ *:[v16i8] } v8i16:{ *:[v8i16] }:$src, MSA128B:{ *:[i32] }), 177:{ *:[i32] }), MSA128B:{ *:[i32] })</i></td></tr>
<tr><th id="4444">4444</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4445">4445</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4446">4446</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4447">4447</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4448">4448</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="4449">4449</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="4450">4450</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_B,</td></tr>
<tr><th id="4451">4451</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4452">4452</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4453">4453</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="4454">4454</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4455">4455</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4456">4456</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="4457">4457</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4458">4458</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4459">4459</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4460">4460</th><td>      <i>// GIR_Coverage, 1995,</i></td></tr>
<tr><th id="4461">4461</th><td>      GIR_Done,</td></tr>
<tr><th id="4462">4462</th><td>    <i>// Label 393: @8607</i></td></tr>
<tr><th id="4463">4463</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 394*/</i> <var>8672</var>, <i>// Rule ID 2000 //</i></td></tr>
<tr><th id="4464">4464</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="4465">4465</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="4466">4466</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4467">4467</th><td>      <i>// (bitconvert:{ *:[v16i8] } v8f16:{ *:[v8f16] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v16i8] } (SHF_B:{ *:[v16i8] } (COPY_TO_REGCLASS:{ *:[v16i8] } v8f16:{ *:[v8f16] }:$src, MSA128B:{ *:[i32] }), 177:{ *:[i32] }), MSA128B:{ *:[i32] })</i></td></tr>
<tr><th id="4468">4468</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4469">4469</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4470">4470</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4471">4471</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4472">4472</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="4473">4473</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="4474">4474</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_B,</td></tr>
<tr><th id="4475">4475</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4476">4476</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4477">4477</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="4478">4478</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4479">4479</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4480">4480</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="4481">4481</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4482">4482</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4483">4483</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4484">4484</th><td>      <i>// GIR_Coverage, 2000,</i></td></tr>
<tr><th id="4485">4485</th><td>      GIR_Done,</td></tr>
<tr><th id="4486">4486</th><td>    <i>// Label 394: @8672</i></td></tr>
<tr><th id="4487">4487</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 395*/</i> <var>8737</var>, <i>// Rule ID 2005 //</i></td></tr>
<tr><th id="4488">4488</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="4489">4489</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4490">4490</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4491">4491</th><td>      <i>// (bitconvert:{ *:[v16i8] } v4i32:{ *:[v4i32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v16i8] } (SHF_B:{ *:[v16i8] } (COPY_TO_REGCLASS:{ *:[v16i8] } v4i32:{ *:[v4i32] }:$src, MSA128B:{ *:[i32] }), 27:{ *:[i32] }), MSA128B:{ *:[i32] })</i></td></tr>
<tr><th id="4492">4492</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4493">4493</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4494">4494</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4495">4495</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4496">4496</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="4497">4497</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="4498">4498</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_B,</td></tr>
<tr><th id="4499">4499</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4500">4500</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4501">4501</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>27</var>,</td></tr>
<tr><th id="4502">4502</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4503">4503</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4504">4504</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="4505">4505</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4506">4506</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4507">4507</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4508">4508</th><td>      <i>// GIR_Coverage, 2005,</i></td></tr>
<tr><th id="4509">4509</th><td>      GIR_Done,</td></tr>
<tr><th id="4510">4510</th><td>    <i>// Label 395: @8737</i></td></tr>
<tr><th id="4511">4511</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 396*/</i> <var>8802</var>, <i>// Rule ID 2010 //</i></td></tr>
<tr><th id="4512">4512</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="4513">4513</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4514">4514</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4515">4515</th><td>      <i>// (bitconvert:{ *:[v16i8] } v4f32:{ *:[v4f32] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v16i8] } (SHF_B:{ *:[v16i8] } (COPY_TO_REGCLASS:{ *:[v16i8] } v4f32:{ *:[v4f32] }:$src, MSA128B:{ *:[i32] }), 27:{ *:[i32] }), MSA128B:{ *:[i32] })</i></td></tr>
<tr><th id="4516">4516</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4517">4517</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4518">4518</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4519">4519</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4520">4520</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="4521">4521</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="4522">4522</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_B,</td></tr>
<tr><th id="4523">4523</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4524">4524</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4525">4525</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>27</var>,</td></tr>
<tr><th id="4526">4526</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4527">4527</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4528">4528</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="4529">4529</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4530">4530</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4531">4531</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4532">4532</th><td>      <i>// GIR_Coverage, 2010,</i></td></tr>
<tr><th id="4533">4533</th><td>      GIR_Done,</td></tr>
<tr><th id="4534">4534</th><td>    <i>// Label 396: @8802</i></td></tr>
<tr><th id="4535">4535</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 397*/</i> <var>8902</var>, <i>// Rule ID 2015 //</i></td></tr>
<tr><th id="4536">4536</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="4537">4537</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4538">4538</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4539">4539</th><td>      <i>// (bitconvert:{ *:[v16i8] } v2i64:{ *:[v2i64] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v16i8] } (SHF_W:{ *:[v4i32] } (COPY_TO_REGCLASS:{ *:[v4i32] } (SHF_B:{ *:[v16i8] } (COPY_TO_REGCLASS:{ *:[v16i8] } v2i64:{ *:[v2i64] }:$src, MSA128B:{ *:[i32] }), 27:{ *:[i32] }), MSA128W:{ *:[i32] }), 177:{ *:[i32] }), MSA128B:{ *:[i32] })</i></td></tr>
<tr><th id="4540">4540</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4541">4541</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4542">4542</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>2</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4543">4543</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>3</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4544">4544</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>4</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4545">4545</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>4</var>, <i>/*TempRegID*/</i><var>3</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4546">4546</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>4</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="4547">4547</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="4548">4548</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>3</var>, <i>/*Opcode*/</i>Mips::SHF_B,</td></tr>
<tr><th id="4549">4549</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>3</var>, <i>/*TempRegID*/</i><var>2</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4550">4550</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>3</var>, <i>/*TempRegID*/</i><var>3</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4551">4551</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>3</var>, <i>/*Imm*/</i><var>27</var>,</td></tr>
<tr><th id="4552">4552</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="4553">4553</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4554">4554</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4555">4555</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>2</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4556">4556</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="4557">4557</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_W,</td></tr>
<tr><th id="4558">4558</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4559">4559</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4560">4560</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="4561">4561</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4562">4562</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4563">4563</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="4564">4564</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4565">4565</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4566">4566</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4567">4567</th><td>      <i>// GIR_Coverage, 2015,</i></td></tr>
<tr><th id="4568">4568</th><td>      GIR_Done,</td></tr>
<tr><th id="4569">4569</th><td>    <i>// Label 397: @8902</i></td></tr>
<tr><th id="4570">4570</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 398*/</i> <var>9002</var>, <i>// Rule ID 2020 //</i></td></tr>
<tr><th id="4571">4571</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_IsBE,</td></tr>
<tr><th id="4572">4572</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="4573">4573</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4574">4574</th><td>      <i>// (bitconvert:{ *:[v16i8] } v2f64:{ *:[v2f64] }:$src)  =&gt;  (COPY_TO_REGCLASS:{ *:[v16i8] } (SHF_W:{ *:[v4i32] } (COPY_TO_REGCLASS:{ *:[v4i32] } (SHF_B:{ *:[v16i8] } (COPY_TO_REGCLASS:{ *:[v16i8] } v2f64:{ *:[v2f64] }:$src, MSA128B:{ *:[i32] }), 27:{ *:[i32] }), MSA128W:{ *:[i32] }), 177:{ *:[i32] }), MSA128B:{ *:[i32] })</i></td></tr>
<tr><th id="4575">4575</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4576">4576</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_v4s32,</td></tr>
<tr><th id="4577">4577</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>2</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4578">4578</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>3</var>, <i>/*TypeID*/</i>GILLT_v16s8,</td></tr>
<tr><th id="4579">4579</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>4</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4580">4580</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>4</var>, <i>/*TempRegID*/</i><var>3</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4581">4581</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>4</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="4582">4582</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="4583">4583</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>3</var>, <i>/*Opcode*/</i>Mips::SHF_B,</td></tr>
<tr><th id="4584">4584</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>3</var>, <i>/*TempRegID*/</i><var>2</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4585">4585</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>3</var>, <i>/*TempRegID*/</i><var>3</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4586">4586</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>3</var>, <i>/*Imm*/</i><var>27</var>,</td></tr>
<tr><th id="4587">4587</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="4588">4588</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4589">4589</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4590">4590</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>2</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4591">4591</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="4592">4592</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SHF_W,</td></tr>
<tr><th id="4593">4593</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="4594">4594</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4595">4595</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>177</var>,</td></tr>
<tr><th id="4596">4596</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4597">4597</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="4598">4598</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="4599">4599</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="4600">4600</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4601">4601</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::MSA128BRegClassID,</td></tr>
<tr><th id="4602">4602</th><td>      <i>// GIR_Coverage, 2020,</i></td></tr>
<tr><th id="4603">4603</th><td>      GIR_Done,</td></tr>
<tr><th id="4604">4604</th><td>    <i>// Label 398: @9002</i></td></tr>
<tr><th id="4605">4605</th><td>    GIM_Reject,</td></tr>
<tr><th id="4606">4606</th><td>    <i>// Label 306: @9003</i></td></tr>
<tr><th id="4607">4607</th><td>    GIM_Reject,</td></tr>
<tr><th id="4608">4608</th><td>    <i>// Label 13: @9004</i></td></tr>
<tr><th id="4609">4609</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 399*/</i> <var>9069</var>, <i>// Rule ID 1943 //</i></td></tr>
<tr><th id="4610">4610</th><td>      GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="4611">4611</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4612">4612</th><td>      GIM_CheckMemorySizeEqualToLLT, <i>/*MI*/</i><var>0</var>, <i>/*MMO*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>,</td></tr>
<tr><th id="4613">4613</th><td>      GIM_CheckAtomicOrdering, <i>/*MI*/</i><var>0</var>, <i>/*Order*/</i>(int64_t)AtomicOrdering::NotAtomic,</td></tr>
<tr><th id="4614">4614</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="4615">4615</th><td>      <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="4616">4616</th><td>      GIM_CheckPointerToAny, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*SizeInBits*/</i><var>32</var>,</td></tr>
<tr><th id="4617">4617</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="4618">4618</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ADD,</td></tr>
<tr><th id="4619">4619</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4620">4620</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4621">4621</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4622">4622</th><td>      <i>// (ld:{ *:[i32] } (add:{ *:[i32] } i32:{ *:[i32] }:$base, i32:{ *:[i32] }:$index))&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt;  =&gt;  (LWX:{ *:[i32] } i32:{ *:[i32] }:$base, i32:{ *:[i32] }:$index)</i></td></tr>
<tr><th id="4623">4623</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::LWX,</td></tr>
<tr><th id="4624">4624</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="4625">4625</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// base</i></td></tr>
<tr><th id="4626">4626</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// index</i></td></tr>
<tr><th id="4627">4627</th><td>      GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, <var>1</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="4628">4628</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4629">4629</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4630">4630</th><td>      <i>// GIR_Coverage, 1943,</i></td></tr>
<tr><th id="4631">4631</th><td>      GIR_Done,</td></tr>
<tr><th id="4632">4632</th><td>    <i>// Label 399: @9069</i></td></tr>
<tr><th id="4633">4633</th><td>    GIM_Reject,</td></tr>
<tr><th id="4634">4634</th><td>    <i>// Label 14: @9070</i></td></tr>
<tr><th id="4635">4635</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 400*/</i> <var>9135</var>, <i>// Rule ID 1942 //</i></td></tr>
<tr><th id="4636">4636</th><td>      GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="4637">4637</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4638">4638</th><td>      GIM_CheckMemorySizeEqualTo, <i>/*MI*/</i><var>0</var>, <i>/*MMO*/</i><var>0</var>, <i>/*Size*/</i><var>2</var>,</td></tr>
<tr><th id="4639">4639</th><td>      GIM_CheckAtomicOrdering, <i>/*MI*/</i><var>0</var>, <i>/*Order*/</i>(int64_t)AtomicOrdering::NotAtomic,</td></tr>
<tr><th id="4640">4640</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="4641">4641</th><td>      <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="4642">4642</th><td>      GIM_CheckPointerToAny, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*SizeInBits*/</i><var>32</var>,</td></tr>
<tr><th id="4643">4643</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="4644">4644</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ADD,</td></tr>
<tr><th id="4645">4645</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4646">4646</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4647">4647</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4648">4648</th><td>      <i>// (ld:{ *:[i32] } (add:{ *:[i32] } i32:{ *:[i32] }:$base, i32:{ *:[i32] }:$index))&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_sextload&gt;&gt;&lt;&lt;P:Predicate_sextloadi16&gt;&gt;  =&gt;  (LHX:{ *:[i32] } i32:{ *:[i32] }:$base, i32:{ *:[i32] }:$index)</i></td></tr>
<tr><th id="4649">4649</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::LHX,</td></tr>
<tr><th id="4650">4650</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="4651">4651</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// base</i></td></tr>
<tr><th id="4652">4652</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// index</i></td></tr>
<tr><th id="4653">4653</th><td>      GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, <var>1</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="4654">4654</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4655">4655</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4656">4656</th><td>      <i>// GIR_Coverage, 1942,</i></td></tr>
<tr><th id="4657">4657</th><td>      GIR_Done,</td></tr>
<tr><th id="4658">4658</th><td>    <i>// Label 400: @9135</i></td></tr>
<tr><th id="4659">4659</th><td>    GIM_Reject,</td></tr>
<tr><th id="4660">4660</th><td>    <i>// Label 15: @9136</i></td></tr>
<tr><th id="4661">4661</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 401*/</i> <var>9201</var>, <i>// Rule ID 1941 //</i></td></tr>
<tr><th id="4662">4662</th><td>      GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="4663">4663</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4664">4664</th><td>      GIM_CheckMemorySizeEqualTo, <i>/*MI*/</i><var>0</var>, <i>/*MMO*/</i><var>0</var>, <i>/*Size*/</i><var>1</var>,</td></tr>
<tr><th id="4665">4665</th><td>      GIM_CheckAtomicOrdering, <i>/*MI*/</i><var>0</var>, <i>/*Order*/</i>(int64_t)AtomicOrdering::NotAtomic,</td></tr>
<tr><th id="4666">4666</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="4667">4667</th><td>      <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="4668">4668</th><td>      GIM_CheckPointerToAny, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*SizeInBits*/</i><var>32</var>,</td></tr>
<tr><th id="4669">4669</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="4670">4670</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ADD,</td></tr>
<tr><th id="4671">4671</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4672">4672</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4673">4673</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4674">4674</th><td>      <i>// (ld:{ *:[i32] } (add:{ *:[i32] } i32:{ *:[i32] }:$base, i32:{ *:[i32] }:$index))&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_zextload&gt;&gt;&lt;&lt;P:Predicate_zextloadi8&gt;&gt;  =&gt;  (LBUX:{ *:[i32] } i32:{ *:[i32] }:$base, i32:{ *:[i32] }:$index)</i></td></tr>
<tr><th id="4675">4675</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::LBUX,</td></tr>
<tr><th id="4676">4676</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="4677">4677</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// base</i></td></tr>
<tr><th id="4678">4678</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// index</i></td></tr>
<tr><th id="4679">4679</th><td>      GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, <var>1</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="4680">4680</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4681">4681</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4682">4682</th><td>      <i>// GIR_Coverage, 1941,</i></td></tr>
<tr><th id="4683">4683</th><td>      GIR_Done,</td></tr>
<tr><th id="4684">4684</th><td>    <i>// Label 401: @9201</i></td></tr>
<tr><th id="4685">4685</th><td>    GIM_Reject,</td></tr>
<tr><th id="4686">4686</th><td>    <i>// Label 16: @9202</i></td></tr>
<tr><th id="4687">4687</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 402*/</i> <var>11396</var>,</td></tr>
<tr><th id="4688">4688</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>3</var>,</td></tr>
<tr><th id="4689">4689</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 403*/</i> <var>9254</var>, <i>// Rule ID 416 //</i></td></tr>
<tr><th id="4690">4690</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="4691">4691</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_repl_qb,</td></tr>
<tr><th id="4692">4692</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="4693">4693</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4694">4694</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4695">4695</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="4696">4696</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="4697">4697</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt8,</td></tr>
<tr><th id="4698">4698</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="4699">4699</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="4700">4700</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4701">4701</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4646:{ *:[iPTR] }, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt8&gt;&gt;:$imm)  =&gt;  (REPL_QB:{ *:[v4i8] } (imm:{ *:[i32] }):$imm)</i></td></tr>
<tr><th id="4702">4702</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::REPL_QB,</td></tr>
<tr><th id="4703">4703</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="4704">4704</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm</i></td></tr>
<tr><th id="4705">4705</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4706">4706</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4707">4707</th><td>        <i>// GIR_Coverage, 416,</i></td></tr>
<tr><th id="4708">4708</th><td>        GIR_Done,</td></tr>
<tr><th id="4709">4709</th><td>      <i>// Label 403: @9254</i></td></tr>
<tr><th id="4710">4710</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 404*/</i> <var>9301</var>, <i>// Rule ID 417 //</i></td></tr>
<tr><th id="4711">4711</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="4712">4712</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_repl_ph,</td></tr>
<tr><th id="4713">4713</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="4714">4714</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4715">4715</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4716">4716</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="4717">4717</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="4718">4718</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immSExt10,</td></tr>
<tr><th id="4719">4719</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="4720">4720</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="4721">4721</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4722">4722</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4645:{ *:[iPTR] }, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immSExt10&gt;&gt;:$imm)  =&gt;  (REPL_PH:{ *:[v2i16] } (imm:{ *:[i32] }):$imm)</i></td></tr>
<tr><th id="4723">4723</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::REPL_PH,</td></tr>
<tr><th id="4724">4724</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="4725">4725</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm</i></td></tr>
<tr><th id="4726">4726</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4727">4727</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4728">4728</th><td>        <i>// GIR_Coverage, 417,</i></td></tr>
<tr><th id="4729">4729</th><td>        GIR_Done,</td></tr>
<tr><th id="4730">4730</th><td>      <i>// Label 404: @9301</i></td></tr>
<tr><th id="4731">4731</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 405*/</i> <var>9348</var>, <i>// Rule ID 1274 //</i></td></tr>
<tr><th id="4732">4732</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="4733">4733</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_repl_ph,</td></tr>
<tr><th id="4734">4734</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="4735">4735</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4736">4736</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4737">4737</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="4738">4738</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="4739">4739</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immSExt10,</td></tr>
<tr><th id="4740">4740</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="4741">4741</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="4742">4742</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4743">4743</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4645:{ *:[iPTR] }, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immSExt10&gt;&gt;:$imm)  =&gt;  (REPL_PH_MM:{ *:[v2i16] } (imm:{ *:[i32] }):$imm)</i></td></tr>
<tr><th id="4744">4744</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::REPL_PH_MM,</td></tr>
<tr><th id="4745">4745</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="4746">4746</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm</i></td></tr>
<tr><th id="4747">4747</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4748">4748</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4749">4749</th><td>        <i>// GIR_Coverage, 1274,</i></td></tr>
<tr><th id="4750">4750</th><td>        GIR_Done,</td></tr>
<tr><th id="4751">4751</th><td>      <i>// Label 405: @9348</i></td></tr>
<tr><th id="4752">4752</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 406*/</i> <var>9395</var>, <i>// Rule ID 1275 //</i></td></tr>
<tr><th id="4753">4753</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="4754">4754</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_repl_qb,</td></tr>
<tr><th id="4755">4755</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="4756">4756</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4757">4757</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4758">4758</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="4759">4759</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="4760">4760</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt8,</td></tr>
<tr><th id="4761">4761</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="4762">4762</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="4763">4763</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="4764">4764</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4646:{ *:[iPTR] }, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt8&gt;&gt;:$imm)  =&gt;  (REPL_QB_MM:{ *:[v4i8] } (imm:{ *:[i32] }):$imm)</i></td></tr>
<tr><th id="4765">4765</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::REPL_QB_MM,</td></tr>
<tr><th id="4766">4766</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="4767">4767</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm</i></td></tr>
<tr><th id="4768">4768</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4769">4769</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4770">4770</th><td>        <i>// GIR_Coverage, 1275,</i></td></tr>
<tr><th id="4771">4771</th><td>        GIR_Done,</td></tr>
<tr><th id="4772">4772</th><td>      <i>// Label 406: @9395</i></td></tr>
<tr><th id="4773">4773</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 407*/</i> <var>9435</var>, <i>// Rule ID 350 //</i></td></tr>
<tr><th id="4774">4774</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="4775">4775</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_raddu_w_qb,</td></tr>
<tr><th id="4776">4776</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4777">4777</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="4778">4778</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="4779">4779</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4780">4780</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4643:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs)  =&gt;  (RADDU_W_QB:{ *:[i32] } DSPROpnd:{ *:[v4i8] }:$rs)</i></td></tr>
<tr><th id="4781">4781</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::RADDU_W_QB,</td></tr>
<tr><th id="4782">4782</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="4783">4783</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="4784">4784</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4785">4785</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4786">4786</th><td>        <i>// GIR_Coverage, 350,</i></td></tr>
<tr><th id="4787">4787</th><td>        GIR_Done,</td></tr>
<tr><th id="4788">4788</th><td>      <i>// Label 407: @9435</i></td></tr>
<tr><th id="4789">4789</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 408*/</i> <var>9475</var>, <i>// Rule ID 357 //</i></td></tr>
<tr><th id="4790">4790</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="4791">4791</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_preceq_w_phl,</td></tr>
<tr><th id="4792">4792</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4793">4793</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="4794">4794</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="4795">4795</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4796">4796</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4625:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (PRECEQ_W_PHL:{ *:[i32] } DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="4797">4797</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECEQ_W_PHL,</td></tr>
<tr><th id="4798">4798</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="4799">4799</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="4800">4800</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4801">4801</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4802">4802</th><td>        <i>// GIR_Coverage, 357,</i></td></tr>
<tr><th id="4803">4803</th><td>        GIR_Done,</td></tr>
<tr><th id="4804">4804</th><td>      <i>// Label 408: @9475</i></td></tr>
<tr><th id="4805">4805</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 409*/</i> <var>9515</var>, <i>// Rule ID 358 //</i></td></tr>
<tr><th id="4806">4806</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="4807">4807</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_preceq_w_phr,</td></tr>
<tr><th id="4808">4808</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4809">4809</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="4810">4810</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="4811">4811</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4812">4812</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4626:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (PRECEQ_W_PHR:{ *:[i32] } DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="4813">4813</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECEQ_W_PHR,</td></tr>
<tr><th id="4814">4814</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="4815">4815</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="4816">4816</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4817">4817</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4818">4818</th><td>        <i>// GIR_Coverage, 358,</i></td></tr>
<tr><th id="4819">4819</th><td>        GIR_Done,</td></tr>
<tr><th id="4820">4820</th><td>      <i>// Label 409: @9515</i></td></tr>
<tr><th id="4821">4821</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 410*/</i> <var>9555</var>, <i>// Rule ID 359 //</i></td></tr>
<tr><th id="4822">4822</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="4823">4823</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precequ_ph_qbl,</td></tr>
<tr><th id="4824">4824</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="4825">4825</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="4826">4826</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4827">4827</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4828">4828</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4627:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (PRECEQU_PH_QBL:{ *:[v2i16] } DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="4829">4829</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECEQU_PH_QBL,</td></tr>
<tr><th id="4830">4830</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="4831">4831</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="4832">4832</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4833">4833</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4834">4834</th><td>        <i>// GIR_Coverage, 359,</i></td></tr>
<tr><th id="4835">4835</th><td>        GIR_Done,</td></tr>
<tr><th id="4836">4836</th><td>      <i>// Label 410: @9555</i></td></tr>
<tr><th id="4837">4837</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 411*/</i> <var>9595</var>, <i>// Rule ID 360 //</i></td></tr>
<tr><th id="4838">4838</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="4839">4839</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precequ_ph_qbr,</td></tr>
<tr><th id="4840">4840</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="4841">4841</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="4842">4842</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4843">4843</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4844">4844</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4629:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (PRECEQU_PH_QBR:{ *:[v2i16] } DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="4845">4845</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECEQU_PH_QBR,</td></tr>
<tr><th id="4846">4846</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="4847">4847</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="4848">4848</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4849">4849</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4850">4850</th><td>        <i>// GIR_Coverage, 360,</i></td></tr>
<tr><th id="4851">4851</th><td>        GIR_Done,</td></tr>
<tr><th id="4852">4852</th><td>      <i>// Label 411: @9595</i></td></tr>
<tr><th id="4853">4853</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 412*/</i> <var>9635</var>, <i>// Rule ID 361 //</i></td></tr>
<tr><th id="4854">4854</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="4855">4855</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precequ_ph_qbla,</td></tr>
<tr><th id="4856">4856</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="4857">4857</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="4858">4858</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4859">4859</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4860">4860</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4628:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (PRECEQU_PH_QBLA:{ *:[v2i16] } DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="4861">4861</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECEQU_PH_QBLA,</td></tr>
<tr><th id="4862">4862</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="4863">4863</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="4864">4864</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4865">4865</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4866">4866</th><td>        <i>// GIR_Coverage, 361,</i></td></tr>
<tr><th id="4867">4867</th><td>        GIR_Done,</td></tr>
<tr><th id="4868">4868</th><td>      <i>// Label 412: @9635</i></td></tr>
<tr><th id="4869">4869</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 413*/</i> <var>9675</var>, <i>// Rule ID 362 //</i></td></tr>
<tr><th id="4870">4870</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="4871">4871</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precequ_ph_qbra,</td></tr>
<tr><th id="4872">4872</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="4873">4873</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="4874">4874</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4875">4875</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4876">4876</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4630:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (PRECEQU_PH_QBRA:{ *:[v2i16] } DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="4877">4877</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECEQU_PH_QBRA,</td></tr>
<tr><th id="4878">4878</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="4879">4879</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="4880">4880</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4881">4881</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4882">4882</th><td>        <i>// GIR_Coverage, 362,</i></td></tr>
<tr><th id="4883">4883</th><td>        GIR_Done,</td></tr>
<tr><th id="4884">4884</th><td>      <i>// Label 413: @9675</i></td></tr>
<tr><th id="4885">4885</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 414*/</i> <var>9715</var>, <i>// Rule ID 363 //</i></td></tr>
<tr><th id="4886">4886</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="4887">4887</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_preceu_ph_qbl,</td></tr>
<tr><th id="4888">4888</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="4889">4889</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="4890">4890</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4891">4891</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4892">4892</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4631:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (PRECEU_PH_QBL:{ *:[v2i16] } DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="4893">4893</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECEU_PH_QBL,</td></tr>
<tr><th id="4894">4894</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="4895">4895</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="4896">4896</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4897">4897</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4898">4898</th><td>        <i>// GIR_Coverage, 363,</i></td></tr>
<tr><th id="4899">4899</th><td>        GIR_Done,</td></tr>
<tr><th id="4900">4900</th><td>      <i>// Label 414: @9715</i></td></tr>
<tr><th id="4901">4901</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 415*/</i> <var>9755</var>, <i>// Rule ID 364 //</i></td></tr>
<tr><th id="4902">4902</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="4903">4903</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_preceu_ph_qbr,</td></tr>
<tr><th id="4904">4904</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="4905">4905</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="4906">4906</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4907">4907</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4908">4908</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4633:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (PRECEU_PH_QBR:{ *:[v2i16] } DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="4909">4909</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECEU_PH_QBR,</td></tr>
<tr><th id="4910">4910</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="4911">4911</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="4912">4912</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4913">4913</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4914">4914</th><td>        <i>// GIR_Coverage, 364,</i></td></tr>
<tr><th id="4915">4915</th><td>        GIR_Done,</td></tr>
<tr><th id="4916">4916</th><td>      <i>// Label 415: @9755</i></td></tr>
<tr><th id="4917">4917</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 416*/</i> <var>9795</var>, <i>// Rule ID 365 //</i></td></tr>
<tr><th id="4918">4918</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="4919">4919</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_preceu_ph_qbla,</td></tr>
<tr><th id="4920">4920</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="4921">4921</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="4922">4922</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4923">4923</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4924">4924</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4632:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (PRECEU_PH_QBLA:{ *:[v2i16] } DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="4925">4925</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECEU_PH_QBLA,</td></tr>
<tr><th id="4926">4926</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="4927">4927</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="4928">4928</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4929">4929</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4930">4930</th><td>        <i>// GIR_Coverage, 365,</i></td></tr>
<tr><th id="4931">4931</th><td>        GIR_Done,</td></tr>
<tr><th id="4932">4932</th><td>      <i>// Label 416: @9795</i></td></tr>
<tr><th id="4933">4933</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 417*/</i> <var>9835</var>, <i>// Rule ID 366 //</i></td></tr>
<tr><th id="4934">4934</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="4935">4935</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_preceu_ph_qbra,</td></tr>
<tr><th id="4936">4936</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="4937">4937</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="4938">4938</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4939">4939</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4940">4940</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4634:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (PRECEU_PH_QBRA:{ *:[v2i16] } DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="4941">4941</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECEU_PH_QBRA,</td></tr>
<tr><th id="4942">4942</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="4943">4943</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="4944">4944</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4945">4945</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4946">4946</th><td>        <i>// GIR_Coverage, 366,</i></td></tr>
<tr><th id="4947">4947</th><td>        GIR_Done,</td></tr>
<tr><th id="4948">4948</th><td>      <i>// Label 417: @9835</i></td></tr>
<tr><th id="4949">4949</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 418*/</i> <var>9875</var>, <i>// Rule ID 414 //</i></td></tr>
<tr><th id="4950">4950</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="4951">4951</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_bitrev,</td></tr>
<tr><th id="4952">4952</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4953">4953</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4954">4954</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="4955">4955</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="4956">4956</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4199:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (BITREV:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="4957">4957</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::BITREV,</td></tr>
<tr><th id="4958">4958</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="4959">4959</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="4960">4960</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4961">4961</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4962">4962</th><td>        <i>// GIR_Coverage, 414,</i></td></tr>
<tr><th id="4963">4963</th><td>        GIR_Done,</td></tr>
<tr><th id="4964">4964</th><td>      <i>// Label 418: @9875</i></td></tr>
<tr><th id="4965">4965</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 419*/</i> <var>9915</var>, <i>// Rule ID 418 //</i></td></tr>
<tr><th id="4966">4966</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="4967">4967</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_repl_qb,</td></tr>
<tr><th id="4968">4968</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="4969">4969</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4970">4970</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4971">4971</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="4972">4972</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4646:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (REPLV_QB:{ *:[v4i8] } GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="4973">4973</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::REPLV_QB,</td></tr>
<tr><th id="4974">4974</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="4975">4975</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="4976">4976</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4977">4977</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4978">4978</th><td>        <i>// GIR_Coverage, 418,</i></td></tr>
<tr><th id="4979">4979</th><td>        GIR_Done,</td></tr>
<tr><th id="4980">4980</th><td>      <i>// Label 419: @9915</i></td></tr>
<tr><th id="4981">4981</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 420*/</i> <var>9955</var>, <i>// Rule ID 419 //</i></td></tr>
<tr><th id="4982">4982</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="4983">4983</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_repl_ph,</td></tr>
<tr><th id="4984">4984</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="4985">4985</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="4986">4986</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="4987">4987</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="4988">4988</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4645:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (REPLV_PH:{ *:[v2i16] } GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="4989">4989</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::REPLV_PH,</td></tr>
<tr><th id="4990">4990</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="4991">4991</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="4992">4992</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4993">4993</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="4994">4994</th><td>        <i>// GIR_Coverage, 419,</i></td></tr>
<tr><th id="4995">4995</th><td>        GIR_Done,</td></tr>
<tr><th id="4996">4996</th><td>      <i>// Label 420: @9955</i></td></tr>
<tr><th id="4997">4997</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 421*/</i> <var>9995</var>, <i>// Rule ID 668 //</i></td></tr>
<tr><th id="4998">4998</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="4999">4999</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fclass_w,</td></tr>
<tr><th id="5000">5000</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5001">5001</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5002">5002</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5003">5003</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5004">5004</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4351:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws)  =&gt;  (FCLASS_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4f32] }:$ws)</i></td></tr>
<tr><th id="5005">5005</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FCLASS_W,</td></tr>
<tr><th id="5006">5006</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5007">5007</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5008">5008</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5009">5009</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5010">5010</th><td>        <i>// GIR_Coverage, 668,</i></td></tr>
<tr><th id="5011">5011</th><td>        GIR_Done,</td></tr>
<tr><th id="5012">5012</th><td>      <i>// Label 421: @9995</i></td></tr>
<tr><th id="5013">5013</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 422*/</i> <var>10035</var>, <i>// Rule ID 669 //</i></td></tr>
<tr><th id="5014">5014</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5015">5015</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fclass_d,</td></tr>
<tr><th id="5016">5016</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5017">5017</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5018">5018</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5019">5019</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5020">5020</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4350:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws)  =&gt;  (FCLASS_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2f64] }:$ws)</i></td></tr>
<tr><th id="5021">5021</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FCLASS_D,</td></tr>
<tr><th id="5022">5022</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5023">5023</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5024">5024</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5025">5025</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5026">5026</th><td>        <i>// GIR_Coverage, 669,</i></td></tr>
<tr><th id="5027">5027</th><td>        GIR_Done,</td></tr>
<tr><th id="5028">5028</th><td>      <i>// Label 422: @10035</i></td></tr>
<tr><th id="5029">5029</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 423*/</i> <var>10075</var>, <i>// Rule ID 692 //</i></td></tr>
<tr><th id="5030">5030</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5031">5031</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fexupl_w,</td></tr>
<tr><th id="5032">5032</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5033">5033</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5034">5034</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5035">5035</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="5036">5036</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 4377:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8f16] }:$ws)  =&gt;  (FEXUPL_W:{ *:[v4f32] } MSA128HOpnd:{ *:[v8f16] }:$ws)</i></td></tr>
<tr><th id="5037">5037</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FEXUPL_W,</td></tr>
<tr><th id="5038">5038</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5039">5039</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5040">5040</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5041">5041</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5042">5042</th><td>        <i>// GIR_Coverage, 692,</i></td></tr>
<tr><th id="5043">5043</th><td>        GIR_Done,</td></tr>
<tr><th id="5044">5044</th><td>      <i>// Label 423: @10075</i></td></tr>
<tr><th id="5045">5045</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 424*/</i> <var>10115</var>, <i>// Rule ID 693 //</i></td></tr>
<tr><th id="5046">5046</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5047">5047</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fexupl_d,</td></tr>
<tr><th id="5048">5048</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5049">5049</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5050">5050</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5051">5051</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5052">5052</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2f64] } 4376:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws)  =&gt;  (FEXUPL_D:{ *:[v2f64] } MSA128WOpnd:{ *:[v4f32] }:$ws)</i></td></tr>
<tr><th id="5053">5053</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FEXUPL_D,</td></tr>
<tr><th id="5054">5054</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5055">5055</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5056">5056</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5057">5057</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5058">5058</th><td>        <i>// GIR_Coverage, 693,</i></td></tr>
<tr><th id="5059">5059</th><td>        GIR_Done,</td></tr>
<tr><th id="5060">5060</th><td>      <i>// Label 424: @10115</i></td></tr>
<tr><th id="5061">5061</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 425*/</i> <var>10155</var>, <i>// Rule ID 694 //</i></td></tr>
<tr><th id="5062">5062</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5063">5063</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fexupr_w,</td></tr>
<tr><th id="5064">5064</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5065">5065</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5066">5066</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5067">5067</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="5068">5068</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 4379:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8f16] }:$ws)  =&gt;  (FEXUPR_W:{ *:[v4f32] } MSA128HOpnd:{ *:[v8f16] }:$ws)</i></td></tr>
<tr><th id="5069">5069</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FEXUPR_W,</td></tr>
<tr><th id="5070">5070</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5071">5071</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5072">5072</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5073">5073</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5074">5074</th><td>        <i>// GIR_Coverage, 694,</i></td></tr>
<tr><th id="5075">5075</th><td>        GIR_Done,</td></tr>
<tr><th id="5076">5076</th><td>      <i>// Label 425: @10155</i></td></tr>
<tr><th id="5077">5077</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 426*/</i> <var>10195</var>, <i>// Rule ID 695 //</i></td></tr>
<tr><th id="5078">5078</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5079">5079</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fexupr_d,</td></tr>
<tr><th id="5080">5080</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5081">5081</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5082">5082</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5083">5083</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5084">5084</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2f64] } 4378:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws)  =&gt;  (FEXUPR_D:{ *:[v2f64] } MSA128WOpnd:{ *:[v4f32] }:$ws)</i></td></tr>
<tr><th id="5085">5085</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FEXUPR_D,</td></tr>
<tr><th id="5086">5086</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5087">5087</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5088">5088</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5089">5089</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5090">5090</th><td>        <i>// GIR_Coverage, 695,</i></td></tr>
<tr><th id="5091">5091</th><td>        GIR_Done,</td></tr>
<tr><th id="5092">5092</th><td>      <i>// Label 426: @10195</i></td></tr>
<tr><th id="5093">5093</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 427*/</i> <var>10235</var>, <i>// Rule ID 700 //</i></td></tr>
<tr><th id="5094">5094</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5095">5095</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_ffql_w,</td></tr>
<tr><th id="5096">5096</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5097">5097</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5098">5098</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5099">5099</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="5100">5100</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 4385:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws)  =&gt;  (FFQL_W:{ *:[v4f32] } MSA128HOpnd:{ *:[v8i16] }:$ws)</i></td></tr>
<tr><th id="5101">5101</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FFQL_W,</td></tr>
<tr><th id="5102">5102</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5103">5103</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5104">5104</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5105">5105</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5106">5106</th><td>        <i>// GIR_Coverage, 700,</i></td></tr>
<tr><th id="5107">5107</th><td>        GIR_Done,</td></tr>
<tr><th id="5108">5108</th><td>      <i>// Label 427: @10235</i></td></tr>
<tr><th id="5109">5109</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 428*/</i> <var>10275</var>, <i>// Rule ID 701 //</i></td></tr>
<tr><th id="5110">5110</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5111">5111</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_ffql_d,</td></tr>
<tr><th id="5112">5112</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5113">5113</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5114">5114</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5115">5115</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5116">5116</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2f64] } 4384:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws)  =&gt;  (FFQL_D:{ *:[v2f64] } MSA128WOpnd:{ *:[v4i32] }:$ws)</i></td></tr>
<tr><th id="5117">5117</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FFQL_D,</td></tr>
<tr><th id="5118">5118</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5119">5119</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5120">5120</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5121">5121</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5122">5122</th><td>        <i>// GIR_Coverage, 701,</i></td></tr>
<tr><th id="5123">5123</th><td>        GIR_Done,</td></tr>
<tr><th id="5124">5124</th><td>      <i>// Label 428: @10275</i></td></tr>
<tr><th id="5125">5125</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 429*/</i> <var>10315</var>, <i>// Rule ID 702 //</i></td></tr>
<tr><th id="5126">5126</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5127">5127</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_ffqr_w,</td></tr>
<tr><th id="5128">5128</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5129">5129</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5130">5130</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5131">5131</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="5132">5132</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 4387:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws)  =&gt;  (FFQR_W:{ *:[v4f32] } MSA128HOpnd:{ *:[v8i16] }:$ws)</i></td></tr>
<tr><th id="5133">5133</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FFQR_W,</td></tr>
<tr><th id="5134">5134</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5135">5135</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5136">5136</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5137">5137</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5138">5138</th><td>        <i>// GIR_Coverage, 702,</i></td></tr>
<tr><th id="5139">5139</th><td>        GIR_Done,</td></tr>
<tr><th id="5140">5140</th><td>      <i>// Label 429: @10315</i></td></tr>
<tr><th id="5141">5141</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 430*/</i> <var>10355</var>, <i>// Rule ID 703 //</i></td></tr>
<tr><th id="5142">5142</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5143">5143</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_ffqr_d,</td></tr>
<tr><th id="5144">5144</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5145">5145</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5146">5146</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5147">5147</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5148">5148</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2f64] } 4386:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws)  =&gt;  (FFQR_D:{ *:[v2f64] } MSA128WOpnd:{ *:[v4i32] }:$ws)</i></td></tr>
<tr><th id="5149">5149</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FFQR_D,</td></tr>
<tr><th id="5150">5150</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5151">5151</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5152">5152</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5153">5153</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5154">5154</th><td>        <i>// GIR_Coverage, 703,</i></td></tr>
<tr><th id="5155">5155</th><td>        GIR_Done,</td></tr>
<tr><th id="5156">5156</th><td>      <i>// Label 430: @10355</i></td></tr>
<tr><th id="5157">5157</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 431*/</i> <var>10395</var>, <i>// Rule ID 728 //</i></td></tr>
<tr><th id="5158">5158</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5159">5159</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_frcp_w,</td></tr>
<tr><th id="5160">5160</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5161">5161</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5162">5162</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5163">5163</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5164">5164</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 4409:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws)  =&gt;  (FRCP_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws)</i></td></tr>
<tr><th id="5165">5165</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FRCP_W,</td></tr>
<tr><th id="5166">5166</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5167">5167</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5168">5168</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5169">5169</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5170">5170</th><td>        <i>// GIR_Coverage, 728,</i></td></tr>
<tr><th id="5171">5171</th><td>        GIR_Done,</td></tr>
<tr><th id="5172">5172</th><td>      <i>// Label 431: @10395</i></td></tr>
<tr><th id="5173">5173</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 432*/</i> <var>10435</var>, <i>// Rule ID 729 //</i></td></tr>
<tr><th id="5174">5174</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5175">5175</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_frcp_d,</td></tr>
<tr><th id="5176">5176</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5177">5177</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5178">5178</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5179">5179</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5180">5180</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2f64] } 4408:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws)  =&gt;  (FRCP_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws)</i></td></tr>
<tr><th id="5181">5181</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FRCP_D,</td></tr>
<tr><th id="5182">5182</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5183">5183</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5184">5184</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5185">5185</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5186">5186</th><td>        <i>// GIR_Coverage, 729,</i></td></tr>
<tr><th id="5187">5187</th><td>        GIR_Done,</td></tr>
<tr><th id="5188">5188</th><td>      <i>// Label 432: @10435</i></td></tr>
<tr><th id="5189">5189</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 433*/</i> <var>10475</var>, <i>// Rule ID 730 //</i></td></tr>
<tr><th id="5190">5190</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5191">5191</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_frsqrt_w,</td></tr>
<tr><th id="5192">5192</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5193">5193</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5194">5194</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5195">5195</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5196">5196</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 4413:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws)  =&gt;  (FRSQRT_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws)</i></td></tr>
<tr><th id="5197">5197</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FRSQRT_W,</td></tr>
<tr><th id="5198">5198</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5199">5199</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5200">5200</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5201">5201</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5202">5202</th><td>        <i>// GIR_Coverage, 730,</i></td></tr>
<tr><th id="5203">5203</th><td>        GIR_Done,</td></tr>
<tr><th id="5204">5204</th><td>      <i>// Label 433: @10475</i></td></tr>
<tr><th id="5205">5205</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 434*/</i> <var>10515</var>, <i>// Rule ID 731 //</i></td></tr>
<tr><th id="5206">5206</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5207">5207</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_frsqrt_d,</td></tr>
<tr><th id="5208">5208</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5209">5209</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5210">5210</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5211">5211</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5212">5212</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2f64] } 4412:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws)  =&gt;  (FRSQRT_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws)</i></td></tr>
<tr><th id="5213">5213</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FRSQRT_D,</td></tr>
<tr><th id="5214">5214</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5215">5215</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5216">5216</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5217">5217</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5218">5218</th><td>        <i>// GIR_Coverage, 731,</i></td></tr>
<tr><th id="5219">5219</th><td>        GIR_Done,</td></tr>
<tr><th id="5220">5220</th><td>      <i>// Label 434: @10515</i></td></tr>
<tr><th id="5221">5221</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 435*/</i> <var>10555</var>, <i>// Rule ID 758 //</i></td></tr>
<tr><th id="5222">5222</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5223">5223</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_ftint_s_w,</td></tr>
<tr><th id="5224">5224</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5225">5225</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5226">5226</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5227">5227</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5228">5228</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4441:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws)  =&gt;  (FTINT_S_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4f32] }:$ws)</i></td></tr>
<tr><th id="5229">5229</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FTINT_S_W,</td></tr>
<tr><th id="5230">5230</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5231">5231</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5232">5232</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5233">5233</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5234">5234</th><td>        <i>// GIR_Coverage, 758,</i></td></tr>
<tr><th id="5235">5235</th><td>        GIR_Done,</td></tr>
<tr><th id="5236">5236</th><td>      <i>// Label 435: @10555</i></td></tr>
<tr><th id="5237">5237</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 436*/</i> <var>10595</var>, <i>// Rule ID 759 //</i></td></tr>
<tr><th id="5238">5238</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5239">5239</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_ftint_s_d,</td></tr>
<tr><th id="5240">5240</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5241">5241</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5242">5242</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5243">5243</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5244">5244</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4440:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws)  =&gt;  (FTINT_S_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2f64] }:$ws)</i></td></tr>
<tr><th id="5245">5245</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FTINT_S_D,</td></tr>
<tr><th id="5246">5246</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5247">5247</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5248">5248</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5249">5249</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5250">5250</th><td>        <i>// GIR_Coverage, 759,</i></td></tr>
<tr><th id="5251">5251</th><td>        GIR_Done,</td></tr>
<tr><th id="5252">5252</th><td>      <i>// Label 436: @10595</i></td></tr>
<tr><th id="5253">5253</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 437*/</i> <var>10635</var>, <i>// Rule ID 760 //</i></td></tr>
<tr><th id="5254">5254</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5255">5255</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_ftint_u_w,</td></tr>
<tr><th id="5256">5256</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5257">5257</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5258">5258</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5259">5259</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5260">5260</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4443:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws)  =&gt;  (FTINT_U_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4f32] }:$ws)</i></td></tr>
<tr><th id="5261">5261</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FTINT_U_W,</td></tr>
<tr><th id="5262">5262</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5263">5263</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5264">5264</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5265">5265</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5266">5266</th><td>        <i>// GIR_Coverage, 760,</i></td></tr>
<tr><th id="5267">5267</th><td>        GIR_Done,</td></tr>
<tr><th id="5268">5268</th><td>      <i>// Label 437: @10635</i></td></tr>
<tr><th id="5269">5269</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 438*/</i> <var>10675</var>, <i>// Rule ID 761 //</i></td></tr>
<tr><th id="5270">5270</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5271">5271</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_ftint_u_d,</td></tr>
<tr><th id="5272">5272</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5273">5273</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5274">5274</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5275">5275</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5276">5276</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4442:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws)  =&gt;  (FTINT_U_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2f64] }:$ws)</i></td></tr>
<tr><th id="5277">5277</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FTINT_U_D,</td></tr>
<tr><th id="5278">5278</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5279">5279</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5280">5280</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5281">5281</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5282">5282</th><td>        <i>// GIR_Coverage, 761,</i></td></tr>
<tr><th id="5283">5283</th><td>        GIR_Done,</td></tr>
<tr><th id="5284">5284</th><td>      <i>// Label 438: @10675</i></td></tr>
<tr><th id="5285">5285</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 439*/</i> <var>10715</var>, <i>// Rule ID 896 //</i></td></tr>
<tr><th id="5286">5286</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5287">5287</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_nloc_b,</td></tr>
<tr><th id="5288">5288</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5289">5289</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5290">5290</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="5291">5291</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="5292">5292</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4598:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws)  =&gt;  (NLOC_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws)</i></td></tr>
<tr><th id="5293">5293</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NLOC_B,</td></tr>
<tr><th id="5294">5294</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5295">5295</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5296">5296</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5297">5297</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5298">5298</th><td>        <i>// GIR_Coverage, 896,</i></td></tr>
<tr><th id="5299">5299</th><td>        GIR_Done,</td></tr>
<tr><th id="5300">5300</th><td>      <i>// Label 439: @10715</i></td></tr>
<tr><th id="5301">5301</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 440*/</i> <var>10755</var>, <i>// Rule ID 897 //</i></td></tr>
<tr><th id="5302">5302</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5303">5303</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_nloc_h,</td></tr>
<tr><th id="5304">5304</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5305">5305</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5306">5306</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="5307">5307</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="5308">5308</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4600:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws)  =&gt;  (NLOC_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws)</i></td></tr>
<tr><th id="5309">5309</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NLOC_H,</td></tr>
<tr><th id="5310">5310</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5311">5311</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5312">5312</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5313">5313</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5314">5314</th><td>        <i>// GIR_Coverage, 897,</i></td></tr>
<tr><th id="5315">5315</th><td>        GIR_Done,</td></tr>
<tr><th id="5316">5316</th><td>      <i>// Label 440: @10755</i></td></tr>
<tr><th id="5317">5317</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 441*/</i> <var>10795</var>, <i>// Rule ID 898 //</i></td></tr>
<tr><th id="5318">5318</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5319">5319</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_nloc_w,</td></tr>
<tr><th id="5320">5320</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5321">5321</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5322">5322</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5323">5323</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5324">5324</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4601:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws)  =&gt;  (NLOC_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws)</i></td></tr>
<tr><th id="5325">5325</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NLOC_W,</td></tr>
<tr><th id="5326">5326</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5327">5327</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5328">5328</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5329">5329</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5330">5330</th><td>        <i>// GIR_Coverage, 898,</i></td></tr>
<tr><th id="5331">5331</th><td>        GIR_Done,</td></tr>
<tr><th id="5332">5332</th><td>      <i>// Label 441: @10795</i></td></tr>
<tr><th id="5333">5333</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 442*/</i> <var>10835</var>, <i>// Rule ID 899 //</i></td></tr>
<tr><th id="5334">5334</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5335">5335</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_nloc_d,</td></tr>
<tr><th id="5336">5336</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5337">5337</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5338">5338</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5339">5339</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5340">5340</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4599:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws)  =&gt;  (NLOC_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws)</i></td></tr>
<tr><th id="5341">5341</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NLOC_D,</td></tr>
<tr><th id="5342">5342</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5343">5343</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5344">5344</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5345">5345</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5346">5346</th><td>        <i>// GIR_Coverage, 899,</i></td></tr>
<tr><th id="5347">5347</th><td>        GIR_Done,</td></tr>
<tr><th id="5348">5348</th><td>      <i>// Label 442: @10835</i></td></tr>
<tr><th id="5349">5349</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 443*/</i> <var>10875</var>, <i>// Rule ID 1237 //</i></td></tr>
<tr><th id="5350">5350</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="5351">5351</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_preceq_w_phl,</td></tr>
<tr><th id="5352">5352</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5353">5353</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="5354">5354</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="5355">5355</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5356">5356</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4625:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs)  =&gt;  (PRECEQ_W_PHL_MM:{ *:[i32] } DSPROpnd:{ *:[v2i16] }:$rs)</i></td></tr>
<tr><th id="5357">5357</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECEQ_W_PHL_MM,</td></tr>
<tr><th id="5358">5358</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="5359">5359</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="5360">5360</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5361">5361</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5362">5362</th><td>        <i>// GIR_Coverage, 1237,</i></td></tr>
<tr><th id="5363">5363</th><td>        GIR_Done,</td></tr>
<tr><th id="5364">5364</th><td>      <i>// Label 443: @10875</i></td></tr>
<tr><th id="5365">5365</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 444*/</i> <var>10915</var>, <i>// Rule ID 1238 //</i></td></tr>
<tr><th id="5366">5366</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="5367">5367</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_preceq_w_phr,</td></tr>
<tr><th id="5368">5368</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5369">5369</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="5370">5370</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="5371">5371</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5372">5372</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4626:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs)  =&gt;  (PRECEQ_W_PHR_MM:{ *:[i32] } DSPROpnd:{ *:[v2i16] }:$rs)</i></td></tr>
<tr><th id="5373">5373</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECEQ_W_PHR_MM,</td></tr>
<tr><th id="5374">5374</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="5375">5375</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="5376">5376</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5377">5377</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5378">5378</th><td>        <i>// GIR_Coverage, 1238,</i></td></tr>
<tr><th id="5379">5379</th><td>        GIR_Done,</td></tr>
<tr><th id="5380">5380</th><td>      <i>// Label 444: @10915</i></td></tr>
<tr><th id="5381">5381</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 445*/</i> <var>10955</var>, <i>// Rule ID 1239 //</i></td></tr>
<tr><th id="5382">5382</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="5383">5383</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precequ_ph_qbl,</td></tr>
<tr><th id="5384">5384</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="5385">5385</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="5386">5386</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5387">5387</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5388">5388</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4627:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs)  =&gt;  (PRECEQU_PH_QBL_MM:{ *:[v2i16] } DSPROpnd:{ *:[v4i8] }:$rs)</i></td></tr>
<tr><th id="5389">5389</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECEQU_PH_QBL_MM,</td></tr>
<tr><th id="5390">5390</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="5391">5391</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="5392">5392</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5393">5393</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5394">5394</th><td>        <i>// GIR_Coverage, 1239,</i></td></tr>
<tr><th id="5395">5395</th><td>        GIR_Done,</td></tr>
<tr><th id="5396">5396</th><td>      <i>// Label 445: @10955</i></td></tr>
<tr><th id="5397">5397</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 446*/</i> <var>10995</var>, <i>// Rule ID 1240 //</i></td></tr>
<tr><th id="5398">5398</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="5399">5399</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precequ_ph_qbla,</td></tr>
<tr><th id="5400">5400</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="5401">5401</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="5402">5402</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5403">5403</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5404">5404</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4628:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs)  =&gt;  (PRECEQU_PH_QBLA_MM:{ *:[v2i16] } DSPROpnd:{ *:[v4i8] }:$rs)</i></td></tr>
<tr><th id="5405">5405</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECEQU_PH_QBLA_MM,</td></tr>
<tr><th id="5406">5406</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="5407">5407</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="5408">5408</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5409">5409</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5410">5410</th><td>        <i>// GIR_Coverage, 1240,</i></td></tr>
<tr><th id="5411">5411</th><td>        GIR_Done,</td></tr>
<tr><th id="5412">5412</th><td>      <i>// Label 446: @10995</i></td></tr>
<tr><th id="5413">5413</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 447*/</i> <var>11035</var>, <i>// Rule ID 1241 //</i></td></tr>
<tr><th id="5414">5414</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="5415">5415</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precequ_ph_qbr,</td></tr>
<tr><th id="5416">5416</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="5417">5417</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="5418">5418</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5419">5419</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5420">5420</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4629:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs)  =&gt;  (PRECEQU_PH_QBR_MM:{ *:[v2i16] } DSPROpnd:{ *:[v4i8] }:$rs)</i></td></tr>
<tr><th id="5421">5421</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECEQU_PH_QBR_MM,</td></tr>
<tr><th id="5422">5422</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="5423">5423</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="5424">5424</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5425">5425</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5426">5426</th><td>        <i>// GIR_Coverage, 1241,</i></td></tr>
<tr><th id="5427">5427</th><td>        GIR_Done,</td></tr>
<tr><th id="5428">5428</th><td>      <i>// Label 447: @11035</i></td></tr>
<tr><th id="5429">5429</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 448*/</i> <var>11075</var>, <i>// Rule ID 1242 //</i></td></tr>
<tr><th id="5430">5430</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="5431">5431</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precequ_ph_qbra,</td></tr>
<tr><th id="5432">5432</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="5433">5433</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="5434">5434</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5435">5435</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5436">5436</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4630:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs)  =&gt;  (PRECEQU_PH_QBRA_MM:{ *:[v2i16] } DSPROpnd:{ *:[v4i8] }:$rs)</i></td></tr>
<tr><th id="5437">5437</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECEQU_PH_QBRA_MM,</td></tr>
<tr><th id="5438">5438</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="5439">5439</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="5440">5440</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5441">5441</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5442">5442</th><td>        <i>// GIR_Coverage, 1242,</i></td></tr>
<tr><th id="5443">5443</th><td>        GIR_Done,</td></tr>
<tr><th id="5444">5444</th><td>      <i>// Label 448: @11075</i></td></tr>
<tr><th id="5445">5445</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 449*/</i> <var>11115</var>, <i>// Rule ID 1243 //</i></td></tr>
<tr><th id="5446">5446</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="5447">5447</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_preceu_ph_qbl,</td></tr>
<tr><th id="5448">5448</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="5449">5449</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="5450">5450</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5451">5451</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5452">5452</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4631:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs)  =&gt;  (PRECEU_PH_QBL_MM:{ *:[v2i16] } DSPROpnd:{ *:[v4i8] }:$rs)</i></td></tr>
<tr><th id="5453">5453</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECEU_PH_QBL_MM,</td></tr>
<tr><th id="5454">5454</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="5455">5455</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="5456">5456</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5457">5457</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5458">5458</th><td>        <i>// GIR_Coverage, 1243,</i></td></tr>
<tr><th id="5459">5459</th><td>        GIR_Done,</td></tr>
<tr><th id="5460">5460</th><td>      <i>// Label 449: @11115</i></td></tr>
<tr><th id="5461">5461</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 450*/</i> <var>11155</var>, <i>// Rule ID 1244 //</i></td></tr>
<tr><th id="5462">5462</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="5463">5463</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_preceu_ph_qbla,</td></tr>
<tr><th id="5464">5464</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="5465">5465</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="5466">5466</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5467">5467</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5468">5468</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4632:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs)  =&gt;  (PRECEU_PH_QBLA_MM:{ *:[v2i16] } DSPROpnd:{ *:[v4i8] }:$rs)</i></td></tr>
<tr><th id="5469">5469</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECEU_PH_QBLA_MM,</td></tr>
<tr><th id="5470">5470</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="5471">5471</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="5472">5472</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5473">5473</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5474">5474</th><td>        <i>// GIR_Coverage, 1244,</i></td></tr>
<tr><th id="5475">5475</th><td>        GIR_Done,</td></tr>
<tr><th id="5476">5476</th><td>      <i>// Label 450: @11155</i></td></tr>
<tr><th id="5477">5477</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 451*/</i> <var>11195</var>, <i>// Rule ID 1245 //</i></td></tr>
<tr><th id="5478">5478</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="5479">5479</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_preceu_ph_qbr,</td></tr>
<tr><th id="5480">5480</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="5481">5481</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="5482">5482</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5483">5483</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5484">5484</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4633:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs)  =&gt;  (PRECEU_PH_QBR_MM:{ *:[v2i16] } DSPROpnd:{ *:[v4i8] }:$rs)</i></td></tr>
<tr><th id="5485">5485</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECEU_PH_QBR_MM,</td></tr>
<tr><th id="5486">5486</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="5487">5487</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="5488">5488</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5489">5489</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5490">5490</th><td>        <i>// GIR_Coverage, 1245,</i></td></tr>
<tr><th id="5491">5491</th><td>        GIR_Done,</td></tr>
<tr><th id="5492">5492</th><td>      <i>// Label 451: @11195</i></td></tr>
<tr><th id="5493">5493</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 452*/</i> <var>11235</var>, <i>// Rule ID 1246 //</i></td></tr>
<tr><th id="5494">5494</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="5495">5495</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_preceu_ph_qbra,</td></tr>
<tr><th id="5496">5496</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="5497">5497</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="5498">5498</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5499">5499</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5500">5500</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4634:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs)  =&gt;  (PRECEU_PH_QBRA_MM:{ *:[v2i16] } DSPROpnd:{ *:[v4i8] }:$rs)</i></td></tr>
<tr><th id="5501">5501</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECEU_PH_QBRA_MM,</td></tr>
<tr><th id="5502">5502</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="5503">5503</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="5504">5504</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5505">5505</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5506">5506</th><td>        <i>// GIR_Coverage, 1246,</i></td></tr>
<tr><th id="5507">5507</th><td>        GIR_Done,</td></tr>
<tr><th id="5508">5508</th><td>      <i>// Label 452: @11235</i></td></tr>
<tr><th id="5509">5509</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 453*/</i> <var>11275</var>, <i>// Rule ID 1272 //</i></td></tr>
<tr><th id="5510">5510</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="5511">5511</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_raddu_w_qb,</td></tr>
<tr><th id="5512">5512</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5513">5513</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="5514">5514</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="5515">5515</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5516">5516</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4643:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs)  =&gt;  (RADDU_W_QB_MM:{ *:[i32] } DSPROpnd:{ *:[v4i8] }:$rs)</i></td></tr>
<tr><th id="5517">5517</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::RADDU_W_QB_MM,</td></tr>
<tr><th id="5518">5518</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="5519">5519</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="5520">5520</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5521">5521</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5522">5522</th><td>        <i>// GIR_Coverage, 1272,</i></td></tr>
<tr><th id="5523">5523</th><td>        GIR_Done,</td></tr>
<tr><th id="5524">5524</th><td>      <i>// Label 453: @11275</i></td></tr>
<tr><th id="5525">5525</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 454*/</i> <var>11315</var>, <i>// Rule ID 1276 //</i></td></tr>
<tr><th id="5526">5526</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="5527">5527</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_repl_ph,</td></tr>
<tr><th id="5528">5528</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="5529">5529</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5530">5530</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5531">5531</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="5532">5532</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4645:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (REPLV_PH_MM:{ *:[v2i16] } GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="5533">5533</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::REPLV_PH_MM,</td></tr>
<tr><th id="5534">5534</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="5535">5535</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="5536">5536</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5537">5537</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5538">5538</th><td>        <i>// GIR_Coverage, 1276,</i></td></tr>
<tr><th id="5539">5539</th><td>        GIR_Done,</td></tr>
<tr><th id="5540">5540</th><td>      <i>// Label 454: @11315</i></td></tr>
<tr><th id="5541">5541</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 455*/</i> <var>11355</var>, <i>// Rule ID 1277 //</i></td></tr>
<tr><th id="5542">5542</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="5543">5543</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_repl_qb,</td></tr>
<tr><th id="5544">5544</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="5545">5545</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5546">5546</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5547">5547</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="5548">5548</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4646:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (REPLV_QB_MM:{ *:[v4i8] } GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="5549">5549</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::REPLV_QB_MM,</td></tr>
<tr><th id="5550">5550</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="5551">5551</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="5552">5552</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5553">5553</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5554">5554</th><td>        <i>// GIR_Coverage, 1277,</i></td></tr>
<tr><th id="5555">5555</th><td>        GIR_Done,</td></tr>
<tr><th id="5556">5556</th><td>      <i>// Label 455: @11355</i></td></tr>
<tr><th id="5557">5557</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 456*/</i> <var>11395</var>, <i>// Rule ID 1287 //</i></td></tr>
<tr><th id="5558">5558</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="5559">5559</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_bitrev,</td></tr>
<tr><th id="5560">5560</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5561">5561</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5562">5562</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="5563">5563</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="5564">5564</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4199:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (BITREV_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="5565">5565</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::BITREV_MM,</td></tr>
<tr><th id="5566">5566</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="5567">5567</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="5568">5568</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5569">5569</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5570">5570</th><td>        <i>// GIR_Coverage, 1287,</i></td></tr>
<tr><th id="5571">5571</th><td>        GIR_Done,</td></tr>
<tr><th id="5572">5572</th><td>      <i>// Label 456: @11395</i></td></tr>
<tr><th id="5573">5573</th><td>      GIM_Reject,</td></tr>
<tr><th id="5574">5574</th><td>    <i>// Label 402: @11396</i></td></tr>
<tr><th id="5575">5575</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 457*/</i> <var>22472</var>,</td></tr>
<tr><th id="5576">5576</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>4</var>,</td></tr>
<tr><th id="5577">5577</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 458*/</i> <var>11460</var>, <i>// Rule ID 373 //</i></td></tr>
<tr><th id="5578">5578</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="5579">5579</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shra_r_ph,</td></tr>
<tr><th id="5580">5580</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="5581">5581</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="5582">5582</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5583">5583</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5584">5584</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5585">5585</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="5586">5586</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="5587">5587</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt4,</td></tr>
<tr><th id="5588">5588</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="5589">5589</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="5590">5590</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="5591">5591</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4665:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rt, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt4&gt;&gt;:$rs_sa)  =&gt;  (SHRA_R_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rt, (imm:{ *:[i32] }):$rs_sa)</i></td></tr>
<tr><th id="5592">5592</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRA_R_PH,</td></tr>
<tr><th id="5593">5593</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="5594">5594</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="5595">5595</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// rs_sa</i></td></tr>
<tr><th id="5596">5596</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5597">5597</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5598">5598</th><td>        <i>// GIR_Coverage, 373,</i></td></tr>
<tr><th id="5599">5599</th><td>        GIR_Done,</td></tr>
<tr><th id="5600">5600</th><td>      <i>// Label 458: @11460</i></td></tr>
<tr><th id="5601">5601</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 459*/</i> <var>11519</var>, <i>// Rule ID 377 //</i></td></tr>
<tr><th id="5602">5602</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="5603">5603</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shra_r_w,</td></tr>
<tr><th id="5604">5604</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5605">5605</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5606">5606</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5607">5607</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="5608">5608</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="5609">5609</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="5610">5610</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="5611">5611</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt5,</td></tr>
<tr><th id="5612">5612</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="5613">5613</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="5614">5614</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="5615">5615</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4667:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rt, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$rs_sa)  =&gt;  (SHRA_R_W:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt, (imm:{ *:[i32] }):$rs_sa)</i></td></tr>
<tr><th id="5616">5616</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRA_R_W,</td></tr>
<tr><th id="5617">5617</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="5618">5618</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="5619">5619</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// rs_sa</i></td></tr>
<tr><th id="5620">5620</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5621">5621</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5622">5622</th><td>        <i>// GIR_Coverage, 377,</i></td></tr>
<tr><th id="5623">5623</th><td>        GIR_Done,</td></tr>
<tr><th id="5624">5624</th><td>      <i>// Label 459: @11519</i></td></tr>
<tr><th id="5625">5625</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 460*/</i> <var>11578</var>, <i>// Rule ID 468 //</i></td></tr>
<tr><th id="5626">5626</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="5627">5627</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shra_r_qb,</td></tr>
<tr><th id="5628">5628</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="5629">5629</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="5630">5630</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5631">5631</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5632">5632</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5633">5633</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="5634">5634</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="5635">5635</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt3,</td></tr>
<tr><th id="5636">5636</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="5637">5637</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="5638">5638</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="5639">5639</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4666:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rt, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt3&gt;&gt;:$rs_sa)  =&gt;  (SHRA_R_QB:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rt, (imm:{ *:[i32] }):$rs_sa)</i></td></tr>
<tr><th id="5640">5640</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRA_R_QB,</td></tr>
<tr><th id="5641">5641</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="5642">5642</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="5643">5643</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// rs_sa</i></td></tr>
<tr><th id="5644">5644</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5645">5645</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5646">5646</th><td>        <i>// GIR_Coverage, 468,</i></td></tr>
<tr><th id="5647">5647</th><td>        GIR_Done,</td></tr>
<tr><th id="5648">5648</th><td>      <i>// Label 460: @11578</i></td></tr>
<tr><th id="5649">5649</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 461*/</i> <var>11637</var>, <i>// Rule ID 1231 //</i></td></tr>
<tr><th id="5650">5650</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="5651">5651</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shra_r_ph,</td></tr>
<tr><th id="5652">5652</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="5653">5653</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="5654">5654</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5655">5655</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5656">5656</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5657">5657</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="5658">5658</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="5659">5659</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt4,</td></tr>
<tr><th id="5660">5660</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="5661">5661</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="5662">5662</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="5663">5663</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4665:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt4&gt;&gt;:$sa)  =&gt;  (SHRA_R_PH_MM:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, (imm:{ *:[i32] }):$sa)</i></td></tr>
<tr><th id="5664">5664</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRA_R_PH_MM,</td></tr>
<tr><th id="5665">5665</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="5666">5666</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="5667">5667</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// sa</i></td></tr>
<tr><th id="5668">5668</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5669">5669</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5670">5670</th><td>        <i>// GIR_Coverage, 1231,</i></td></tr>
<tr><th id="5671">5671</th><td>        GIR_Done,</td></tr>
<tr><th id="5672">5672</th><td>      <i>// Label 461: @11637</i></td></tr>
<tr><th id="5673">5673</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 462*/</i> <var>11696</var>, <i>// Rule ID 1235 //</i></td></tr>
<tr><th id="5674">5674</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="5675">5675</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shra_r_w,</td></tr>
<tr><th id="5676">5676</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5677">5677</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5678">5678</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5679">5679</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="5680">5680</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="5681">5681</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="5682">5682</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="5683">5683</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt5,</td></tr>
<tr><th id="5684">5684</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="5685">5685</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="5686">5686</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="5687">5687</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4667:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$sa)  =&gt;  (SHRA_R_W_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, (imm:{ *:[i32] }):$sa)</i></td></tr>
<tr><th id="5688">5688</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRA_R_W_MM,</td></tr>
<tr><th id="5689">5689</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="5690">5690</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="5691">5691</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// sa</i></td></tr>
<tr><th id="5692">5692</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5693">5693</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5694">5694</th><td>        <i>// GIR_Coverage, 1235,</i></td></tr>
<tr><th id="5695">5695</th><td>        GIR_Done,</td></tr>
<tr><th id="5696">5696</th><td>      <i>// Label 462: @11696</i></td></tr>
<tr><th id="5697">5697</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 463*/</i> <var>11755</var>, <i>// Rule ID 1310 //</i></td></tr>
<tr><th id="5698">5698</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="5699">5699</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shra_r_qb,</td></tr>
<tr><th id="5700">5700</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="5701">5701</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="5702">5702</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="5703">5703</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5704">5704</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="5705">5705</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="5706">5706</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="5707">5707</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt3,</td></tr>
<tr><th id="5708">5708</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="5709">5709</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="5710">5710</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="5711">5711</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4666:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt3&gt;&gt;:$sa)  =&gt;  (SHRA_R_QB_MMR2:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rs, (imm:{ *:[i32] }):$sa)</i></td></tr>
<tr><th id="5712">5712</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRA_R_QB_MMR2,</td></tr>
<tr><th id="5713">5713</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="5714">5714</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="5715">5715</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// sa</i></td></tr>
<tr><th id="5716">5716</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5717">5717</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5718">5718</th><td>        <i>// GIR_Coverage, 1310,</i></td></tr>
<tr><th id="5719">5719</th><td>        GIR_Done,</td></tr>
<tr><th id="5720">5720</th><td>      <i>// Label 463: @11755</i></td></tr>
<tr><th id="5721">5721</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 464*/</i> <var>11802</var>, <i>// Rule ID 926 //</i></td></tr>
<tr><th id="5722">5722</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5723">5723</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_sat_s_b,</td></tr>
<tr><th id="5724">5724</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5725">5725</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5726">5726</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="5727">5727</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="5728">5728</th><td>        <i>// MIs[0] m</i></td></tr>
<tr><th id="5729">5729</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5730">5730</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4647:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt3&gt;&gt;:$m)  =&gt;  (SAT_S_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, (timm:{ *:[i32] }):$m)</i></td></tr>
<tr><th id="5731">5731</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SAT_S_B,</td></tr>
<tr><th id="5732">5732</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5733">5733</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5734">5734</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// m</i></td></tr>
<tr><th id="5735">5735</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5736">5736</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5737">5737</th><td>        <i>// GIR_Coverage, 926,</i></td></tr>
<tr><th id="5738">5738</th><td>        GIR_Done,</td></tr>
<tr><th id="5739">5739</th><td>      <i>// Label 464: @11802</i></td></tr>
<tr><th id="5740">5740</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 465*/</i> <var>11849</var>, <i>// Rule ID 927 //</i></td></tr>
<tr><th id="5741">5741</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5742">5742</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_sat_s_h,</td></tr>
<tr><th id="5743">5743</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5744">5744</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5745">5745</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="5746">5746</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="5747">5747</th><td>        <i>// MIs[0] m</i></td></tr>
<tr><th id="5748">5748</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5749">5749</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4649:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt4&gt;&gt;:$m)  =&gt;  (SAT_S_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, (timm:{ *:[i32] }):$m)</i></td></tr>
<tr><th id="5750">5750</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SAT_S_H,</td></tr>
<tr><th id="5751">5751</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5752">5752</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5753">5753</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// m</i></td></tr>
<tr><th id="5754">5754</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5755">5755</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5756">5756</th><td>        <i>// GIR_Coverage, 927,</i></td></tr>
<tr><th id="5757">5757</th><td>        GIR_Done,</td></tr>
<tr><th id="5758">5758</th><td>      <i>// Label 465: @11849</i></td></tr>
<tr><th id="5759">5759</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 466*/</i> <var>11896</var>, <i>// Rule ID 928 //</i></td></tr>
<tr><th id="5760">5760</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5761">5761</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_sat_s_w,</td></tr>
<tr><th id="5762">5762</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5763">5763</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5764">5764</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5765">5765</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5766">5766</th><td>        <i>// MIs[0] m</i></td></tr>
<tr><th id="5767">5767</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5768">5768</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4650:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt5&gt;&gt;:$m)  =&gt;  (SAT_S_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, (timm:{ *:[i32] }):$m)</i></td></tr>
<tr><th id="5769">5769</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SAT_S_W,</td></tr>
<tr><th id="5770">5770</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5771">5771</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5772">5772</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// m</i></td></tr>
<tr><th id="5773">5773</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5774">5774</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5775">5775</th><td>        <i>// GIR_Coverage, 928,</i></td></tr>
<tr><th id="5776">5776</th><td>        GIR_Done,</td></tr>
<tr><th id="5777">5777</th><td>      <i>// Label 466: @11896</i></td></tr>
<tr><th id="5778">5778</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 467*/</i> <var>11943</var>, <i>// Rule ID 929 //</i></td></tr>
<tr><th id="5779">5779</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5780">5780</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_sat_s_d,</td></tr>
<tr><th id="5781">5781</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5782">5782</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5783">5783</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5784">5784</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5785">5785</th><td>        <i>// MIs[0] m</i></td></tr>
<tr><th id="5786">5786</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5787">5787</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4648:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt6&gt;&gt;:$m)  =&gt;  (SAT_S_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, (timm:{ *:[i32] }):$m)</i></td></tr>
<tr><th id="5788">5788</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SAT_S_D,</td></tr>
<tr><th id="5789">5789</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5790">5790</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5791">5791</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// m</i></td></tr>
<tr><th id="5792">5792</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5793">5793</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5794">5794</th><td>        <i>// GIR_Coverage, 929,</i></td></tr>
<tr><th id="5795">5795</th><td>        GIR_Done,</td></tr>
<tr><th id="5796">5796</th><td>      <i>// Label 467: @11943</i></td></tr>
<tr><th id="5797">5797</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 468*/</i> <var>11990</var>, <i>// Rule ID 930 //</i></td></tr>
<tr><th id="5798">5798</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5799">5799</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_sat_u_b,</td></tr>
<tr><th id="5800">5800</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5801">5801</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5802">5802</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="5803">5803</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="5804">5804</th><td>        <i>// MIs[0] m</i></td></tr>
<tr><th id="5805">5805</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5806">5806</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4651:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt3&gt;&gt;:$m)  =&gt;  (SAT_U_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, (timm:{ *:[i32] }):$m)</i></td></tr>
<tr><th id="5807">5807</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SAT_U_B,</td></tr>
<tr><th id="5808">5808</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5809">5809</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5810">5810</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// m</i></td></tr>
<tr><th id="5811">5811</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5812">5812</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5813">5813</th><td>        <i>// GIR_Coverage, 930,</i></td></tr>
<tr><th id="5814">5814</th><td>        GIR_Done,</td></tr>
<tr><th id="5815">5815</th><td>      <i>// Label 468: @11990</i></td></tr>
<tr><th id="5816">5816</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 469*/</i> <var>12037</var>, <i>// Rule ID 931 //</i></td></tr>
<tr><th id="5817">5817</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5818">5818</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_sat_u_h,</td></tr>
<tr><th id="5819">5819</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5820">5820</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5821">5821</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="5822">5822</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="5823">5823</th><td>        <i>// MIs[0] m</i></td></tr>
<tr><th id="5824">5824</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5825">5825</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4653:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt4&gt;&gt;:$m)  =&gt;  (SAT_U_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, (timm:{ *:[i32] }):$m)</i></td></tr>
<tr><th id="5826">5826</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SAT_U_H,</td></tr>
<tr><th id="5827">5827</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5828">5828</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5829">5829</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// m</i></td></tr>
<tr><th id="5830">5830</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5831">5831</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5832">5832</th><td>        <i>// GIR_Coverage, 931,</i></td></tr>
<tr><th id="5833">5833</th><td>        GIR_Done,</td></tr>
<tr><th id="5834">5834</th><td>      <i>// Label 469: @12037</i></td></tr>
<tr><th id="5835">5835</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 470*/</i> <var>12084</var>, <i>// Rule ID 932 //</i></td></tr>
<tr><th id="5836">5836</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5837">5837</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_sat_u_w,</td></tr>
<tr><th id="5838">5838</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5839">5839</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5840">5840</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5841">5841</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5842">5842</th><td>        <i>// MIs[0] m</i></td></tr>
<tr><th id="5843">5843</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5844">5844</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4654:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt5&gt;&gt;:$m)  =&gt;  (SAT_U_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, (timm:{ *:[i32] }):$m)</i></td></tr>
<tr><th id="5845">5845</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SAT_U_W,</td></tr>
<tr><th id="5846">5846</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5847">5847</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5848">5848</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// m</i></td></tr>
<tr><th id="5849">5849</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5850">5850</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5851">5851</th><td>        <i>// GIR_Coverage, 932,</i></td></tr>
<tr><th id="5852">5852</th><td>        GIR_Done,</td></tr>
<tr><th id="5853">5853</th><td>      <i>// Label 470: @12084</i></td></tr>
<tr><th id="5854">5854</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 471*/</i> <var>12131</var>, <i>// Rule ID 933 //</i></td></tr>
<tr><th id="5855">5855</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5856">5856</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_sat_u_d,</td></tr>
<tr><th id="5857">5857</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5858">5858</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5859">5859</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5860">5860</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5861">5861</th><td>        <i>// MIs[0] m</i></td></tr>
<tr><th id="5862">5862</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5863">5863</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4652:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt6&gt;&gt;:$m)  =&gt;  (SAT_U_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, (timm:{ *:[i32] }):$m)</i></td></tr>
<tr><th id="5864">5864</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SAT_U_D,</td></tr>
<tr><th id="5865">5865</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5866">5866</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5867">5867</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// m</i></td></tr>
<tr><th id="5868">5868</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5869">5869</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5870">5870</th><td>        <i>// GIR_Coverage, 933,</i></td></tr>
<tr><th id="5871">5871</th><td>        GIR_Done,</td></tr>
<tr><th id="5872">5872</th><td>      <i>// Label 471: @12131</i></td></tr>
<tr><th id="5873">5873</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 472*/</i> <var>12178</var>, <i>// Rule ID 973 //</i></td></tr>
<tr><th id="5874">5874</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5875">5875</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_srari_b,</td></tr>
<tr><th id="5876">5876</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5877">5877</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5878">5878</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="5879">5879</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="5880">5880</th><td>        <i>// MIs[0] m</i></td></tr>
<tr><th id="5881">5881</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5882">5882</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4706:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt3&gt;&gt;:$m)  =&gt;  (SRARI_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, (timm:{ *:[i32] }):$m)</i></td></tr>
<tr><th id="5883">5883</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRARI_B,</td></tr>
<tr><th id="5884">5884</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5885">5885</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5886">5886</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// m</i></td></tr>
<tr><th id="5887">5887</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5888">5888</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5889">5889</th><td>        <i>// GIR_Coverage, 973,</i></td></tr>
<tr><th id="5890">5890</th><td>        GIR_Done,</td></tr>
<tr><th id="5891">5891</th><td>      <i>// Label 472: @12178</i></td></tr>
<tr><th id="5892">5892</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 473*/</i> <var>12225</var>, <i>// Rule ID 974 //</i></td></tr>
<tr><th id="5893">5893</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5894">5894</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_srari_h,</td></tr>
<tr><th id="5895">5895</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5896">5896</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5897">5897</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="5898">5898</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="5899">5899</th><td>        <i>// MIs[0] m</i></td></tr>
<tr><th id="5900">5900</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5901">5901</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4708:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt4&gt;&gt;:$m)  =&gt;  (SRARI_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, (timm:{ *:[i32] }):$m)</i></td></tr>
<tr><th id="5902">5902</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRARI_H,</td></tr>
<tr><th id="5903">5903</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5904">5904</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5905">5905</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// m</i></td></tr>
<tr><th id="5906">5906</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5907">5907</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5908">5908</th><td>        <i>// GIR_Coverage, 974,</i></td></tr>
<tr><th id="5909">5909</th><td>        GIR_Done,</td></tr>
<tr><th id="5910">5910</th><td>      <i>// Label 473: @12225</i></td></tr>
<tr><th id="5911">5911</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 474*/</i> <var>12272</var>, <i>// Rule ID 975 //</i></td></tr>
<tr><th id="5912">5912</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5913">5913</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_srari_w,</td></tr>
<tr><th id="5914">5914</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5915">5915</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5916">5916</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5917">5917</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5918">5918</th><td>        <i>// MIs[0] m</i></td></tr>
<tr><th id="5919">5919</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5920">5920</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4709:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt5&gt;&gt;:$m)  =&gt;  (SRARI_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, (timm:{ *:[i32] }):$m)</i></td></tr>
<tr><th id="5921">5921</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRARI_W,</td></tr>
<tr><th id="5922">5922</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5923">5923</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5924">5924</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// m</i></td></tr>
<tr><th id="5925">5925</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5926">5926</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5927">5927</th><td>        <i>// GIR_Coverage, 975,</i></td></tr>
<tr><th id="5928">5928</th><td>        GIR_Done,</td></tr>
<tr><th id="5929">5929</th><td>      <i>// Label 474: @12272</i></td></tr>
<tr><th id="5930">5930</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 475*/</i> <var>12319</var>, <i>// Rule ID 976 //</i></td></tr>
<tr><th id="5931">5931</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5932">5932</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_srari_d,</td></tr>
<tr><th id="5933">5933</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5934">5934</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="5935">5935</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5936">5936</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="5937">5937</th><td>        <i>// MIs[0] m</i></td></tr>
<tr><th id="5938">5938</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5939">5939</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4707:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt6&gt;&gt;:$m)  =&gt;  (SRARI_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, (timm:{ *:[i32] }):$m)</i></td></tr>
<tr><th id="5940">5940</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRARI_D,</td></tr>
<tr><th id="5941">5941</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5942">5942</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5943">5943</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// m</i></td></tr>
<tr><th id="5944">5944</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5945">5945</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5946">5946</th><td>        <i>// GIR_Coverage, 976,</i></td></tr>
<tr><th id="5947">5947</th><td>        GIR_Done,</td></tr>
<tr><th id="5948">5948</th><td>      <i>// Label 475: @12319</i></td></tr>
<tr><th id="5949">5949</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 476*/</i> <var>12366</var>, <i>// Rule ID 989 //</i></td></tr>
<tr><th id="5950">5950</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5951">5951</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_srlri_b,</td></tr>
<tr><th id="5952">5952</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5953">5953</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="5954">5954</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="5955">5955</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="5956">5956</th><td>        <i>// MIs[0] m</i></td></tr>
<tr><th id="5957">5957</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5958">5958</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4722:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt3&gt;&gt;:$m)  =&gt;  (SRLRI_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, (timm:{ *:[i32] }):$m)</i></td></tr>
<tr><th id="5959">5959</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRLRI_B,</td></tr>
<tr><th id="5960">5960</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5961">5961</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5962">5962</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// m</i></td></tr>
<tr><th id="5963">5963</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5964">5964</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5965">5965</th><td>        <i>// GIR_Coverage, 989,</i></td></tr>
<tr><th id="5966">5966</th><td>        GIR_Done,</td></tr>
<tr><th id="5967">5967</th><td>      <i>// Label 476: @12366</i></td></tr>
<tr><th id="5968">5968</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 477*/</i> <var>12413</var>, <i>// Rule ID 990 //</i></td></tr>
<tr><th id="5969">5969</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5970">5970</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_srlri_h,</td></tr>
<tr><th id="5971">5971</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5972">5972</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="5973">5973</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="5974">5974</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="5975">5975</th><td>        <i>// MIs[0] m</i></td></tr>
<tr><th id="5976">5976</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5977">5977</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4724:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt4&gt;&gt;:$m)  =&gt;  (SRLRI_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, (timm:{ *:[i32] }):$m)</i></td></tr>
<tr><th id="5978">5978</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRLRI_H,</td></tr>
<tr><th id="5979">5979</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5980">5980</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="5981">5981</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// m</i></td></tr>
<tr><th id="5982">5982</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5983">5983</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="5984">5984</th><td>        <i>// GIR_Coverage, 990,</i></td></tr>
<tr><th id="5985">5985</th><td>        GIR_Done,</td></tr>
<tr><th id="5986">5986</th><td>      <i>// Label 477: @12413</i></td></tr>
<tr><th id="5987">5987</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 478*/</i> <var>12460</var>, <i>// Rule ID 991 //</i></td></tr>
<tr><th id="5988">5988</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="5989">5989</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_srlri_w,</td></tr>
<tr><th id="5990">5990</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5991">5991</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="5992">5992</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5993">5993</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="5994">5994</th><td>        <i>// MIs[0] m</i></td></tr>
<tr><th id="5995">5995</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="5996">5996</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4725:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt5&gt;&gt;:$m)  =&gt;  (SRLRI_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, (timm:{ *:[i32] }):$m)</i></td></tr>
<tr><th id="5997">5997</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRLRI_W,</td></tr>
<tr><th id="5998">5998</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="5999">5999</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6000">6000</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// m</i></td></tr>
<tr><th id="6001">6001</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6002">6002</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6003">6003</th><td>        <i>// GIR_Coverage, 991,</i></td></tr>
<tr><th id="6004">6004</th><td>        GIR_Done,</td></tr>
<tr><th id="6005">6005</th><td>      <i>// Label 478: @12460</i></td></tr>
<tr><th id="6006">6006</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 479*/</i> <var>12507</var>, <i>// Rule ID 992 //</i></td></tr>
<tr><th id="6007">6007</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6008">6008</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_srlri_d,</td></tr>
<tr><th id="6009">6009</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6010">6010</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6011">6011</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="6012">6012</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="6013">6013</th><td>        <i>// MIs[0] m</i></td></tr>
<tr><th id="6014">6014</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>,</td></tr>
<tr><th id="6015">6015</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4723:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt6&gt;&gt;:$m)  =&gt;  (SRLRI_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, (timm:{ *:[i32] }):$m)</i></td></tr>
<tr><th id="6016">6016</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRLRI_D,</td></tr>
<tr><th id="6017">6017</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="6018">6018</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6019">6019</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// m</i></td></tr>
<tr><th id="6020">6020</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6021">6021</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6022">6022</th><td>        <i>// GIR_Coverage, 992,</i></td></tr>
<tr><th id="6023">6023</th><td>        GIR_Done,</td></tr>
<tr><th id="6024">6024</th><td>      <i>// Label 479: @12507</i></td></tr>
<tr><th id="6025">6025</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 480*/</i> <var>12562</var>, <i>// Rule ID 1897 //</i></td></tr>
<tr><th id="6026">6026</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="6027">6027</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shra_ph,</td></tr>
<tr><th id="6028">6028</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6029">6029</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6030">6030</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6031">6031</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6032">6032</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="6033">6033</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="6034">6034</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt4,</td></tr>
<tr><th id="6035">6035</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="6036">6036</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="6037">6037</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="6038">6038</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4663:{ *:[iPTR] }, v2i16:{ *:[v2i16] }:$a, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt4&gt;&gt;:$shamt)  =&gt;  (SHRA_PH:{ *:[v2i16] } v2i16:{ *:[v2i16] }:$a, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt4&gt;&gt;:$shamt)</i></td></tr>
<tr><th id="6039">6039</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRA_PH,</td></tr>
<tr><th id="6040">6040</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6041">6041</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="6042">6042</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// shamt</i></td></tr>
<tr><th id="6043">6043</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6044">6044</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6045">6045</th><td>        <i>// GIR_Coverage, 1897,</i></td></tr>
<tr><th id="6046">6046</th><td>        GIR_Done,</td></tr>
<tr><th id="6047">6047</th><td>      <i>// Label 480: @12562</i></td></tr>
<tr><th id="6048">6048</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 481*/</i> <var>12617</var>, <i>// Rule ID 1898 //</i></td></tr>
<tr><th id="6049">6049</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="6050">6050</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shrl_ph,</td></tr>
<tr><th id="6051">6051</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6052">6052</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6053">6053</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6054">6054</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6055">6055</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="6056">6056</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="6057">6057</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt4,</td></tr>
<tr><th id="6058">6058</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="6059">6059</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="6060">6060</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="6061">6061</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4668:{ *:[iPTR] }, v2i16:{ *:[v2i16] }:$a, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt4&gt;&gt;:$shamt)  =&gt;  (SHRL_PH:{ *:[v2i16] } v2i16:{ *:[v2i16] }:$a, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt4&gt;&gt;:$shamt)</i></td></tr>
<tr><th id="6062">6062</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRL_PH,</td></tr>
<tr><th id="6063">6063</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6064">6064</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="6065">6065</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// shamt</i></td></tr>
<tr><th id="6066">6066</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6067">6067</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6068">6068</th><td>        <i>// GIR_Coverage, 1898,</i></td></tr>
<tr><th id="6069">6069</th><td>        GIR_Done,</td></tr>
<tr><th id="6070">6070</th><td>      <i>// Label 481: @12617</i></td></tr>
<tr><th id="6071">6071</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 482*/</i> <var>12672</var>, <i>// Rule ID 1903 //</i></td></tr>
<tr><th id="6072">6072</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="6073">6073</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shra_qb,</td></tr>
<tr><th id="6074">6074</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6075">6075</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6076">6076</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6077">6077</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6078">6078</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="6079">6079</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="6080">6080</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt3,</td></tr>
<tr><th id="6081">6081</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="6082">6082</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="6083">6083</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="6084">6084</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4664:{ *:[iPTR] }, v4i8:{ *:[v4i8] }:$a, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt3&gt;&gt;:$shamt)  =&gt;  (SHRA_QB:{ *:[v4i8] } v4i8:{ *:[v4i8] }:$a, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt3&gt;&gt;:$shamt)</i></td></tr>
<tr><th id="6085">6085</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRA_QB,</td></tr>
<tr><th id="6086">6086</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6087">6087</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="6088">6088</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// shamt</i></td></tr>
<tr><th id="6089">6089</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6090">6090</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6091">6091</th><td>        <i>// GIR_Coverage, 1903,</i></td></tr>
<tr><th id="6092">6092</th><td>        GIR_Done,</td></tr>
<tr><th id="6093">6093</th><td>      <i>// Label 482: @12672</i></td></tr>
<tr><th id="6094">6094</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 483*/</i> <var>12727</var>, <i>// Rule ID 1904 //</i></td></tr>
<tr><th id="6095">6095</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="6096">6096</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shrl_qb,</td></tr>
<tr><th id="6097">6097</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6098">6098</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6099">6099</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6100">6100</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6101">6101</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="6102">6102</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="6103">6103</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt3,</td></tr>
<tr><th id="6104">6104</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="6105">6105</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="6106">6106</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="6107">6107</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4669:{ *:[iPTR] }, v4i8:{ *:[v4i8] }:$a, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt3&gt;&gt;:$shamt)  =&gt;  (SHRL_QB:{ *:[v4i8] } v4i8:{ *:[v4i8] }:$a, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt3&gt;&gt;:$shamt)</i></td></tr>
<tr><th id="6108">6108</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRL_QB,</td></tr>
<tr><th id="6109">6109</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6110">6110</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="6111">6111</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// shamt</i></td></tr>
<tr><th id="6112">6112</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6113">6113</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6114">6114</th><td>        <i>// GIR_Coverage, 1904,</i></td></tr>
<tr><th id="6115">6115</th><td>        GIR_Done,</td></tr>
<tr><th id="6116">6116</th><td>      <i>// Label 483: @12727</i></td></tr>
<tr><th id="6117">6117</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 484*/</i> <var>12779</var>, <i>// Rule ID 343 //</i></td></tr>
<tr><th id="6118">6118</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="6119">6119</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addu_s_qb,</td></tr>
<tr><th id="6120">6120</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6121">6121</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6122">6122</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6123">6123</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6124">6124</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6125">6125</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6126">6126</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4135:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (ADDU_S_QB:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="6127">6127</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDU_S_QB,</td></tr>
<tr><th id="6128">6128</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6129">6129</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="6130">6130</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="6131">6131</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6132">6132</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6133">6133</th><td>        <i>// GIR_Coverage, 343,</i></td></tr>
<tr><th id="6134">6134</th><td>        GIR_Done,</td></tr>
<tr><th id="6135">6135</th><td>      <i>// Label 484: @12779</i></td></tr>
<tr><th id="6136">6136</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 485*/</i> <var>12831</var>, <i>// Rule ID 344 //</i></td></tr>
<tr><th id="6137">6137</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="6138">6138</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subu_s_qb,</td></tr>
<tr><th id="6139">6139</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6140">6140</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6141">6141</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6142">6142</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6143">6143</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6144">6144</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6145">6145</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4758:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (SUBU_S_QB:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="6146">6146</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBU_S_QB,</td></tr>
<tr><th id="6147">6147</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6148">6148</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="6149">6149</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="6150">6150</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6151">6151</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6152">6152</th><td>        <i>// GIR_Coverage, 344,</i></td></tr>
<tr><th id="6153">6153</th><td>        GIR_Done,</td></tr>
<tr><th id="6154">6154</th><td>      <i>// Label 485: @12831</i></td></tr>
<tr><th id="6155">6155</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 486*/</i> <var>12883</var>, <i>// Rule ID 345 //</i></td></tr>
<tr><th id="6156">6156</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="6157">6157</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addq_s_ph,</td></tr>
<tr><th id="6158">6158</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6159">6159</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6160">6160</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6161">6161</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6162">6162</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6163">6163</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6164">6164</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4113:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (ADDQ_S_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="6165">6165</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDQ_S_PH,</td></tr>
<tr><th id="6166">6166</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6167">6167</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="6168">6168</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="6169">6169</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6170">6170</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6171">6171</th><td>        <i>// GIR_Coverage, 345,</i></td></tr>
<tr><th id="6172">6172</th><td>        GIR_Done,</td></tr>
<tr><th id="6173">6173</th><td>      <i>// Label 486: @12883</i></td></tr>
<tr><th id="6174">6174</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 487*/</i> <var>12935</var>, <i>// Rule ID 346 //</i></td></tr>
<tr><th id="6175">6175</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="6176">6176</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subq_s_ph,</td></tr>
<tr><th id="6177">6177</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6178">6178</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6179">6179</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6180">6180</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6181">6181</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6182">6182</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6183">6183</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4733:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (SUBQ_S_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="6184">6184</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBQ_S_PH,</td></tr>
<tr><th id="6185">6185</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6186">6186</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="6187">6187</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="6188">6188</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6189">6189</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6190">6190</th><td>        <i>// GIR_Coverage, 346,</i></td></tr>
<tr><th id="6191">6191</th><td>        GIR_Done,</td></tr>
<tr><th id="6192">6192</th><td>      <i>// Label 487: @12935</i></td></tr>
<tr><th id="6193">6193</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 488*/</i> <var>12987</var>, <i>// Rule ID 349 //</i></td></tr>
<tr><th id="6194">6194</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="6195">6195</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_modsub,</td></tr>
<tr><th id="6196">6196</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6197">6197</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6198">6198</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6199">6199</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6200">6200</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6201">6201</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6202">6202</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4563:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MODSUB:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="6203">6203</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MODSUB,</td></tr>
<tr><th id="6204">6204</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6205">6205</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="6206">6206</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="6207">6207</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6208">6208</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6209">6209</th><td>        <i>// GIR_Coverage, 349,</i></td></tr>
<tr><th id="6210">6210</th><td>        GIR_Done,</td></tr>
<tr><th id="6211">6211</th><td>      <i>// Label 488: @12987</i></td></tr>
<tr><th id="6212">6212</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 489*/</i> <var>13039</var>, <i>// Rule ID 353 //</i></td></tr>
<tr><th id="6213">6213</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="6214">6214</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precrq_qb_ph,</td></tr>
<tr><th id="6215">6215</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6216">6216</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6217">6217</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6218">6218</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6219">6219</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6220">6220</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6221">6221</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4639:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (PRECRQ_QB_PH:{ *:[v4i8] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="6222">6222</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECRQ_QB_PH,</td></tr>
<tr><th id="6223">6223</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6224">6224</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="6225">6225</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="6226">6226</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6227">6227</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6228">6228</th><td>        <i>// GIR_Coverage, 353,</i></td></tr>
<tr><th id="6229">6229</th><td>        GIR_Done,</td></tr>
<tr><th id="6230">6230</th><td>      <i>// Label 489: @13039</i></td></tr>
<tr><th id="6231">6231</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 490*/</i> <var>13091</var>, <i>// Rule ID 354 //</i></td></tr>
<tr><th id="6232">6232</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="6233">6233</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precrq_ph_w,</td></tr>
<tr><th id="6234">6234</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6235">6235</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6236">6236</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6237">6237</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6238">6238</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6239">6239</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6240">6240</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4638:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (PRECRQ_PH_W:{ *:[v2i16] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="6241">6241</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECRQ_PH_W,</td></tr>
<tr><th id="6242">6242</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6243">6243</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="6244">6244</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="6245">6245</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6246">6246</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6247">6247</th><td>        <i>// GIR_Coverage, 354,</i></td></tr>
<tr><th id="6248">6248</th><td>        GIR_Done,</td></tr>
<tr><th id="6249">6249</th><td>      <i>// Label 490: @13091</i></td></tr>
<tr><th id="6250">6250</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 491*/</i> <var>13143</var>, <i>// Rule ID 368 //</i></td></tr>
<tr><th id="6251">6251</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="6252">6252</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shrl_qb,</td></tr>
<tr><th id="6253">6253</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6254">6254</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6255">6255</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6256">6256</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6257">6257</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6258">6258</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6259">6259</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4669:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)  =&gt;  (SHRLV_QB:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)</i></td></tr>
<tr><th id="6260">6260</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRLV_QB,</td></tr>
<tr><th id="6261">6261</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6262">6262</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="6263">6263</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs_sa</i></td></tr>
<tr><th id="6264">6264</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6265">6265</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6266">6266</th><td>        <i>// GIR_Coverage, 368,</i></td></tr>
<tr><th id="6267">6267</th><td>        GIR_Done,</td></tr>
<tr><th id="6268">6268</th><td>      <i>// Label 491: @13143</i></td></tr>
<tr><th id="6269">6269</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 492*/</i> <var>13195</var>, <i>// Rule ID 372 //</i></td></tr>
<tr><th id="6270">6270</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="6271">6271</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shra_ph,</td></tr>
<tr><th id="6272">6272</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6273">6273</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6274">6274</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6275">6275</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6276">6276</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6277">6277</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6278">6278</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4663:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)  =&gt;  (SHRAV_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)</i></td></tr>
<tr><th id="6279">6279</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRAV_PH,</td></tr>
<tr><th id="6280">6280</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6281">6281</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="6282">6282</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs_sa</i></td></tr>
<tr><th id="6283">6283</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6284">6284</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6285">6285</th><td>        <i>// GIR_Coverage, 372,</i></td></tr>
<tr><th id="6286">6286</th><td>        GIR_Done,</td></tr>
<tr><th id="6287">6287</th><td>      <i>// Label 492: @13195</i></td></tr>
<tr><th id="6288">6288</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 493*/</i> <var>13247</var>, <i>// Rule ID 374 //</i></td></tr>
<tr><th id="6289">6289</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="6290">6290</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shra_r_ph,</td></tr>
<tr><th id="6291">6291</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6292">6292</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6293">6293</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6294">6294</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6295">6295</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6296">6296</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6297">6297</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4665:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)  =&gt;  (SHRAV_R_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)</i></td></tr>
<tr><th id="6298">6298</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRAV_R_PH,</td></tr>
<tr><th id="6299">6299</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6300">6300</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="6301">6301</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs_sa</i></td></tr>
<tr><th id="6302">6302</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6303">6303</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6304">6304</th><td>        <i>// GIR_Coverage, 374,</i></td></tr>
<tr><th id="6305">6305</th><td>        GIR_Done,</td></tr>
<tr><th id="6306">6306</th><td>      <i>// Label 493: @13247</i></td></tr>
<tr><th id="6307">6307</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 494*/</i> <var>13299</var>, <i>// Rule ID 378 //</i></td></tr>
<tr><th id="6308">6308</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="6309">6309</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shra_r_w,</td></tr>
<tr><th id="6310">6310</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6311">6311</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6312">6312</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6313">6313</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6314">6314</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6315">6315</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6316">6316</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4667:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)  =&gt;  (SHRAV_R_W:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)</i></td></tr>
<tr><th id="6317">6317</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRAV_R_W,</td></tr>
<tr><th id="6318">6318</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6319">6319</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="6320">6320</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs_sa</i></td></tr>
<tr><th id="6321">6321</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6322">6322</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6323">6323</th><td>        <i>// GIR_Coverage, 378,</i></td></tr>
<tr><th id="6324">6324</th><td>        GIR_Done,</td></tr>
<tr><th id="6325">6325</th><td>      <i>// Label 494: @13299</i></td></tr>
<tr><th id="6326">6326</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 495*/</i> <var>13351</var>, <i>// Rule ID 415 //</i></td></tr>
<tr><th id="6327">6327</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="6328">6328</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_packrl_ph,</td></tr>
<tr><th id="6329">6329</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6330">6330</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6331">6331</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6332">6332</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6333">6333</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6334">6334</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6335">6335</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4610:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (PACKRL_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="6336">6336</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PACKRL_PH,</td></tr>
<tr><th id="6337">6337</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6338">6338</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="6339">6339</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="6340">6340</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6341">6341</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6342">6342</th><td>        <i>// GIR_Coverage, 415,</i></td></tr>
<tr><th id="6343">6343</th><td>        GIR_Done,</td></tr>
<tr><th id="6344">6344</th><td>      <i>// Label 495: @13351</i></td></tr>
<tr><th id="6345">6345</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 496*/</i> <var>13403</var>, <i>// Rule ID 439 //</i></td></tr>
<tr><th id="6346">6346</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="6347">6347</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_adduh_qb,</td></tr>
<tr><th id="6348">6348</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6349">6349</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6350">6350</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6351">6351</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6352">6352</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6353">6353</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6354">6354</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4136:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (ADDUH_QB:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="6355">6355</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDUH_QB,</td></tr>
<tr><th id="6356">6356</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6357">6357</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="6358">6358</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="6359">6359</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6360">6360</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6361">6361</th><td>        <i>// GIR_Coverage, 439,</i></td></tr>
<tr><th id="6362">6362</th><td>        GIR_Done,</td></tr>
<tr><th id="6363">6363</th><td>      <i>// Label 496: @13403</i></td></tr>
<tr><th id="6364">6364</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 497*/</i> <var>13455</var>, <i>// Rule ID 440 //</i></td></tr>
<tr><th id="6365">6365</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="6366">6366</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_adduh_r_qb,</td></tr>
<tr><th id="6367">6367</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6368">6368</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6369">6369</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6370">6370</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6371">6371</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6372">6372</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6373">6373</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4137:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (ADDUH_R_QB:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="6374">6374</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDUH_R_QB,</td></tr>
<tr><th id="6375">6375</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6376">6376</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="6377">6377</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="6378">6378</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6379">6379</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6380">6380</th><td>        <i>// GIR_Coverage, 440,</i></td></tr>
<tr><th id="6381">6381</th><td>        GIR_Done,</td></tr>
<tr><th id="6382">6382</th><td>      <i>// Label 497: @13455</i></td></tr>
<tr><th id="6383">6383</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 498*/</i> <var>13507</var>, <i>// Rule ID 441 //</i></td></tr>
<tr><th id="6384">6384</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="6385">6385</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subuh_qb,</td></tr>
<tr><th id="6386">6386</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6387">6387</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6388">6388</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6389">6389</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6390">6390</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6391">6391</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6392">6392</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4759:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (SUBUH_QB:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="6393">6393</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBUH_QB,</td></tr>
<tr><th id="6394">6394</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6395">6395</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="6396">6396</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="6397">6397</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6398">6398</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6399">6399</th><td>        <i>// GIR_Coverage, 441,</i></td></tr>
<tr><th id="6400">6400</th><td>        GIR_Done,</td></tr>
<tr><th id="6401">6401</th><td>      <i>// Label 498: @13507</i></td></tr>
<tr><th id="6402">6402</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 499*/</i> <var>13559</var>, <i>// Rule ID 442 //</i></td></tr>
<tr><th id="6403">6403</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="6404">6404</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subuh_r_qb,</td></tr>
<tr><th id="6405">6405</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6406">6406</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6407">6407</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6408">6408</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6409">6409</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6410">6410</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6411">6411</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4760:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (SUBUH_R_QB:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="6412">6412</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBUH_R_QB,</td></tr>
<tr><th id="6413">6413</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6414">6414</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="6415">6415</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="6416">6416</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6417">6417</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6418">6418</th><td>        <i>// GIR_Coverage, 442,</i></td></tr>
<tr><th id="6419">6419</th><td>        GIR_Done,</td></tr>
<tr><th id="6420">6420</th><td>      <i>// Label 499: @13559</i></td></tr>
<tr><th id="6421">6421</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 500*/</i> <var>13611</var>, <i>// Rule ID 443 //</i></td></tr>
<tr><th id="6422">6422</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="6423">6423</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addqh_ph,</td></tr>
<tr><th id="6424">6424</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6425">6425</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6426">6426</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6427">6427</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6428">6428</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6429">6429</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6430">6430</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4115:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (ADDQH_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="6431">6431</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDQH_PH,</td></tr>
<tr><th id="6432">6432</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6433">6433</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="6434">6434</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="6435">6435</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6436">6436</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6437">6437</th><td>        <i>// GIR_Coverage, 443,</i></td></tr>
<tr><th id="6438">6438</th><td>        GIR_Done,</td></tr>
<tr><th id="6439">6439</th><td>      <i>// Label 500: @13611</i></td></tr>
<tr><th id="6440">6440</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 501*/</i> <var>13663</var>, <i>// Rule ID 444 //</i></td></tr>
<tr><th id="6441">6441</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="6442">6442</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addqh_r_ph,</td></tr>
<tr><th id="6443">6443</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6444">6444</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6445">6445</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6446">6446</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6447">6447</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6448">6448</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6449">6449</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4116:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (ADDQH_R_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="6450">6450</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDQH_R_PH,</td></tr>
<tr><th id="6451">6451</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6452">6452</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="6453">6453</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="6454">6454</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6455">6455</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6456">6456</th><td>        <i>// GIR_Coverage, 444,</i></td></tr>
<tr><th id="6457">6457</th><td>        GIR_Done,</td></tr>
<tr><th id="6458">6458</th><td>      <i>// Label 501: @13663</i></td></tr>
<tr><th id="6459">6459</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 502*/</i> <var>13715</var>, <i>// Rule ID 445 //</i></td></tr>
<tr><th id="6460">6460</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="6461">6461</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subqh_ph,</td></tr>
<tr><th id="6462">6462</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6463">6463</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6464">6464</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6465">6465</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6466">6466</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6467">6467</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6468">6468</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4735:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (SUBQH_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="6469">6469</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBQH_PH,</td></tr>
<tr><th id="6470">6470</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6471">6471</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="6472">6472</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="6473">6473</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6474">6474</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6475">6475</th><td>        <i>// GIR_Coverage, 445,</i></td></tr>
<tr><th id="6476">6476</th><td>        GIR_Done,</td></tr>
<tr><th id="6477">6477</th><td>      <i>// Label 502: @13715</i></td></tr>
<tr><th id="6478">6478</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 503*/</i> <var>13767</var>, <i>// Rule ID 446 //</i></td></tr>
<tr><th id="6479">6479</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="6480">6480</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subqh_r_ph,</td></tr>
<tr><th id="6481">6481</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6482">6482</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6483">6483</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6484">6484</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6485">6485</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6486">6486</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6487">6487</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4736:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (SUBQH_R_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="6488">6488</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBQH_R_PH,</td></tr>
<tr><th id="6489">6489</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6490">6490</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="6491">6491</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="6492">6492</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6493">6493</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6494">6494</th><td>        <i>// GIR_Coverage, 446,</i></td></tr>
<tr><th id="6495">6495</th><td>        GIR_Done,</td></tr>
<tr><th id="6496">6496</th><td>      <i>// Label 503: @13767</i></td></tr>
<tr><th id="6497">6497</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 504*/</i> <var>13819</var>, <i>// Rule ID 447 //</i></td></tr>
<tr><th id="6498">6498</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="6499">6499</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addqh_w,</td></tr>
<tr><th id="6500">6500</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6501">6501</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6502">6502</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6503">6503</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6504">6504</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6505">6505</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6506">6506</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4118:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (ADDQH_W:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="6507">6507</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDQH_W,</td></tr>
<tr><th id="6508">6508</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6509">6509</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="6510">6510</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="6511">6511</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6512">6512</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6513">6513</th><td>        <i>// GIR_Coverage, 447,</i></td></tr>
<tr><th id="6514">6514</th><td>        GIR_Done,</td></tr>
<tr><th id="6515">6515</th><td>      <i>// Label 504: @13819</i></td></tr>
<tr><th id="6516">6516</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 505*/</i> <var>13871</var>, <i>// Rule ID 448 //</i></td></tr>
<tr><th id="6517">6517</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="6518">6518</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addqh_r_w,</td></tr>
<tr><th id="6519">6519</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6520">6520</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6521">6521</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6522">6522</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6523">6523</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6524">6524</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6525">6525</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4117:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (ADDQH_R_W:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="6526">6526</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDQH_R_W,</td></tr>
<tr><th id="6527">6527</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6528">6528</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="6529">6529</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="6530">6530</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6531">6531</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6532">6532</th><td>        <i>// GIR_Coverage, 448,</i></td></tr>
<tr><th id="6533">6533</th><td>        GIR_Done,</td></tr>
<tr><th id="6534">6534</th><td>      <i>// Label 505: @13871</i></td></tr>
<tr><th id="6535">6535</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 506*/</i> <var>13923</var>, <i>// Rule ID 449 //</i></td></tr>
<tr><th id="6536">6536</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="6537">6537</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subqh_w,</td></tr>
<tr><th id="6538">6538</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6539">6539</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6540">6540</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6541">6541</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6542">6542</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6543">6543</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6544">6544</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4738:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (SUBQH_W:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="6545">6545</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBQH_W,</td></tr>
<tr><th id="6546">6546</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6547">6547</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="6548">6548</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="6549">6549</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6550">6550</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6551">6551</th><td>        <i>// GIR_Coverage, 449,</i></td></tr>
<tr><th id="6552">6552</th><td>        GIR_Done,</td></tr>
<tr><th id="6553">6553</th><td>      <i>// Label 506: @13923</i></td></tr>
<tr><th id="6554">6554</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 507*/</i> <var>13975</var>, <i>// Rule ID 450 //</i></td></tr>
<tr><th id="6555">6555</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="6556">6556</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subqh_r_w,</td></tr>
<tr><th id="6557">6557</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6558">6558</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6559">6559</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6560">6560</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6561">6561</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6562">6562</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6563">6563</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4737:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (SUBQH_R_W:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="6564">6564</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBQH_R_W,</td></tr>
<tr><th id="6565">6565</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6566">6566</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="6567">6567</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="6568">6568</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6569">6569</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6570">6570</th><td>        <i>// GIR_Coverage, 450,</i></td></tr>
<tr><th id="6571">6571</th><td>        GIR_Done,</td></tr>
<tr><th id="6572">6572</th><td>      <i>// Label 507: @13975</i></td></tr>
<tr><th id="6573">6573</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 508*/</i> <var>14027</var>, <i>// Rule ID 467 //</i></td></tr>
<tr><th id="6574">6574</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="6575">6575</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shra_qb,</td></tr>
<tr><th id="6576">6576</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6577">6577</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6578">6578</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6579">6579</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6580">6580</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6581">6581</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6582">6582</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4664:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)  =&gt;  (SHRAV_QB:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)</i></td></tr>
<tr><th id="6583">6583</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRAV_QB,</td></tr>
<tr><th id="6584">6584</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6585">6585</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="6586">6586</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs_sa</i></td></tr>
<tr><th id="6587">6587</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6588">6588</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6589">6589</th><td>        <i>// GIR_Coverage, 467,</i></td></tr>
<tr><th id="6590">6590</th><td>        GIR_Done,</td></tr>
<tr><th id="6591">6591</th><td>      <i>// Label 508: @14027</i></td></tr>
<tr><th id="6592">6592</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 509*/</i> <var>14079</var>, <i>// Rule ID 469 //</i></td></tr>
<tr><th id="6593">6593</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="6594">6594</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shra_r_qb,</td></tr>
<tr><th id="6595">6595</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6596">6596</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="6597">6597</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6598">6598</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6599">6599</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6600">6600</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6601">6601</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4666:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)  =&gt;  (SHRAV_R_QB:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)</i></td></tr>
<tr><th id="6602">6602</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRAV_R_QB,</td></tr>
<tr><th id="6603">6603</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6604">6604</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="6605">6605</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs_sa</i></td></tr>
<tr><th id="6606">6606</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6607">6607</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6608">6608</th><td>        <i>// GIR_Coverage, 469,</i></td></tr>
<tr><th id="6609">6609</th><td>        GIR_Done,</td></tr>
<tr><th id="6610">6610</th><td>      <i>// Label 509: @14079</i></td></tr>
<tr><th id="6611">6611</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 510*/</i> <var>14131</var>, <i>// Rule ID 470 //</i></td></tr>
<tr><th id="6612">6612</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="6613">6613</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shrl_ph,</td></tr>
<tr><th id="6614">6614</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6615">6615</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="6616">6616</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="6617">6617</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6618">6618</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="6619">6619</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="6620">6620</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4668:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)  =&gt;  (SHRLV_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)</i></td></tr>
<tr><th id="6621">6621</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRLV_PH,</td></tr>
<tr><th id="6622">6622</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="6623">6623</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="6624">6624</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs_sa</i></td></tr>
<tr><th id="6625">6625</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6626">6626</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6627">6627</th><td>        <i>// GIR_Coverage, 470,</i></td></tr>
<tr><th id="6628">6628</th><td>        GIR_Done,</td></tr>
<tr><th id="6629">6629</th><td>      <i>// Label 510: @14131</i></td></tr>
<tr><th id="6630">6630</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 511*/</i> <var>14183</var>, <i>// Rule ID 479 //</i></td></tr>
<tr><th id="6631">6631</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6632">6632</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_add_a_b,</td></tr>
<tr><th id="6633">6633</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6634">6634</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6635">6635</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6636">6636</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="6637">6637</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="6638">6638</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="6639">6639</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4108:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (ADD_A_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="6640">6640</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADD_A_B,</td></tr>
<tr><th id="6641">6641</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="6642">6642</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6643">6643</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="6644">6644</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6645">6645</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6646">6646</th><td>        <i>// GIR_Coverage, 479,</i></td></tr>
<tr><th id="6647">6647</th><td>        GIR_Done,</td></tr>
<tr><th id="6648">6648</th><td>      <i>// Label 511: @14183</i></td></tr>
<tr><th id="6649">6649</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 512*/</i> <var>14235</var>, <i>// Rule ID 480 //</i></td></tr>
<tr><th id="6650">6650</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6651">6651</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_add_a_h,</td></tr>
<tr><th id="6652">6652</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6653">6653</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6654">6654</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6655">6655</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="6656">6656</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="6657">6657</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="6658">6658</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4110:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (ADD_A_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="6659">6659</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADD_A_H,</td></tr>
<tr><th id="6660">6660</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="6661">6661</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6662">6662</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="6663">6663</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6664">6664</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6665">6665</th><td>        <i>// GIR_Coverage, 480,</i></td></tr>
<tr><th id="6666">6666</th><td>        GIR_Done,</td></tr>
<tr><th id="6667">6667</th><td>      <i>// Label 512: @14235</i></td></tr>
<tr><th id="6668">6668</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 513*/</i> <var>14287</var>, <i>// Rule ID 481 //</i></td></tr>
<tr><th id="6669">6669</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6670">6670</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_add_a_w,</td></tr>
<tr><th id="6671">6671</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6672">6672</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6673">6673</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6674">6674</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="6675">6675</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="6676">6676</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="6677">6677</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4111:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (ADD_A_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="6678">6678</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADD_A_W,</td></tr>
<tr><th id="6679">6679</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="6680">6680</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6681">6681</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="6682">6682</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6683">6683</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6684">6684</th><td>        <i>// GIR_Coverage, 481,</i></td></tr>
<tr><th id="6685">6685</th><td>        GIR_Done,</td></tr>
<tr><th id="6686">6686</th><td>      <i>// Label 513: @14287</i></td></tr>
<tr><th id="6687">6687</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 514*/</i> <var>14339</var>, <i>// Rule ID 482 //</i></td></tr>
<tr><th id="6688">6688</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6689">6689</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_add_a_d,</td></tr>
<tr><th id="6690">6690</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6691">6691</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6692">6692</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6693">6693</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="6694">6694</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="6695">6695</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="6696">6696</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4109:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (ADD_A_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="6697">6697</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADD_A_D,</td></tr>
<tr><th id="6698">6698</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="6699">6699</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6700">6700</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="6701">6701</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6702">6702</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6703">6703</th><td>        <i>// GIR_Coverage, 482,</i></td></tr>
<tr><th id="6704">6704</th><td>        GIR_Done,</td></tr>
<tr><th id="6705">6705</th><td>      <i>// Label 514: @14339</i></td></tr>
<tr><th id="6706">6706</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 515*/</i> <var>14391</var>, <i>// Rule ID 483 //</i></td></tr>
<tr><th id="6707">6707</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6708">6708</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_adds_a_b,</td></tr>
<tr><th id="6709">6709</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6710">6710</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6711">6711</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6712">6712</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="6713">6713</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="6714">6714</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="6715">6715</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4119:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (ADDS_A_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="6716">6716</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDS_A_B,</td></tr>
<tr><th id="6717">6717</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="6718">6718</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6719">6719</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="6720">6720</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6721">6721</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6722">6722</th><td>        <i>// GIR_Coverage, 483,</i></td></tr>
<tr><th id="6723">6723</th><td>        GIR_Done,</td></tr>
<tr><th id="6724">6724</th><td>      <i>// Label 515: @14391</i></td></tr>
<tr><th id="6725">6725</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 516*/</i> <var>14443</var>, <i>// Rule ID 484 //</i></td></tr>
<tr><th id="6726">6726</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6727">6727</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_adds_a_h,</td></tr>
<tr><th id="6728">6728</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6729">6729</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6730">6730</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6731">6731</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="6732">6732</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="6733">6733</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="6734">6734</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4121:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (ADDS_A_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="6735">6735</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDS_A_H,</td></tr>
<tr><th id="6736">6736</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="6737">6737</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6738">6738</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="6739">6739</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6740">6740</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6741">6741</th><td>        <i>// GIR_Coverage, 484,</i></td></tr>
<tr><th id="6742">6742</th><td>        GIR_Done,</td></tr>
<tr><th id="6743">6743</th><td>      <i>// Label 516: @14443</i></td></tr>
<tr><th id="6744">6744</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 517*/</i> <var>14495</var>, <i>// Rule ID 485 //</i></td></tr>
<tr><th id="6745">6745</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6746">6746</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_adds_a_w,</td></tr>
<tr><th id="6747">6747</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6748">6748</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6749">6749</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6750">6750</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="6751">6751</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="6752">6752</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="6753">6753</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4122:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (ADDS_A_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="6754">6754</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDS_A_W,</td></tr>
<tr><th id="6755">6755</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="6756">6756</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6757">6757</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="6758">6758</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6759">6759</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6760">6760</th><td>        <i>// GIR_Coverage, 485,</i></td></tr>
<tr><th id="6761">6761</th><td>        GIR_Done,</td></tr>
<tr><th id="6762">6762</th><td>      <i>// Label 517: @14495</i></td></tr>
<tr><th id="6763">6763</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 518*/</i> <var>14547</var>, <i>// Rule ID 486 //</i></td></tr>
<tr><th id="6764">6764</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6765">6765</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_adds_a_d,</td></tr>
<tr><th id="6766">6766</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6767">6767</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6768">6768</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6769">6769</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="6770">6770</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="6771">6771</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="6772">6772</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4120:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (ADDS_A_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="6773">6773</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDS_A_D,</td></tr>
<tr><th id="6774">6774</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="6775">6775</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6776">6776</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="6777">6777</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6778">6778</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6779">6779</th><td>        <i>// GIR_Coverage, 486,</i></td></tr>
<tr><th id="6780">6780</th><td>        GIR_Done,</td></tr>
<tr><th id="6781">6781</th><td>      <i>// Label 518: @14547</i></td></tr>
<tr><th id="6782">6782</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 519*/</i> <var>14599</var>, <i>// Rule ID 487 //</i></td></tr>
<tr><th id="6783">6783</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6784">6784</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_adds_s_b,</td></tr>
<tr><th id="6785">6785</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6786">6786</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6787">6787</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6788">6788</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="6789">6789</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="6790">6790</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="6791">6791</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4123:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (ADDS_S_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="6792">6792</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDS_S_B,</td></tr>
<tr><th id="6793">6793</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="6794">6794</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6795">6795</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="6796">6796</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6797">6797</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6798">6798</th><td>        <i>// GIR_Coverage, 487,</i></td></tr>
<tr><th id="6799">6799</th><td>        GIR_Done,</td></tr>
<tr><th id="6800">6800</th><td>      <i>// Label 519: @14599</i></td></tr>
<tr><th id="6801">6801</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 520*/</i> <var>14651</var>, <i>// Rule ID 488 //</i></td></tr>
<tr><th id="6802">6802</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6803">6803</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_adds_s_h,</td></tr>
<tr><th id="6804">6804</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6805">6805</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6806">6806</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6807">6807</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="6808">6808</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="6809">6809</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="6810">6810</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4125:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (ADDS_S_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="6811">6811</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDS_S_H,</td></tr>
<tr><th id="6812">6812</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="6813">6813</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6814">6814</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="6815">6815</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6816">6816</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6817">6817</th><td>        <i>// GIR_Coverage, 488,</i></td></tr>
<tr><th id="6818">6818</th><td>        GIR_Done,</td></tr>
<tr><th id="6819">6819</th><td>      <i>// Label 520: @14651</i></td></tr>
<tr><th id="6820">6820</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 521*/</i> <var>14703</var>, <i>// Rule ID 489 //</i></td></tr>
<tr><th id="6821">6821</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6822">6822</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_adds_s_w,</td></tr>
<tr><th id="6823">6823</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6824">6824</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6825">6825</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6826">6826</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="6827">6827</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="6828">6828</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="6829">6829</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4126:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (ADDS_S_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="6830">6830</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDS_S_W,</td></tr>
<tr><th id="6831">6831</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="6832">6832</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6833">6833</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="6834">6834</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6835">6835</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6836">6836</th><td>        <i>// GIR_Coverage, 489,</i></td></tr>
<tr><th id="6837">6837</th><td>        GIR_Done,</td></tr>
<tr><th id="6838">6838</th><td>      <i>// Label 521: @14703</i></td></tr>
<tr><th id="6839">6839</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 522*/</i> <var>14755</var>, <i>// Rule ID 490 //</i></td></tr>
<tr><th id="6840">6840</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6841">6841</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_adds_s_d,</td></tr>
<tr><th id="6842">6842</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6843">6843</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6844">6844</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6845">6845</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="6846">6846</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="6847">6847</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="6848">6848</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4124:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (ADDS_S_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="6849">6849</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDS_S_D,</td></tr>
<tr><th id="6850">6850</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="6851">6851</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6852">6852</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="6853">6853</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6854">6854</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6855">6855</th><td>        <i>// GIR_Coverage, 490,</i></td></tr>
<tr><th id="6856">6856</th><td>        GIR_Done,</td></tr>
<tr><th id="6857">6857</th><td>      <i>// Label 522: @14755</i></td></tr>
<tr><th id="6858">6858</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 523*/</i> <var>14807</var>, <i>// Rule ID 491 //</i></td></tr>
<tr><th id="6859">6859</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6860">6860</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_adds_u_b,</td></tr>
<tr><th id="6861">6861</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6862">6862</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6863">6863</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6864">6864</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="6865">6865</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="6866">6866</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="6867">6867</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4127:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (ADDS_U_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="6868">6868</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDS_U_B,</td></tr>
<tr><th id="6869">6869</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="6870">6870</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6871">6871</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="6872">6872</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6873">6873</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6874">6874</th><td>        <i>// GIR_Coverage, 491,</i></td></tr>
<tr><th id="6875">6875</th><td>        GIR_Done,</td></tr>
<tr><th id="6876">6876</th><td>      <i>// Label 523: @14807</i></td></tr>
<tr><th id="6877">6877</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 524*/</i> <var>14859</var>, <i>// Rule ID 492 //</i></td></tr>
<tr><th id="6878">6878</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6879">6879</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_adds_u_h,</td></tr>
<tr><th id="6880">6880</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6881">6881</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6882">6882</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6883">6883</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="6884">6884</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="6885">6885</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="6886">6886</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4129:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (ADDS_U_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="6887">6887</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDS_U_H,</td></tr>
<tr><th id="6888">6888</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="6889">6889</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6890">6890</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="6891">6891</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6892">6892</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6893">6893</th><td>        <i>// GIR_Coverage, 492,</i></td></tr>
<tr><th id="6894">6894</th><td>        GIR_Done,</td></tr>
<tr><th id="6895">6895</th><td>      <i>// Label 524: @14859</i></td></tr>
<tr><th id="6896">6896</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 525*/</i> <var>14911</var>, <i>// Rule ID 493 //</i></td></tr>
<tr><th id="6897">6897</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6898">6898</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_adds_u_w,</td></tr>
<tr><th id="6899">6899</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6900">6900</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6901">6901</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6902">6902</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="6903">6903</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="6904">6904</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="6905">6905</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4130:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (ADDS_U_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="6906">6906</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDS_U_W,</td></tr>
<tr><th id="6907">6907</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="6908">6908</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6909">6909</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="6910">6910</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6911">6911</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6912">6912</th><td>        <i>// GIR_Coverage, 493,</i></td></tr>
<tr><th id="6913">6913</th><td>        GIR_Done,</td></tr>
<tr><th id="6914">6914</th><td>      <i>// Label 525: @14911</i></td></tr>
<tr><th id="6915">6915</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 526*/</i> <var>14963</var>, <i>// Rule ID 494 //</i></td></tr>
<tr><th id="6916">6916</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6917">6917</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_adds_u_d,</td></tr>
<tr><th id="6918">6918</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6919">6919</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6920">6920</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6921">6921</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="6922">6922</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="6923">6923</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="6924">6924</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4128:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (ADDS_U_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="6925">6925</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDS_U_D,</td></tr>
<tr><th id="6926">6926</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="6927">6927</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6928">6928</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="6929">6929</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6930">6930</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6931">6931</th><td>        <i>// GIR_Coverage, 494,</i></td></tr>
<tr><th id="6932">6932</th><td>        GIR_Done,</td></tr>
<tr><th id="6933">6933</th><td>      <i>// Label 526: @14963</i></td></tr>
<tr><th id="6934">6934</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 527*/</i> <var>15015</var>, <i>// Rule ID 508 //</i></td></tr>
<tr><th id="6935">6935</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6936">6936</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_asub_s_b,</td></tr>
<tr><th id="6937">6937</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6938">6938</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6939">6939</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="6940">6940</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="6941">6941</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="6942">6942</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="6943">6943</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4150:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (ASUB_S_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="6944">6944</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ASUB_S_B,</td></tr>
<tr><th id="6945">6945</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="6946">6946</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6947">6947</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="6948">6948</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6949">6949</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6950">6950</th><td>        <i>// GIR_Coverage, 508,</i></td></tr>
<tr><th id="6951">6951</th><td>        GIR_Done,</td></tr>
<tr><th id="6952">6952</th><td>      <i>// Label 527: @15015</i></td></tr>
<tr><th id="6953">6953</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 528*/</i> <var>15067</var>, <i>// Rule ID 509 //</i></td></tr>
<tr><th id="6954">6954</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6955">6955</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_asub_s_h,</td></tr>
<tr><th id="6956">6956</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6957">6957</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6958">6958</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="6959">6959</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="6960">6960</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="6961">6961</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="6962">6962</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4152:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (ASUB_S_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="6963">6963</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ASUB_S_H,</td></tr>
<tr><th id="6964">6964</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="6965">6965</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6966">6966</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="6967">6967</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6968">6968</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6969">6969</th><td>        <i>// GIR_Coverage, 509,</i></td></tr>
<tr><th id="6970">6970</th><td>        GIR_Done,</td></tr>
<tr><th id="6971">6971</th><td>      <i>// Label 528: @15067</i></td></tr>
<tr><th id="6972">6972</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 529*/</i> <var>15119</var>, <i>// Rule ID 510 //</i></td></tr>
<tr><th id="6973">6973</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6974">6974</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_asub_s_w,</td></tr>
<tr><th id="6975">6975</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6976">6976</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6977">6977</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="6978">6978</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="6979">6979</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="6980">6980</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="6981">6981</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4153:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (ASUB_S_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="6982">6982</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ASUB_S_W,</td></tr>
<tr><th id="6983">6983</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="6984">6984</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="6985">6985</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="6986">6986</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6987">6987</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="6988">6988</th><td>        <i>// GIR_Coverage, 510,</i></td></tr>
<tr><th id="6989">6989</th><td>        GIR_Done,</td></tr>
<tr><th id="6990">6990</th><td>      <i>// Label 529: @15119</i></td></tr>
<tr><th id="6991">6991</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 530*/</i> <var>15171</var>, <i>// Rule ID 511 //</i></td></tr>
<tr><th id="6992">6992</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="6993">6993</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_asub_s_d,</td></tr>
<tr><th id="6994">6994</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6995">6995</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6996">6996</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="6997">6997</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="6998">6998</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="6999">6999</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7000">7000</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4151:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (ASUB_S_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="7001">7001</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ASUB_S_D,</td></tr>
<tr><th id="7002">7002</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7003">7003</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7004">7004</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7005">7005</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7006">7006</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7007">7007</th><td>        <i>// GIR_Coverage, 511,</i></td></tr>
<tr><th id="7008">7008</th><td>        GIR_Done,</td></tr>
<tr><th id="7009">7009</th><td>      <i>// Label 530: @15171</i></td></tr>
<tr><th id="7010">7010</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 531*/</i> <var>15223</var>, <i>// Rule ID 512 //</i></td></tr>
<tr><th id="7011">7011</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7012">7012</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_asub_u_b,</td></tr>
<tr><th id="7013">7013</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7014">7014</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7015">7015</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7016">7016</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="7017">7017</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="7018">7018</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="7019">7019</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4154:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (ASUB_U_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="7020">7020</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ASUB_U_B,</td></tr>
<tr><th id="7021">7021</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7022">7022</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7023">7023</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7024">7024</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7025">7025</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7026">7026</th><td>        <i>// GIR_Coverage, 512,</i></td></tr>
<tr><th id="7027">7027</th><td>        GIR_Done,</td></tr>
<tr><th id="7028">7028</th><td>      <i>// Label 531: @15223</i></td></tr>
<tr><th id="7029">7029</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 532*/</i> <var>15275</var>, <i>// Rule ID 513 //</i></td></tr>
<tr><th id="7030">7030</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7031">7031</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_asub_u_h,</td></tr>
<tr><th id="7032">7032</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7033">7033</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7034">7034</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7035">7035</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7036">7036</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7037">7037</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7038">7038</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4156:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (ASUB_U_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="7039">7039</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ASUB_U_H,</td></tr>
<tr><th id="7040">7040</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7041">7041</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7042">7042</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7043">7043</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7044">7044</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7045">7045</th><td>        <i>// GIR_Coverage, 513,</i></td></tr>
<tr><th id="7046">7046</th><td>        GIR_Done,</td></tr>
<tr><th id="7047">7047</th><td>      <i>// Label 532: @15275</i></td></tr>
<tr><th id="7048">7048</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 533*/</i> <var>15327</var>, <i>// Rule ID 514 //</i></td></tr>
<tr><th id="7049">7049</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7050">7050</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_asub_u_w,</td></tr>
<tr><th id="7051">7051</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7052">7052</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7053">7053</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7054">7054</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7055">7055</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7056">7056</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7057">7057</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4157:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (ASUB_U_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="7058">7058</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ASUB_U_W,</td></tr>
<tr><th id="7059">7059</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7060">7060</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7061">7061</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7062">7062</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7063">7063</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7064">7064</th><td>        <i>// GIR_Coverage, 514,</i></td></tr>
<tr><th id="7065">7065</th><td>        GIR_Done,</td></tr>
<tr><th id="7066">7066</th><td>      <i>// Label 533: @15327</i></td></tr>
<tr><th id="7067">7067</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 534*/</i> <var>15379</var>, <i>// Rule ID 515 //</i></td></tr>
<tr><th id="7068">7068</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7069">7069</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_asub_u_d,</td></tr>
<tr><th id="7070">7070</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7071">7071</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7072">7072</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7073">7073</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7074">7074</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7075">7075</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7076">7076</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4155:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (ASUB_U_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="7077">7077</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ASUB_U_D,</td></tr>
<tr><th id="7078">7078</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7079">7079</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7080">7080</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7081">7081</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7082">7082</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7083">7083</th><td>        <i>// GIR_Coverage, 515,</i></td></tr>
<tr><th id="7084">7084</th><td>        GIR_Done,</td></tr>
<tr><th id="7085">7085</th><td>      <i>// Label 534: @15379</i></td></tr>
<tr><th id="7086">7086</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 535*/</i> <var>15431</var>, <i>// Rule ID 516 //</i></td></tr>
<tr><th id="7087">7087</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7088">7088</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_ave_s_b,</td></tr>
<tr><th id="7089">7089</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7090">7090</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7091">7091</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7092">7092</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="7093">7093</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="7094">7094</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="7095">7095</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4158:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (AVE_S_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="7096">7096</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AVE_S_B,</td></tr>
<tr><th id="7097">7097</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7098">7098</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7099">7099</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7100">7100</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7101">7101</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7102">7102</th><td>        <i>// GIR_Coverage, 516,</i></td></tr>
<tr><th id="7103">7103</th><td>        GIR_Done,</td></tr>
<tr><th id="7104">7104</th><td>      <i>// Label 535: @15431</i></td></tr>
<tr><th id="7105">7105</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 536*/</i> <var>15483</var>, <i>// Rule ID 517 //</i></td></tr>
<tr><th id="7106">7106</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7107">7107</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_ave_s_h,</td></tr>
<tr><th id="7108">7108</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7109">7109</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7110">7110</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7111">7111</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7112">7112</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7113">7113</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7114">7114</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4160:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (AVE_S_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="7115">7115</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AVE_S_H,</td></tr>
<tr><th id="7116">7116</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7117">7117</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7118">7118</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7119">7119</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7120">7120</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7121">7121</th><td>        <i>// GIR_Coverage, 517,</i></td></tr>
<tr><th id="7122">7122</th><td>        GIR_Done,</td></tr>
<tr><th id="7123">7123</th><td>      <i>// Label 536: @15483</i></td></tr>
<tr><th id="7124">7124</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 537*/</i> <var>15535</var>, <i>// Rule ID 518 //</i></td></tr>
<tr><th id="7125">7125</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7126">7126</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_ave_s_w,</td></tr>
<tr><th id="7127">7127</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7128">7128</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7129">7129</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7130">7130</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7131">7131</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7132">7132</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7133">7133</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4161:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (AVE_S_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="7134">7134</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AVE_S_W,</td></tr>
<tr><th id="7135">7135</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7136">7136</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7137">7137</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7138">7138</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7139">7139</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7140">7140</th><td>        <i>// GIR_Coverage, 518,</i></td></tr>
<tr><th id="7141">7141</th><td>        GIR_Done,</td></tr>
<tr><th id="7142">7142</th><td>      <i>// Label 537: @15535</i></td></tr>
<tr><th id="7143">7143</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 538*/</i> <var>15587</var>, <i>// Rule ID 519 //</i></td></tr>
<tr><th id="7144">7144</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7145">7145</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_ave_s_d,</td></tr>
<tr><th id="7146">7146</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7147">7147</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7148">7148</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7149">7149</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7150">7150</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7151">7151</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7152">7152</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4159:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (AVE_S_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="7153">7153</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AVE_S_D,</td></tr>
<tr><th id="7154">7154</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7155">7155</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7156">7156</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7157">7157</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7158">7158</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7159">7159</th><td>        <i>// GIR_Coverage, 519,</i></td></tr>
<tr><th id="7160">7160</th><td>        GIR_Done,</td></tr>
<tr><th id="7161">7161</th><td>      <i>// Label 538: @15587</i></td></tr>
<tr><th id="7162">7162</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 539*/</i> <var>15639</var>, <i>// Rule ID 520 //</i></td></tr>
<tr><th id="7163">7163</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7164">7164</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_ave_u_b,</td></tr>
<tr><th id="7165">7165</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7166">7166</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7167">7167</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7168">7168</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="7169">7169</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="7170">7170</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="7171">7171</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4162:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (AVE_U_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="7172">7172</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AVE_U_B,</td></tr>
<tr><th id="7173">7173</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7174">7174</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7175">7175</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7176">7176</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7177">7177</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7178">7178</th><td>        <i>// GIR_Coverage, 520,</i></td></tr>
<tr><th id="7179">7179</th><td>        GIR_Done,</td></tr>
<tr><th id="7180">7180</th><td>      <i>// Label 539: @15639</i></td></tr>
<tr><th id="7181">7181</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 540*/</i> <var>15691</var>, <i>// Rule ID 521 //</i></td></tr>
<tr><th id="7182">7182</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7183">7183</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_ave_u_h,</td></tr>
<tr><th id="7184">7184</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7185">7185</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7186">7186</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7187">7187</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7188">7188</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7189">7189</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7190">7190</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4164:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (AVE_U_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="7191">7191</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AVE_U_H,</td></tr>
<tr><th id="7192">7192</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7193">7193</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7194">7194</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7195">7195</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7196">7196</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7197">7197</th><td>        <i>// GIR_Coverage, 521,</i></td></tr>
<tr><th id="7198">7198</th><td>        GIR_Done,</td></tr>
<tr><th id="7199">7199</th><td>      <i>// Label 540: @15691</i></td></tr>
<tr><th id="7200">7200</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 541*/</i> <var>15743</var>, <i>// Rule ID 522 //</i></td></tr>
<tr><th id="7201">7201</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7202">7202</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_ave_u_w,</td></tr>
<tr><th id="7203">7203</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7204">7204</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7205">7205</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7206">7206</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7207">7207</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7208">7208</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7209">7209</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4165:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (AVE_U_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="7210">7210</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AVE_U_W,</td></tr>
<tr><th id="7211">7211</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7212">7212</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7213">7213</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7214">7214</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7215">7215</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7216">7216</th><td>        <i>// GIR_Coverage, 522,</i></td></tr>
<tr><th id="7217">7217</th><td>        GIR_Done,</td></tr>
<tr><th id="7218">7218</th><td>      <i>// Label 541: @15743</i></td></tr>
<tr><th id="7219">7219</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 542*/</i> <var>15795</var>, <i>// Rule ID 523 //</i></td></tr>
<tr><th id="7220">7220</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7221">7221</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_ave_u_d,</td></tr>
<tr><th id="7222">7222</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7223">7223</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7224">7224</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7225">7225</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7226">7226</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7227">7227</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7228">7228</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4163:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (AVE_U_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="7229">7229</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AVE_U_D,</td></tr>
<tr><th id="7230">7230</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7231">7231</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7232">7232</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7233">7233</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7234">7234</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7235">7235</th><td>        <i>// GIR_Coverage, 523,</i></td></tr>
<tr><th id="7236">7236</th><td>        GIR_Done,</td></tr>
<tr><th id="7237">7237</th><td>      <i>// Label 542: @15795</i></td></tr>
<tr><th id="7238">7238</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 543*/</i> <var>15847</var>, <i>// Rule ID 524 //</i></td></tr>
<tr><th id="7239">7239</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7240">7240</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_aver_s_b,</td></tr>
<tr><th id="7241">7241</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7242">7242</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7243">7243</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7244">7244</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="7245">7245</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="7246">7246</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="7247">7247</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4166:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (AVER_S_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="7248">7248</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AVER_S_B,</td></tr>
<tr><th id="7249">7249</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7250">7250</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7251">7251</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7252">7252</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7253">7253</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7254">7254</th><td>        <i>// GIR_Coverage, 524,</i></td></tr>
<tr><th id="7255">7255</th><td>        GIR_Done,</td></tr>
<tr><th id="7256">7256</th><td>      <i>// Label 543: @15847</i></td></tr>
<tr><th id="7257">7257</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 544*/</i> <var>15899</var>, <i>// Rule ID 525 //</i></td></tr>
<tr><th id="7258">7258</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7259">7259</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_aver_s_h,</td></tr>
<tr><th id="7260">7260</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7261">7261</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7262">7262</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7263">7263</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7264">7264</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7265">7265</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7266">7266</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4168:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (AVER_S_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="7267">7267</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AVER_S_H,</td></tr>
<tr><th id="7268">7268</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7269">7269</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7270">7270</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7271">7271</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7272">7272</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7273">7273</th><td>        <i>// GIR_Coverage, 525,</i></td></tr>
<tr><th id="7274">7274</th><td>        GIR_Done,</td></tr>
<tr><th id="7275">7275</th><td>      <i>// Label 544: @15899</i></td></tr>
<tr><th id="7276">7276</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 545*/</i> <var>15951</var>, <i>// Rule ID 526 //</i></td></tr>
<tr><th id="7277">7277</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7278">7278</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_aver_s_w,</td></tr>
<tr><th id="7279">7279</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7280">7280</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7281">7281</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7282">7282</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7283">7283</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7284">7284</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7285">7285</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4169:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (AVER_S_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="7286">7286</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AVER_S_W,</td></tr>
<tr><th id="7287">7287</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7288">7288</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7289">7289</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7290">7290</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7291">7291</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7292">7292</th><td>        <i>// GIR_Coverage, 526,</i></td></tr>
<tr><th id="7293">7293</th><td>        GIR_Done,</td></tr>
<tr><th id="7294">7294</th><td>      <i>// Label 545: @15951</i></td></tr>
<tr><th id="7295">7295</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 546*/</i> <var>16003</var>, <i>// Rule ID 527 //</i></td></tr>
<tr><th id="7296">7296</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7297">7297</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_aver_s_d,</td></tr>
<tr><th id="7298">7298</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7299">7299</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7300">7300</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7301">7301</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7302">7302</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7303">7303</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7304">7304</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4167:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (AVER_S_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="7305">7305</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AVER_S_D,</td></tr>
<tr><th id="7306">7306</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7307">7307</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7308">7308</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7309">7309</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7310">7310</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7311">7311</th><td>        <i>// GIR_Coverage, 527,</i></td></tr>
<tr><th id="7312">7312</th><td>        GIR_Done,</td></tr>
<tr><th id="7313">7313</th><td>      <i>// Label 546: @16003</i></td></tr>
<tr><th id="7314">7314</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 547*/</i> <var>16055</var>, <i>// Rule ID 528 //</i></td></tr>
<tr><th id="7315">7315</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7316">7316</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_aver_u_b,</td></tr>
<tr><th id="7317">7317</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7318">7318</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7319">7319</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7320">7320</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="7321">7321</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="7322">7322</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="7323">7323</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4170:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (AVER_U_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="7324">7324</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AVER_U_B,</td></tr>
<tr><th id="7325">7325</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7326">7326</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7327">7327</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7328">7328</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7329">7329</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7330">7330</th><td>        <i>// GIR_Coverage, 528,</i></td></tr>
<tr><th id="7331">7331</th><td>        GIR_Done,</td></tr>
<tr><th id="7332">7332</th><td>      <i>// Label 547: @16055</i></td></tr>
<tr><th id="7333">7333</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 548*/</i> <var>16107</var>, <i>// Rule ID 529 //</i></td></tr>
<tr><th id="7334">7334</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7335">7335</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_aver_u_h,</td></tr>
<tr><th id="7336">7336</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7337">7337</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7338">7338</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7339">7339</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7340">7340</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7341">7341</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7342">7342</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4172:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (AVER_U_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="7343">7343</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AVER_U_H,</td></tr>
<tr><th id="7344">7344</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7345">7345</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7346">7346</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7347">7347</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7348">7348</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7349">7349</th><td>        <i>// GIR_Coverage, 529,</i></td></tr>
<tr><th id="7350">7350</th><td>        GIR_Done,</td></tr>
<tr><th id="7351">7351</th><td>      <i>// Label 548: @16107</i></td></tr>
<tr><th id="7352">7352</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 549*/</i> <var>16159</var>, <i>// Rule ID 530 //</i></td></tr>
<tr><th id="7353">7353</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7354">7354</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_aver_u_w,</td></tr>
<tr><th id="7355">7355</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7356">7356</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7357">7357</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7358">7358</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7359">7359</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7360">7360</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7361">7361</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4173:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (AVER_U_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="7362">7362</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AVER_U_W,</td></tr>
<tr><th id="7363">7363</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7364">7364</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7365">7365</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7366">7366</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7367">7367</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7368">7368</th><td>        <i>// GIR_Coverage, 530,</i></td></tr>
<tr><th id="7369">7369</th><td>        GIR_Done,</td></tr>
<tr><th id="7370">7370</th><td>      <i>// Label 549: @16159</i></td></tr>
<tr><th id="7371">7371</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 550*/</i> <var>16211</var>, <i>// Rule ID 531 //</i></td></tr>
<tr><th id="7372">7372</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7373">7373</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_aver_u_d,</td></tr>
<tr><th id="7374">7374</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7375">7375</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7376">7376</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7377">7377</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7378">7378</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7379">7379</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7380">7380</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4171:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (AVER_U_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="7381">7381</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::AVER_U_D,</td></tr>
<tr><th id="7382">7382</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7383">7383</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7384">7384</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7385">7385</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7386">7386</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7387">7387</th><td>        <i>// GIR_Coverage, 531,</i></td></tr>
<tr><th id="7388">7388</th><td>        GIR_Done,</td></tr>
<tr><th id="7389">7389</th><td>      <i>// Label 550: @16211</i></td></tr>
<tr><th id="7390">7390</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 551*/</i> <var>16263</var>, <i>// Rule ID 640 //</i></td></tr>
<tr><th id="7391">7391</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7392">7392</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_dotp_s_h,</td></tr>
<tr><th id="7393">7393</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7394">7394</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7395">7395</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7396">7396</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7397">7397</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="7398">7398</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="7399">7399</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4305:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (DOTP_S_H:{ *:[v8i16] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="7400">7400</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DOTP_S_H,</td></tr>
<tr><th id="7401">7401</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7402">7402</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7403">7403</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7404">7404</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7405">7405</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7406">7406</th><td>        <i>// GIR_Coverage, 640,</i></td></tr>
<tr><th id="7407">7407</th><td>        GIR_Done,</td></tr>
<tr><th id="7408">7408</th><td>      <i>// Label 551: @16263</i></td></tr>
<tr><th id="7409">7409</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 552*/</i> <var>16315</var>, <i>// Rule ID 641 //</i></td></tr>
<tr><th id="7410">7410</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7411">7411</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_dotp_s_w,</td></tr>
<tr><th id="7412">7412</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7413">7413</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7414">7414</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7415">7415</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7416">7416</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7417">7417</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7418">7418</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4306:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (DOTP_S_W:{ *:[v4i32] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="7419">7419</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DOTP_S_W,</td></tr>
<tr><th id="7420">7420</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7421">7421</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7422">7422</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7423">7423</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7424">7424</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7425">7425</th><td>        <i>// GIR_Coverage, 641,</i></td></tr>
<tr><th id="7426">7426</th><td>        GIR_Done,</td></tr>
<tr><th id="7427">7427</th><td>      <i>// Label 552: @16315</i></td></tr>
<tr><th id="7428">7428</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 553*/</i> <var>16367</var>, <i>// Rule ID 642 //</i></td></tr>
<tr><th id="7429">7429</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7430">7430</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_dotp_s_d,</td></tr>
<tr><th id="7431">7431</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7432">7432</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7433">7433</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7434">7434</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7435">7435</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7436">7436</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7437">7437</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4304:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (DOTP_S_D:{ *:[v2i64] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="7438">7438</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DOTP_S_D,</td></tr>
<tr><th id="7439">7439</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7440">7440</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7441">7441</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7442">7442</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7443">7443</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7444">7444</th><td>        <i>// GIR_Coverage, 642,</i></td></tr>
<tr><th id="7445">7445</th><td>        GIR_Done,</td></tr>
<tr><th id="7446">7446</th><td>      <i>// Label 553: @16367</i></td></tr>
<tr><th id="7447">7447</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 554*/</i> <var>16419</var>, <i>// Rule ID 643 //</i></td></tr>
<tr><th id="7448">7448</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7449">7449</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_dotp_u_h,</td></tr>
<tr><th id="7450">7450</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7451">7451</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7452">7452</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="7453">7453</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7454">7454</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="7455">7455</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="7456">7456</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4308:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (DOTP_U_H:{ *:[v8i16] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="7457">7457</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DOTP_U_H,</td></tr>
<tr><th id="7458">7458</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7459">7459</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7460">7460</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7461">7461</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7462">7462</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7463">7463</th><td>        <i>// GIR_Coverage, 643,</i></td></tr>
<tr><th id="7464">7464</th><td>        GIR_Done,</td></tr>
<tr><th id="7465">7465</th><td>      <i>// Label 554: @16419</i></td></tr>
<tr><th id="7466">7466</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 555*/</i> <var>16471</var>, <i>// Rule ID 644 //</i></td></tr>
<tr><th id="7467">7467</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7468">7468</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_dotp_u_w,</td></tr>
<tr><th id="7469">7469</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7470">7470</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7471">7471</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7472">7472</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7473">7473</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7474">7474</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7475">7475</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4309:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (DOTP_U_W:{ *:[v4i32] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="7476">7476</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DOTP_U_W,</td></tr>
<tr><th id="7477">7477</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7478">7478</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7479">7479</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7480">7480</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7481">7481</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7482">7482</th><td>        <i>// GIR_Coverage, 644,</i></td></tr>
<tr><th id="7483">7483</th><td>        GIR_Done,</td></tr>
<tr><th id="7484">7484</th><td>      <i>// Label 555: @16471</i></td></tr>
<tr><th id="7485">7485</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 556*/</i> <var>16523</var>, <i>// Rule ID 645 //</i></td></tr>
<tr><th id="7486">7486</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7487">7487</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_dotp_u_d,</td></tr>
<tr><th id="7488">7488</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7489">7489</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7490">7490</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7491">7491</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7492">7492</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7493">7493</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7494">7494</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4307:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (DOTP_U_D:{ *:[v2i64] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="7495">7495</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DOTP_U_D,</td></tr>
<tr><th id="7496">7496</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7497">7497</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7498">7498</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7499">7499</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7500">7500</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7501">7501</th><td>        <i>// GIR_Coverage, 645,</i></td></tr>
<tr><th id="7502">7502</th><td>        GIR_Done,</td></tr>
<tr><th id="7503">7503</th><td>      <i>// Label 556: @16523</i></td></tr>
<tr><th id="7504">7504</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 557*/</i> <var>16575</var>, <i>// Rule ID 660 //</i></td></tr>
<tr><th id="7505">7505</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7506">7506</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fcaf_w,</td></tr>
<tr><th id="7507">7507</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7508">7508</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7509">7509</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7510">7510</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7511">7511</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7512">7512</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7513">7513</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4347:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FCAF_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="7514">7514</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FCAF_W,</td></tr>
<tr><th id="7515">7515</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7516">7516</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7517">7517</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7518">7518</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7519">7519</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7520">7520</th><td>        <i>// GIR_Coverage, 660,</i></td></tr>
<tr><th id="7521">7521</th><td>        GIR_Done,</td></tr>
<tr><th id="7522">7522</th><td>      <i>// Label 557: @16575</i></td></tr>
<tr><th id="7523">7523</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 558*/</i> <var>16627</var>, <i>// Rule ID 661 //</i></td></tr>
<tr><th id="7524">7524</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7525">7525</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fcaf_d,</td></tr>
<tr><th id="7526">7526</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7527">7527</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7528">7528</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7529">7529</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7530">7530</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7531">7531</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7532">7532</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4346:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FCAF_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="7533">7533</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FCAF_D,</td></tr>
<tr><th id="7534">7534</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7535">7535</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7536">7536</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7537">7537</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7538">7538</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7539">7539</th><td>        <i>// GIR_Coverage, 661,</i></td></tr>
<tr><th id="7540">7540</th><td>        GIR_Done,</td></tr>
<tr><th id="7541">7541</th><td>      <i>// Label 558: @16627</i></td></tr>
<tr><th id="7542">7542</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 559*/</i> <var>16679</var>, <i>// Rule ID 686 //</i></td></tr>
<tr><th id="7543">7543</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7544">7544</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fexdo_h,</td></tr>
<tr><th id="7545">7545</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="7546">7546</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7547">7547</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7548">7548</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="7549">7549</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7550">7550</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7551">7551</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8f16] } 4372:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FEXDO_H:{ *:[v8f16] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="7552">7552</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FEXDO_H,</td></tr>
<tr><th id="7553">7553</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7554">7554</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7555">7555</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7556">7556</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7557">7557</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7558">7558</th><td>        <i>// GIR_Coverage, 686,</i></td></tr>
<tr><th id="7559">7559</th><td>        GIR_Done,</td></tr>
<tr><th id="7560">7560</th><td>      <i>// Label 559: @16679</i></td></tr>
<tr><th id="7561">7561</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 560*/</i> <var>16731</var>, <i>// Rule ID 687 //</i></td></tr>
<tr><th id="7562">7562</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7563">7563</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fexdo_w,</td></tr>
<tr><th id="7564">7564</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7565">7565</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7566">7566</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7567">7567</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7568">7568</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7569">7569</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7570">7570</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 4373:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FEXDO_W:{ *:[v4f32] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="7571">7571</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FEXDO_W,</td></tr>
<tr><th id="7572">7572</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7573">7573</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7574">7574</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7575">7575</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7576">7576</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7577">7577</th><td>        <i>// GIR_Coverage, 687,</i></td></tr>
<tr><th id="7578">7578</th><td>        GIR_Done,</td></tr>
<tr><th id="7579">7579</th><td>      <i>// Label 560: @16731</i></td></tr>
<tr><th id="7580">7580</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 561*/</i> <var>16783</var>, <i>// Rule ID 714 //</i></td></tr>
<tr><th id="7581">7581</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7582">7582</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fmax_w,</td></tr>
<tr><th id="7583">7583</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7584">7584</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7585">7585</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7586">7586</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7587">7587</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7588">7588</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7589">7589</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 4399:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FMAX_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="7590">7590</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMAX_W,</td></tr>
<tr><th id="7591">7591</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7592">7592</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7593">7593</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7594">7594</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7595">7595</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7596">7596</th><td>        <i>// GIR_Coverage, 714,</i></td></tr>
<tr><th id="7597">7597</th><td>        GIR_Done,</td></tr>
<tr><th id="7598">7598</th><td>      <i>// Label 561: @16783</i></td></tr>
<tr><th id="7599">7599</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 562*/</i> <var>16835</var>, <i>// Rule ID 715 //</i></td></tr>
<tr><th id="7600">7600</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7601">7601</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fmax_d,</td></tr>
<tr><th id="7602">7602</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7603">7603</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7604">7604</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7605">7605</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7606">7606</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7607">7607</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7608">7608</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2f64] } 4398:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FMAX_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="7609">7609</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMAX_D,</td></tr>
<tr><th id="7610">7610</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7611">7611</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7612">7612</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7613">7613</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7614">7614</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7615">7615</th><td>        <i>// GIR_Coverage, 715,</i></td></tr>
<tr><th id="7616">7616</th><td>        GIR_Done,</td></tr>
<tr><th id="7617">7617</th><td>      <i>// Label 562: @16835</i></td></tr>
<tr><th id="7618">7618</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 563*/</i> <var>16887</var>, <i>// Rule ID 716 //</i></td></tr>
<tr><th id="7619">7619</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7620">7620</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fmax_a_w,</td></tr>
<tr><th id="7621">7621</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7622">7622</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7623">7623</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7624">7624</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7625">7625</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7626">7626</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7627">7627</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 4397:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FMAX_A_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="7628">7628</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMAX_A_W,</td></tr>
<tr><th id="7629">7629</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7630">7630</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7631">7631</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7632">7632</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7633">7633</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7634">7634</th><td>        <i>// GIR_Coverage, 716,</i></td></tr>
<tr><th id="7635">7635</th><td>        GIR_Done,</td></tr>
<tr><th id="7636">7636</th><td>      <i>// Label 563: @16887</i></td></tr>
<tr><th id="7637">7637</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 564*/</i> <var>16939</var>, <i>// Rule ID 717 //</i></td></tr>
<tr><th id="7638">7638</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7639">7639</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fmax_a_d,</td></tr>
<tr><th id="7640">7640</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7641">7641</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7642">7642</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7643">7643</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7644">7644</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7645">7645</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7646">7646</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2f64] } 4396:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FMAX_A_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="7647">7647</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMAX_A_D,</td></tr>
<tr><th id="7648">7648</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7649">7649</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7650">7650</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7651">7651</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7652">7652</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7653">7653</th><td>        <i>// GIR_Coverage, 717,</i></td></tr>
<tr><th id="7654">7654</th><td>        GIR_Done,</td></tr>
<tr><th id="7655">7655</th><td>      <i>// Label 564: @16939</i></td></tr>
<tr><th id="7656">7656</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 565*/</i> <var>16991</var>, <i>// Rule ID 718 //</i></td></tr>
<tr><th id="7657">7657</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7658">7658</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fmin_w,</td></tr>
<tr><th id="7659">7659</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7660">7660</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7661">7661</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7662">7662</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7663">7663</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7664">7664</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7665">7665</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 4403:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FMIN_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="7666">7666</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMIN_W,</td></tr>
<tr><th id="7667">7667</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7668">7668</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7669">7669</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7670">7670</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7671">7671</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7672">7672</th><td>        <i>// GIR_Coverage, 718,</i></td></tr>
<tr><th id="7673">7673</th><td>        GIR_Done,</td></tr>
<tr><th id="7674">7674</th><td>      <i>// Label 565: @16991</i></td></tr>
<tr><th id="7675">7675</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 566*/</i> <var>17043</var>, <i>// Rule ID 719 //</i></td></tr>
<tr><th id="7676">7676</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7677">7677</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fmin_d,</td></tr>
<tr><th id="7678">7678</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7679">7679</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7680">7680</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7681">7681</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7682">7682</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7683">7683</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7684">7684</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2f64] } 4402:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FMIN_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="7685">7685</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMIN_D,</td></tr>
<tr><th id="7686">7686</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7687">7687</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7688">7688</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7689">7689</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7690">7690</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7691">7691</th><td>        <i>// GIR_Coverage, 719,</i></td></tr>
<tr><th id="7692">7692</th><td>        GIR_Done,</td></tr>
<tr><th id="7693">7693</th><td>      <i>// Label 566: @17043</i></td></tr>
<tr><th id="7694">7694</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 567*/</i> <var>17095</var>, <i>// Rule ID 720 //</i></td></tr>
<tr><th id="7695">7695</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7696">7696</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fmin_a_w,</td></tr>
<tr><th id="7697">7697</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7698">7698</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7699">7699</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7700">7700</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7701">7701</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7702">7702</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7703">7703</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4f32] } 4401:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FMIN_A_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="7704">7704</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMIN_A_W,</td></tr>
<tr><th id="7705">7705</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7706">7706</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7707">7707</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7708">7708</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7709">7709</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7710">7710</th><td>        <i>// GIR_Coverage, 720,</i></td></tr>
<tr><th id="7711">7711</th><td>        GIR_Done,</td></tr>
<tr><th id="7712">7712</th><td>      <i>// Label 567: @17095</i></td></tr>
<tr><th id="7713">7713</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 568*/</i> <var>17147</var>, <i>// Rule ID 721 //</i></td></tr>
<tr><th id="7714">7714</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7715">7715</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fmin_a_d,</td></tr>
<tr><th id="7716">7716</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7717">7717</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7718">7718</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7719">7719</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7720">7720</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7721">7721</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7722">7722</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2f64] } 4400:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FMIN_A_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="7723">7723</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMIN_A_D,</td></tr>
<tr><th id="7724">7724</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7725">7725</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7726">7726</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7727">7727</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7728">7728</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7729">7729</th><td>        <i>// GIR_Coverage, 721,</i></td></tr>
<tr><th id="7730">7730</th><td>        GIR_Done,</td></tr>
<tr><th id="7731">7731</th><td>      <i>// Label 568: @17147</i></td></tr>
<tr><th id="7732">7732</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 569*/</i> <var>17199</var>, <i>// Rule ID 732 //</i></td></tr>
<tr><th id="7733">7733</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7734">7734</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fsaf_w,</td></tr>
<tr><th id="7735">7735</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7736">7736</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7737">7737</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7738">7738</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7739">7739</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7740">7740</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7741">7741</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4415:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FSAF_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="7742">7742</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSAF_W,</td></tr>
<tr><th id="7743">7743</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7744">7744</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7745">7745</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7746">7746</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7747">7747</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7748">7748</th><td>        <i>// GIR_Coverage, 732,</i></td></tr>
<tr><th id="7749">7749</th><td>        GIR_Done,</td></tr>
<tr><th id="7750">7750</th><td>      <i>// Label 569: @17199</i></td></tr>
<tr><th id="7751">7751</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 570*/</i> <var>17251</var>, <i>// Rule ID 733 //</i></td></tr>
<tr><th id="7752">7752</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7753">7753</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fsaf_d,</td></tr>
<tr><th id="7754">7754</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7755">7755</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7756">7756</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7757">7757</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7758">7758</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7759">7759</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7760">7760</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4414:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FSAF_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="7761">7761</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSAF_D,</td></tr>
<tr><th id="7762">7762</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7763">7763</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7764">7764</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7765">7765</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7766">7766</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7767">7767</th><td>        <i>// GIR_Coverage, 733,</i></td></tr>
<tr><th id="7768">7768</th><td>        GIR_Done,</td></tr>
<tr><th id="7769">7769</th><td>      <i>// Label 570: @17251</i></td></tr>
<tr><th id="7770">7770</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 571*/</i> <var>17303</var>, <i>// Rule ID 734 //</i></td></tr>
<tr><th id="7771">7771</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7772">7772</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fseq_w,</td></tr>
<tr><th id="7773">7773</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7774">7774</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7775">7775</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7776">7776</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7777">7777</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7778">7778</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7779">7779</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4417:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FSEQ_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="7780">7780</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSEQ_W,</td></tr>
<tr><th id="7781">7781</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7782">7782</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7783">7783</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7784">7784</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7785">7785</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7786">7786</th><td>        <i>// GIR_Coverage, 734,</i></td></tr>
<tr><th id="7787">7787</th><td>        GIR_Done,</td></tr>
<tr><th id="7788">7788</th><td>      <i>// Label 571: @17303</i></td></tr>
<tr><th id="7789">7789</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 572*/</i> <var>17355</var>, <i>// Rule ID 735 //</i></td></tr>
<tr><th id="7790">7790</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7791">7791</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fseq_d,</td></tr>
<tr><th id="7792">7792</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7793">7793</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7794">7794</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7795">7795</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7796">7796</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7797">7797</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7798">7798</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4416:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FSEQ_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="7799">7799</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSEQ_D,</td></tr>
<tr><th id="7800">7800</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7801">7801</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7802">7802</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7803">7803</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7804">7804</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7805">7805</th><td>        <i>// GIR_Coverage, 735,</i></td></tr>
<tr><th id="7806">7806</th><td>        GIR_Done,</td></tr>
<tr><th id="7807">7807</th><td>      <i>// Label 572: @17355</i></td></tr>
<tr><th id="7808">7808</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 573*/</i> <var>17407</var>, <i>// Rule ID 736 //</i></td></tr>
<tr><th id="7809">7809</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7810">7810</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fsle_w,</td></tr>
<tr><th id="7811">7811</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7812">7812</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7813">7813</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7814">7814</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7815">7815</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7816">7816</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7817">7817</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4419:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FSLE_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="7818">7818</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSLE_W,</td></tr>
<tr><th id="7819">7819</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7820">7820</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7821">7821</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7822">7822</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7823">7823</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7824">7824</th><td>        <i>// GIR_Coverage, 736,</i></td></tr>
<tr><th id="7825">7825</th><td>        GIR_Done,</td></tr>
<tr><th id="7826">7826</th><td>      <i>// Label 573: @17407</i></td></tr>
<tr><th id="7827">7827</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 574*/</i> <var>17459</var>, <i>// Rule ID 737 //</i></td></tr>
<tr><th id="7828">7828</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7829">7829</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fsle_d,</td></tr>
<tr><th id="7830">7830</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7831">7831</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7832">7832</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7833">7833</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7834">7834</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7835">7835</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7836">7836</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4418:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FSLE_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="7837">7837</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSLE_D,</td></tr>
<tr><th id="7838">7838</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7839">7839</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7840">7840</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7841">7841</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7842">7842</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7843">7843</th><td>        <i>// GIR_Coverage, 737,</i></td></tr>
<tr><th id="7844">7844</th><td>        GIR_Done,</td></tr>
<tr><th id="7845">7845</th><td>      <i>// Label 574: @17459</i></td></tr>
<tr><th id="7846">7846</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 575*/</i> <var>17511</var>, <i>// Rule ID 738 //</i></td></tr>
<tr><th id="7847">7847</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7848">7848</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fslt_w,</td></tr>
<tr><th id="7849">7849</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7850">7850</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7851">7851</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7852">7852</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7853">7853</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7854">7854</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7855">7855</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4421:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FSLT_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="7856">7856</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSLT_W,</td></tr>
<tr><th id="7857">7857</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7858">7858</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7859">7859</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7860">7860</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7861">7861</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7862">7862</th><td>        <i>// GIR_Coverage, 738,</i></td></tr>
<tr><th id="7863">7863</th><td>        GIR_Done,</td></tr>
<tr><th id="7864">7864</th><td>      <i>// Label 575: @17511</i></td></tr>
<tr><th id="7865">7865</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 576*/</i> <var>17563</var>, <i>// Rule ID 739 //</i></td></tr>
<tr><th id="7866">7866</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7867">7867</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fslt_d,</td></tr>
<tr><th id="7868">7868</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7869">7869</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7870">7870</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7871">7871</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7872">7872</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7873">7873</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7874">7874</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4420:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FSLT_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="7875">7875</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSLT_D,</td></tr>
<tr><th id="7876">7876</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7877">7877</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7878">7878</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7879">7879</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7880">7880</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7881">7881</th><td>        <i>// GIR_Coverage, 739,</i></td></tr>
<tr><th id="7882">7882</th><td>        GIR_Done,</td></tr>
<tr><th id="7883">7883</th><td>      <i>// Label 576: @17563</i></td></tr>
<tr><th id="7884">7884</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 577*/</i> <var>17615</var>, <i>// Rule ID 740 //</i></td></tr>
<tr><th id="7885">7885</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7886">7886</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fsne_w,</td></tr>
<tr><th id="7887">7887</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7888">7888</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7889">7889</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7890">7890</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7891">7891</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7892">7892</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7893">7893</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4423:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FSNE_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="7894">7894</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSNE_W,</td></tr>
<tr><th id="7895">7895</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7896">7896</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7897">7897</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7898">7898</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7899">7899</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7900">7900</th><td>        <i>// GIR_Coverage, 740,</i></td></tr>
<tr><th id="7901">7901</th><td>        GIR_Done,</td></tr>
<tr><th id="7902">7902</th><td>      <i>// Label 577: @17615</i></td></tr>
<tr><th id="7903">7903</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 578*/</i> <var>17667</var>, <i>// Rule ID 741 //</i></td></tr>
<tr><th id="7904">7904</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7905">7905</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fsne_d,</td></tr>
<tr><th id="7906">7906</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7907">7907</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7908">7908</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7909">7909</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7910">7910</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7911">7911</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7912">7912</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4422:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FSNE_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="7913">7913</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSNE_D,</td></tr>
<tr><th id="7914">7914</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7915">7915</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7916">7916</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7917">7917</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7918">7918</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7919">7919</th><td>        <i>// GIR_Coverage, 741,</i></td></tr>
<tr><th id="7920">7920</th><td>        GIR_Done,</td></tr>
<tr><th id="7921">7921</th><td>      <i>// Label 578: @17667</i></td></tr>
<tr><th id="7922">7922</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 579*/</i> <var>17719</var>, <i>// Rule ID 742 //</i></td></tr>
<tr><th id="7923">7923</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7924">7924</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fsor_w,</td></tr>
<tr><th id="7925">7925</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7926">7926</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7927">7927</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7928">7928</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7929">7929</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7930">7930</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7931">7931</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4425:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FSOR_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="7932">7932</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSOR_W,</td></tr>
<tr><th id="7933">7933</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7934">7934</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7935">7935</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7936">7936</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7937">7937</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7938">7938</th><td>        <i>// GIR_Coverage, 742,</i></td></tr>
<tr><th id="7939">7939</th><td>        GIR_Done,</td></tr>
<tr><th id="7940">7940</th><td>      <i>// Label 579: @17719</i></td></tr>
<tr><th id="7941">7941</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 580*/</i> <var>17771</var>, <i>// Rule ID 743 //</i></td></tr>
<tr><th id="7942">7942</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7943">7943</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fsor_d,</td></tr>
<tr><th id="7944">7944</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7945">7945</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7946">7946</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7947">7947</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7948">7948</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7949">7949</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7950">7950</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4424:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FSOR_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="7951">7951</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSOR_D,</td></tr>
<tr><th id="7952">7952</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7953">7953</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7954">7954</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7955">7955</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7956">7956</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7957">7957</th><td>        <i>// GIR_Coverage, 743,</i></td></tr>
<tr><th id="7958">7958</th><td>        GIR_Done,</td></tr>
<tr><th id="7959">7959</th><td>      <i>// Label 580: @17771</i></td></tr>
<tr><th id="7960">7960</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 581*/</i> <var>17823</var>, <i>// Rule ID 748 //</i></td></tr>
<tr><th id="7961">7961</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7962">7962</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fsueq_w,</td></tr>
<tr><th id="7963">7963</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7964">7964</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7965">7965</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="7966">7966</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7967">7967</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7968">7968</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="7969">7969</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4431:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FSUEQ_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="7970">7970</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSUEQ_W,</td></tr>
<tr><th id="7971">7971</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7972">7972</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7973">7973</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7974">7974</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7975">7975</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7976">7976</th><td>        <i>// GIR_Coverage, 748,</i></td></tr>
<tr><th id="7977">7977</th><td>        GIR_Done,</td></tr>
<tr><th id="7978">7978</th><td>      <i>// Label 581: @17823</i></td></tr>
<tr><th id="7979">7979</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 582*/</i> <var>17875</var>, <i>// Rule ID 749 //</i></td></tr>
<tr><th id="7980">7980</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="7981">7981</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fsueq_d,</td></tr>
<tr><th id="7982">7982</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7983">7983</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7984">7984</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="7985">7985</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7986">7986</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7987">7987</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="7988">7988</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4430:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FSUEQ_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="7989">7989</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSUEQ_D,</td></tr>
<tr><th id="7990">7990</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="7991">7991</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="7992">7992</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="7993">7993</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7994">7994</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="7995">7995</th><td>        <i>// GIR_Coverage, 749,</i></td></tr>
<tr><th id="7996">7996</th><td>        GIR_Done,</td></tr>
<tr><th id="7997">7997</th><td>      <i>// Label 582: @17875</i></td></tr>
<tr><th id="7998">7998</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 583*/</i> <var>17927</var>, <i>// Rule ID 750 //</i></td></tr>
<tr><th id="7999">7999</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8000">8000</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fsule_w,</td></tr>
<tr><th id="8001">8001</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8002">8002</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8003">8003</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8004">8004</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8005">8005</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8006">8006</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8007">8007</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4433:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FSULE_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="8008">8008</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSULE_W,</td></tr>
<tr><th id="8009">8009</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8010">8010</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8011">8011</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8012">8012</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8013">8013</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8014">8014</th><td>        <i>// GIR_Coverage, 750,</i></td></tr>
<tr><th id="8015">8015</th><td>        GIR_Done,</td></tr>
<tr><th id="8016">8016</th><td>      <i>// Label 583: @17927</i></td></tr>
<tr><th id="8017">8017</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 584*/</i> <var>17979</var>, <i>// Rule ID 751 //</i></td></tr>
<tr><th id="8018">8018</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8019">8019</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fsule_d,</td></tr>
<tr><th id="8020">8020</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8021">8021</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8022">8022</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8023">8023</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8024">8024</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8025">8025</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8026">8026</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4432:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FSULE_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="8027">8027</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSULE_D,</td></tr>
<tr><th id="8028">8028</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8029">8029</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8030">8030</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8031">8031</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8032">8032</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8033">8033</th><td>        <i>// GIR_Coverage, 751,</i></td></tr>
<tr><th id="8034">8034</th><td>        GIR_Done,</td></tr>
<tr><th id="8035">8035</th><td>      <i>// Label 584: @17979</i></td></tr>
<tr><th id="8036">8036</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 585*/</i> <var>18031</var>, <i>// Rule ID 752 //</i></td></tr>
<tr><th id="8037">8037</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8038">8038</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fsult_w,</td></tr>
<tr><th id="8039">8039</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8040">8040</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8041">8041</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8042">8042</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8043">8043</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8044">8044</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8045">8045</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4435:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FSULT_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="8046">8046</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSULT_W,</td></tr>
<tr><th id="8047">8047</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8048">8048</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8049">8049</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8050">8050</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8051">8051</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8052">8052</th><td>        <i>// GIR_Coverage, 752,</i></td></tr>
<tr><th id="8053">8053</th><td>        GIR_Done,</td></tr>
<tr><th id="8054">8054</th><td>      <i>// Label 585: @18031</i></td></tr>
<tr><th id="8055">8055</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 586*/</i> <var>18083</var>, <i>// Rule ID 753 //</i></td></tr>
<tr><th id="8056">8056</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8057">8057</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fsult_d,</td></tr>
<tr><th id="8058">8058</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8059">8059</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8060">8060</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8061">8061</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8062">8062</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8063">8063</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8064">8064</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4434:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FSULT_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="8065">8065</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSULT_D,</td></tr>
<tr><th id="8066">8066</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8067">8067</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8068">8068</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8069">8069</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8070">8070</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8071">8071</th><td>        <i>// GIR_Coverage, 753,</i></td></tr>
<tr><th id="8072">8072</th><td>        GIR_Done,</td></tr>
<tr><th id="8073">8073</th><td>      <i>// Label 586: @18083</i></td></tr>
<tr><th id="8074">8074</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 587*/</i> <var>18135</var>, <i>// Rule ID 754 //</i></td></tr>
<tr><th id="8075">8075</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8076">8076</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fsun_w,</td></tr>
<tr><th id="8077">8077</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8078">8078</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8079">8079</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8080">8080</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8081">8081</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8082">8082</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8083">8083</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4437:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FSUN_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="8084">8084</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSUN_W,</td></tr>
<tr><th id="8085">8085</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8086">8086</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8087">8087</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8088">8088</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8089">8089</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8090">8090</th><td>        <i>// GIR_Coverage, 754,</i></td></tr>
<tr><th id="8091">8091</th><td>        GIR_Done,</td></tr>
<tr><th id="8092">8092</th><td>      <i>// Label 587: @18135</i></td></tr>
<tr><th id="8093">8093</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 588*/</i> <var>18187</var>, <i>// Rule ID 755 //</i></td></tr>
<tr><th id="8094">8094</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8095">8095</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fsun_d,</td></tr>
<tr><th id="8096">8096</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8097">8097</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8098">8098</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8099">8099</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8100">8100</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8101">8101</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8102">8102</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4436:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FSUN_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="8103">8103</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSUN_D,</td></tr>
<tr><th id="8104">8104</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8105">8105</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8106">8106</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8107">8107</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8108">8108</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8109">8109</th><td>        <i>// GIR_Coverage, 755,</i></td></tr>
<tr><th id="8110">8110</th><td>        GIR_Done,</td></tr>
<tr><th id="8111">8111</th><td>      <i>// Label 588: @18187</i></td></tr>
<tr><th id="8112">8112</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 589*/</i> <var>18239</var>, <i>// Rule ID 756 //</i></td></tr>
<tr><th id="8113">8113</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8114">8114</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fsune_w,</td></tr>
<tr><th id="8115">8115</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8116">8116</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8117">8117</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8118">8118</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8119">8119</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8120">8120</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8121">8121</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4439:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FSUNE_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="8122">8122</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSUNE_W,</td></tr>
<tr><th id="8123">8123</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8124">8124</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8125">8125</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8126">8126</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8127">8127</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8128">8128</th><td>        <i>// GIR_Coverage, 756,</i></td></tr>
<tr><th id="8129">8129</th><td>        GIR_Done,</td></tr>
<tr><th id="8130">8130</th><td>      <i>// Label 589: @18239</i></td></tr>
<tr><th id="8131">8131</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 590*/</i> <var>18291</var>, <i>// Rule ID 757 //</i></td></tr>
<tr><th id="8132">8132</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8133">8133</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_fsune_d,</td></tr>
<tr><th id="8134">8134</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8135">8135</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8136">8136</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8137">8137</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8138">8138</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8139">8139</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8140">8140</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4438:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FSUNE_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="8141">8141</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSUNE_D,</td></tr>
<tr><th id="8142">8142</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8143">8143</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8144">8144</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8145">8145</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8146">8146</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8147">8147</th><td>        <i>// GIR_Coverage, 757,</i></td></tr>
<tr><th id="8148">8148</th><td>        GIR_Done,</td></tr>
<tr><th id="8149">8149</th><td>      <i>// Label 590: @18291</i></td></tr>
<tr><th id="8150">8150</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 591*/</i> <var>18343</var>, <i>// Rule ID 762 //</i></td></tr>
<tr><th id="8151">8151</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8152">8152</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_ftq_h,</td></tr>
<tr><th id="8153">8153</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8154">8154</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8155">8155</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8156">8156</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8157">8157</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8158">8158</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8159">8159</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4444:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FTQ_H:{ *:[v8i16] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="8160">8160</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FTQ_H,</td></tr>
<tr><th id="8161">8161</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8162">8162</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8163">8163</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8164">8164</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8165">8165</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8166">8166</th><td>        <i>// GIR_Coverage, 762,</i></td></tr>
<tr><th id="8167">8167</th><td>        GIR_Done,</td></tr>
<tr><th id="8168">8168</th><td>      <i>// Label 591: @18343</i></td></tr>
<tr><th id="8169">8169</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 592*/</i> <var>18395</var>, <i>// Rule ID 763 //</i></td></tr>
<tr><th id="8170">8170</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8171">8171</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_ftq_w,</td></tr>
<tr><th id="8172">8172</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8173">8173</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8174">8174</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8175">8175</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8176">8176</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8177">8177</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8178">8178</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4445:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FTQ_W:{ *:[v4i32] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="8179">8179</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FTQ_W,</td></tr>
<tr><th id="8180">8180</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8181">8181</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8182">8182</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8183">8183</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8184">8184</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8185">8185</th><td>        <i>// GIR_Coverage, 763,</i></td></tr>
<tr><th id="8186">8186</th><td>        GIR_Done,</td></tr>
<tr><th id="8187">8187</th><td>      <i>// Label 592: @18395</i></td></tr>
<tr><th id="8188">8188</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 593*/</i> <var>18447</var>, <i>// Rule ID 768 //</i></td></tr>
<tr><th id="8189">8189</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8190">8190</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_hadd_s_h,</td></tr>
<tr><th id="8191">8191</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8192">8192</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8193">8193</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8194">8194</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8195">8195</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8196">8196</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8197">8197</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4451:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (HADD_S_H:{ *:[v8i16] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="8198">8198</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::HADD_S_H,</td></tr>
<tr><th id="8199">8199</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8200">8200</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8201">8201</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8202">8202</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8203">8203</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8204">8204</th><td>        <i>// GIR_Coverage, 768,</i></td></tr>
<tr><th id="8205">8205</th><td>        GIR_Done,</td></tr>
<tr><th id="8206">8206</th><td>      <i>// Label 593: @18447</i></td></tr>
<tr><th id="8207">8207</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 594*/</i> <var>18499</var>, <i>// Rule ID 769 //</i></td></tr>
<tr><th id="8208">8208</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8209">8209</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_hadd_s_w,</td></tr>
<tr><th id="8210">8210</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8211">8211</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8212">8212</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8213">8213</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8214">8214</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8215">8215</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8216">8216</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4452:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (HADD_S_W:{ *:[v4i32] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="8217">8217</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::HADD_S_W,</td></tr>
<tr><th id="8218">8218</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8219">8219</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8220">8220</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8221">8221</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8222">8222</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8223">8223</th><td>        <i>// GIR_Coverage, 769,</i></td></tr>
<tr><th id="8224">8224</th><td>        GIR_Done,</td></tr>
<tr><th id="8225">8225</th><td>      <i>// Label 594: @18499</i></td></tr>
<tr><th id="8226">8226</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 595*/</i> <var>18551</var>, <i>// Rule ID 770 //</i></td></tr>
<tr><th id="8227">8227</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8228">8228</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_hadd_s_d,</td></tr>
<tr><th id="8229">8229</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8230">8230</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8231">8231</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8232">8232</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8233">8233</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8234">8234</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8235">8235</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4450:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (HADD_S_D:{ *:[v2i64] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="8236">8236</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::HADD_S_D,</td></tr>
<tr><th id="8237">8237</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8238">8238</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8239">8239</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8240">8240</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8241">8241</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8242">8242</th><td>        <i>// GIR_Coverage, 770,</i></td></tr>
<tr><th id="8243">8243</th><td>        GIR_Done,</td></tr>
<tr><th id="8244">8244</th><td>      <i>// Label 595: @18551</i></td></tr>
<tr><th id="8245">8245</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 596*/</i> <var>18603</var>, <i>// Rule ID 771 //</i></td></tr>
<tr><th id="8246">8246</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8247">8247</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_hadd_u_h,</td></tr>
<tr><th id="8248">8248</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8249">8249</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8250">8250</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8251">8251</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8252">8252</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8253">8253</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8254">8254</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4454:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (HADD_U_H:{ *:[v8i16] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="8255">8255</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::HADD_U_H,</td></tr>
<tr><th id="8256">8256</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8257">8257</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8258">8258</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8259">8259</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8260">8260</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8261">8261</th><td>        <i>// GIR_Coverage, 771,</i></td></tr>
<tr><th id="8262">8262</th><td>        GIR_Done,</td></tr>
<tr><th id="8263">8263</th><td>      <i>// Label 596: @18603</i></td></tr>
<tr><th id="8264">8264</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 597*/</i> <var>18655</var>, <i>// Rule ID 772 //</i></td></tr>
<tr><th id="8265">8265</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8266">8266</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_hadd_u_w,</td></tr>
<tr><th id="8267">8267</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8268">8268</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8269">8269</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8270">8270</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8271">8271</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8272">8272</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8273">8273</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4455:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (HADD_U_W:{ *:[v4i32] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="8274">8274</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::HADD_U_W,</td></tr>
<tr><th id="8275">8275</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8276">8276</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8277">8277</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8278">8278</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8279">8279</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8280">8280</th><td>        <i>// GIR_Coverage, 772,</i></td></tr>
<tr><th id="8281">8281</th><td>        GIR_Done,</td></tr>
<tr><th id="8282">8282</th><td>      <i>// Label 597: @18655</i></td></tr>
<tr><th id="8283">8283</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 598*/</i> <var>18707</var>, <i>// Rule ID 773 //</i></td></tr>
<tr><th id="8284">8284</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8285">8285</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_hadd_u_d,</td></tr>
<tr><th id="8286">8286</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8287">8287</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8288">8288</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8289">8289</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8290">8290</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8291">8291</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8292">8292</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4453:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (HADD_U_D:{ *:[v2i64] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="8293">8293</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::HADD_U_D,</td></tr>
<tr><th id="8294">8294</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8295">8295</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8296">8296</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8297">8297</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8298">8298</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8299">8299</th><td>        <i>// GIR_Coverage, 773,</i></td></tr>
<tr><th id="8300">8300</th><td>        GIR_Done,</td></tr>
<tr><th id="8301">8301</th><td>      <i>// Label 598: @18707</i></td></tr>
<tr><th id="8302">8302</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 599*/</i> <var>18759</var>, <i>// Rule ID 774 //</i></td></tr>
<tr><th id="8303">8303</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8304">8304</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_hsub_s_h,</td></tr>
<tr><th id="8305">8305</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8306">8306</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8307">8307</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8308">8308</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8309">8309</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8310">8310</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8311">8311</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4457:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (HSUB_S_H:{ *:[v8i16] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="8312">8312</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::HSUB_S_H,</td></tr>
<tr><th id="8313">8313</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8314">8314</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8315">8315</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8316">8316</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8317">8317</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8318">8318</th><td>        <i>// GIR_Coverage, 774,</i></td></tr>
<tr><th id="8319">8319</th><td>        GIR_Done,</td></tr>
<tr><th id="8320">8320</th><td>      <i>// Label 599: @18759</i></td></tr>
<tr><th id="8321">8321</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 600*/</i> <var>18811</var>, <i>// Rule ID 775 //</i></td></tr>
<tr><th id="8322">8322</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8323">8323</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_hsub_s_w,</td></tr>
<tr><th id="8324">8324</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8325">8325</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8326">8326</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8327">8327</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8328">8328</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8329">8329</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8330">8330</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4458:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (HSUB_S_W:{ *:[v4i32] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="8331">8331</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::HSUB_S_W,</td></tr>
<tr><th id="8332">8332</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8333">8333</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8334">8334</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8335">8335</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8336">8336</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8337">8337</th><td>        <i>// GIR_Coverage, 775,</i></td></tr>
<tr><th id="8338">8338</th><td>        GIR_Done,</td></tr>
<tr><th id="8339">8339</th><td>      <i>// Label 600: @18811</i></td></tr>
<tr><th id="8340">8340</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 601*/</i> <var>18863</var>, <i>// Rule ID 776 //</i></td></tr>
<tr><th id="8341">8341</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8342">8342</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_hsub_s_d,</td></tr>
<tr><th id="8343">8343</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8344">8344</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8345">8345</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8346">8346</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8347">8347</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8348">8348</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8349">8349</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4456:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (HSUB_S_D:{ *:[v2i64] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="8350">8350</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::HSUB_S_D,</td></tr>
<tr><th id="8351">8351</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8352">8352</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8353">8353</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8354">8354</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8355">8355</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8356">8356</th><td>        <i>// GIR_Coverage, 776,</i></td></tr>
<tr><th id="8357">8357</th><td>        GIR_Done,</td></tr>
<tr><th id="8358">8358</th><td>      <i>// Label 601: @18863</i></td></tr>
<tr><th id="8359">8359</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 602*/</i> <var>18915</var>, <i>// Rule ID 777 //</i></td></tr>
<tr><th id="8360">8360</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8361">8361</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_hsub_u_h,</td></tr>
<tr><th id="8362">8362</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8363">8363</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8364">8364</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8365">8365</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8366">8366</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8367">8367</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8368">8368</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4460:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (HSUB_U_H:{ *:[v8i16] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="8369">8369</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::HSUB_U_H,</td></tr>
<tr><th id="8370">8370</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8371">8371</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8372">8372</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8373">8373</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8374">8374</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8375">8375</th><td>        <i>// GIR_Coverage, 777,</i></td></tr>
<tr><th id="8376">8376</th><td>        GIR_Done,</td></tr>
<tr><th id="8377">8377</th><td>      <i>// Label 602: @18915</i></td></tr>
<tr><th id="8378">8378</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 603*/</i> <var>18967</var>, <i>// Rule ID 778 //</i></td></tr>
<tr><th id="8379">8379</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8380">8380</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_hsub_u_w,</td></tr>
<tr><th id="8381">8381</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8382">8382</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8383">8383</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8384">8384</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8385">8385</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8386">8386</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8387">8387</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4461:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (HSUB_U_W:{ *:[v4i32] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="8388">8388</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::HSUB_U_W,</td></tr>
<tr><th id="8389">8389</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8390">8390</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8391">8391</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8392">8392</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8393">8393</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8394">8394</th><td>        <i>// GIR_Coverage, 778,</i></td></tr>
<tr><th id="8395">8395</th><td>        GIR_Done,</td></tr>
<tr><th id="8396">8396</th><td>      <i>// Label 603: @18967</i></td></tr>
<tr><th id="8397">8397</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 604*/</i> <var>19019</var>, <i>// Rule ID 779 //</i></td></tr>
<tr><th id="8398">8398</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8399">8399</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_hsub_u_d,</td></tr>
<tr><th id="8400">8400</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8401">8401</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8402">8402</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8403">8403</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8404">8404</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8405">8405</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8406">8406</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4459:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (HSUB_U_D:{ *:[v2i64] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="8407">8407</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::HSUB_U_D,</td></tr>
<tr><th id="8408">8408</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8409">8409</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8410">8410</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8411">8411</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8412">8412</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8413">8413</th><td>        <i>// GIR_Coverage, 779,</i></td></tr>
<tr><th id="8414">8414</th><td>        GIR_Done,</td></tr>
<tr><th id="8415">8415</th><td>      <i>// Label 604: @19019</i></td></tr>
<tr><th id="8416">8416</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 605*/</i> <var>19071</var>, <i>// Rule ID 832 //</i></td></tr>
<tr><th id="8417">8417</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8418">8418</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_max_a_b,</td></tr>
<tr><th id="8419">8419</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8420">8420</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8421">8421</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8422">8422</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8423">8423</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8424">8424</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8425">8425</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4515:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (MAX_A_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="8426">8426</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MAX_A_B,</td></tr>
<tr><th id="8427">8427</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8428">8428</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8429">8429</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8430">8430</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8431">8431</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8432">8432</th><td>        <i>// GIR_Coverage, 832,</i></td></tr>
<tr><th id="8433">8433</th><td>        GIR_Done,</td></tr>
<tr><th id="8434">8434</th><td>      <i>// Label 605: @19071</i></td></tr>
<tr><th id="8435">8435</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 606*/</i> <var>19123</var>, <i>// Rule ID 833 //</i></td></tr>
<tr><th id="8436">8436</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8437">8437</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_max_a_h,</td></tr>
<tr><th id="8438">8438</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8439">8439</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8440">8440</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8441">8441</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8442">8442</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8443">8443</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8444">8444</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4517:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (MAX_A_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="8445">8445</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MAX_A_H,</td></tr>
<tr><th id="8446">8446</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8447">8447</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8448">8448</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8449">8449</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8450">8450</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8451">8451</th><td>        <i>// GIR_Coverage, 833,</i></td></tr>
<tr><th id="8452">8452</th><td>        GIR_Done,</td></tr>
<tr><th id="8453">8453</th><td>      <i>// Label 606: @19123</i></td></tr>
<tr><th id="8454">8454</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 607*/</i> <var>19175</var>, <i>// Rule ID 834 //</i></td></tr>
<tr><th id="8455">8455</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8456">8456</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_max_a_w,</td></tr>
<tr><th id="8457">8457</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8458">8458</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8459">8459</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8460">8460</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8461">8461</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8462">8462</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8463">8463</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4518:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (MAX_A_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="8464">8464</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MAX_A_W,</td></tr>
<tr><th id="8465">8465</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8466">8466</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8467">8467</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8468">8468</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8469">8469</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8470">8470</th><td>        <i>// GIR_Coverage, 834,</i></td></tr>
<tr><th id="8471">8471</th><td>        GIR_Done,</td></tr>
<tr><th id="8472">8472</th><td>      <i>// Label 607: @19175</i></td></tr>
<tr><th id="8473">8473</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 608*/</i> <var>19227</var>, <i>// Rule ID 835 //</i></td></tr>
<tr><th id="8474">8474</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8475">8475</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_max_a_d,</td></tr>
<tr><th id="8476">8476</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8477">8477</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8478">8478</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8479">8479</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8480">8480</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8481">8481</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8482">8482</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4516:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (MAX_A_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="8483">8483</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MAX_A_D,</td></tr>
<tr><th id="8484">8484</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8485">8485</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8486">8486</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8487">8487</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8488">8488</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8489">8489</th><td>        <i>// GIR_Coverage, 835,</i></td></tr>
<tr><th id="8490">8490</th><td>        GIR_Done,</td></tr>
<tr><th id="8491">8491</th><td>      <i>// Label 608: @19227</i></td></tr>
<tr><th id="8492">8492</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 609*/</i> <var>19279</var>, <i>// Rule ID 852 //</i></td></tr>
<tr><th id="8493">8493</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8494">8494</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_min_a_b,</td></tr>
<tr><th id="8495">8495</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8496">8496</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8497">8497</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8498">8498</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8499">8499</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8500">8500</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8501">8501</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4535:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (MIN_A_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="8502">8502</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MIN_A_B,</td></tr>
<tr><th id="8503">8503</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8504">8504</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8505">8505</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8506">8506</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8507">8507</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8508">8508</th><td>        <i>// GIR_Coverage, 852,</i></td></tr>
<tr><th id="8509">8509</th><td>        GIR_Done,</td></tr>
<tr><th id="8510">8510</th><td>      <i>// Label 609: @19279</i></td></tr>
<tr><th id="8511">8511</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 610*/</i> <var>19331</var>, <i>// Rule ID 853 //</i></td></tr>
<tr><th id="8512">8512</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8513">8513</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_min_a_h,</td></tr>
<tr><th id="8514">8514</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8515">8515</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8516">8516</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8517">8517</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8518">8518</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8519">8519</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8520">8520</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4537:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (MIN_A_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="8521">8521</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MIN_A_H,</td></tr>
<tr><th id="8522">8522</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8523">8523</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8524">8524</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8525">8525</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8526">8526</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8527">8527</th><td>        <i>// GIR_Coverage, 853,</i></td></tr>
<tr><th id="8528">8528</th><td>        GIR_Done,</td></tr>
<tr><th id="8529">8529</th><td>      <i>// Label 610: @19331</i></td></tr>
<tr><th id="8530">8530</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 611*/</i> <var>19383</var>, <i>// Rule ID 854 //</i></td></tr>
<tr><th id="8531">8531</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8532">8532</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_min_a_w,</td></tr>
<tr><th id="8533">8533</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8534">8534</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8535">8535</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8536">8536</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8537">8537</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8538">8538</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8539">8539</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4538:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (MIN_A_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="8540">8540</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MIN_A_W,</td></tr>
<tr><th id="8541">8541</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8542">8542</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8543">8543</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8544">8544</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8545">8545</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8546">8546</th><td>        <i>// GIR_Coverage, 854,</i></td></tr>
<tr><th id="8547">8547</th><td>        GIR_Done,</td></tr>
<tr><th id="8548">8548</th><td>      <i>// Label 611: @19383</i></td></tr>
<tr><th id="8549">8549</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 612*/</i> <var>19435</var>, <i>// Rule ID 855 //</i></td></tr>
<tr><th id="8550">8550</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8551">8551</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_min_a_d,</td></tr>
<tr><th id="8552">8552</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8553">8553</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8554">8554</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8555">8555</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8556">8556</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8557">8557</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8558">8558</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4536:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (MIN_A_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="8559">8559</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MIN_A_D,</td></tr>
<tr><th id="8560">8560</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8561">8561</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8562">8562</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8563">8563</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8564">8564</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8565">8565</th><td>        <i>// GIR_Coverage, 855,</i></td></tr>
<tr><th id="8566">8566</th><td>        GIR_Done,</td></tr>
<tr><th id="8567">8567</th><td>      <i>// Label 612: @19435</i></td></tr>
<tr><th id="8568">8568</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 613*/</i> <var>19487</var>, <i>// Rule ID 888 //</i></td></tr>
<tr><th id="8569">8569</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8570">8570</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_mul_q_h,</td></tr>
<tr><th id="8571">8571</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8572">8572</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8573">8573</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8574">8574</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8575">8575</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8576">8576</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8577">8577</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4577:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (MUL_Q_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="8578">8578</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MUL_Q_H,</td></tr>
<tr><th id="8579">8579</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8580">8580</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8581">8581</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8582">8582</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8583">8583</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8584">8584</th><td>        <i>// GIR_Coverage, 888,</i></td></tr>
<tr><th id="8585">8585</th><td>        GIR_Done,</td></tr>
<tr><th id="8586">8586</th><td>      <i>// Label 613: @19487</i></td></tr>
<tr><th id="8587">8587</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 614*/</i> <var>19539</var>, <i>// Rule ID 889 //</i></td></tr>
<tr><th id="8588">8588</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8589">8589</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_mul_q_w,</td></tr>
<tr><th id="8590">8590</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8591">8591</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8592">8592</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8593">8593</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8594">8594</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8595">8595</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8596">8596</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4578:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (MUL_Q_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="8597">8597</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MUL_Q_W,</td></tr>
<tr><th id="8598">8598</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8599">8599</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8600">8600</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8601">8601</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8602">8602</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8603">8603</th><td>        <i>// GIR_Coverage, 889,</i></td></tr>
<tr><th id="8604">8604</th><td>        GIR_Done,</td></tr>
<tr><th id="8605">8605</th><td>      <i>// Label 614: @19539</i></td></tr>
<tr><th id="8606">8606</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 615*/</i> <var>19591</var>, <i>// Rule ID 890 //</i></td></tr>
<tr><th id="8607">8607</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8608">8608</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_mulr_q_h,</td></tr>
<tr><th id="8609">8609</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8610">8610</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8611">8611</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8612">8612</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8613">8613</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8614">8614</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8615">8615</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4588:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (MULR_Q_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="8616">8616</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULR_Q_H,</td></tr>
<tr><th id="8617">8617</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8618">8618</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8619">8619</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8620">8620</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8621">8621</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8622">8622</th><td>        <i>// GIR_Coverage, 890,</i></td></tr>
<tr><th id="8623">8623</th><td>        GIR_Done,</td></tr>
<tr><th id="8624">8624</th><td>      <i>// Label 615: @19591</i></td></tr>
<tr><th id="8625">8625</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 616*/</i> <var>19643</var>, <i>// Rule ID 891 //</i></td></tr>
<tr><th id="8626">8626</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8627">8627</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_mulr_q_w,</td></tr>
<tr><th id="8628">8628</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8629">8629</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8630">8630</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8631">8631</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8632">8632</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8633">8633</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8634">8634</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4589:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (MULR_Q_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="8635">8635</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULR_Q_W,</td></tr>
<tr><th id="8636">8636</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8637">8637</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8638">8638</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8639">8639</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8640">8640</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8641">8641</th><td>        <i>// GIR_Coverage, 891,</i></td></tr>
<tr><th id="8642">8642</th><td>        GIR_Done,</td></tr>
<tr><th id="8643">8643</th><td>      <i>// Label 616: @19643</i></td></tr>
<tr><th id="8644">8644</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 617*/</i> <var>19695</var>, <i>// Rule ID 969 //</i></td></tr>
<tr><th id="8645">8645</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8646">8646</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_srar_b,</td></tr>
<tr><th id="8647">8647</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8648">8648</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8649">8649</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8650">8650</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8651">8651</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8652">8652</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8653">8653</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4702:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (SRAR_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="8654">8654</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRAR_B,</td></tr>
<tr><th id="8655">8655</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8656">8656</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8657">8657</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8658">8658</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8659">8659</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8660">8660</th><td>        <i>// GIR_Coverage, 969,</i></td></tr>
<tr><th id="8661">8661</th><td>        GIR_Done,</td></tr>
<tr><th id="8662">8662</th><td>      <i>// Label 617: @19695</i></td></tr>
<tr><th id="8663">8663</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 618*/</i> <var>19747</var>, <i>// Rule ID 970 //</i></td></tr>
<tr><th id="8664">8664</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8665">8665</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_srar_h,</td></tr>
<tr><th id="8666">8666</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8667">8667</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8668">8668</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8669">8669</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8670">8670</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8671">8671</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8672">8672</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4704:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (SRAR_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="8673">8673</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRAR_H,</td></tr>
<tr><th id="8674">8674</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8675">8675</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8676">8676</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8677">8677</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8678">8678</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8679">8679</th><td>        <i>// GIR_Coverage, 970,</i></td></tr>
<tr><th id="8680">8680</th><td>        GIR_Done,</td></tr>
<tr><th id="8681">8681</th><td>      <i>// Label 618: @19747</i></td></tr>
<tr><th id="8682">8682</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 619*/</i> <var>19799</var>, <i>// Rule ID 971 //</i></td></tr>
<tr><th id="8683">8683</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8684">8684</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_srar_w,</td></tr>
<tr><th id="8685">8685</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8686">8686</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8687">8687</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8688">8688</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8689">8689</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8690">8690</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8691">8691</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4705:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (SRAR_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="8692">8692</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRAR_W,</td></tr>
<tr><th id="8693">8693</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8694">8694</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8695">8695</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8696">8696</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8697">8697</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8698">8698</th><td>        <i>// GIR_Coverage, 971,</i></td></tr>
<tr><th id="8699">8699</th><td>        GIR_Done,</td></tr>
<tr><th id="8700">8700</th><td>      <i>// Label 619: @19799</i></td></tr>
<tr><th id="8701">8701</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 620*/</i> <var>19851</var>, <i>// Rule ID 972 //</i></td></tr>
<tr><th id="8702">8702</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8703">8703</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_srar_d,</td></tr>
<tr><th id="8704">8704</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8705">8705</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8706">8706</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8707">8707</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8708">8708</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8709">8709</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8710">8710</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4703:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (SRAR_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="8711">8711</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRAR_D,</td></tr>
<tr><th id="8712">8712</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8713">8713</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8714">8714</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8715">8715</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8716">8716</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8717">8717</th><td>        <i>// GIR_Coverage, 972,</i></td></tr>
<tr><th id="8718">8718</th><td>        GIR_Done,</td></tr>
<tr><th id="8719">8719</th><td>      <i>// Label 620: @19851</i></td></tr>
<tr><th id="8720">8720</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 621*/</i> <var>19903</var>, <i>// Rule ID 985 //</i></td></tr>
<tr><th id="8721">8721</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8722">8722</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_srlr_b,</td></tr>
<tr><th id="8723">8723</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8724">8724</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8725">8725</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8726">8726</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8727">8727</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8728">8728</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8729">8729</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4718:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (SRLR_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="8730">8730</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRLR_B,</td></tr>
<tr><th id="8731">8731</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8732">8732</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8733">8733</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8734">8734</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8735">8735</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8736">8736</th><td>        <i>// GIR_Coverage, 985,</i></td></tr>
<tr><th id="8737">8737</th><td>        GIR_Done,</td></tr>
<tr><th id="8738">8738</th><td>      <i>// Label 621: @19903</i></td></tr>
<tr><th id="8739">8739</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 622*/</i> <var>19955</var>, <i>// Rule ID 986 //</i></td></tr>
<tr><th id="8740">8740</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8741">8741</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_srlr_h,</td></tr>
<tr><th id="8742">8742</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8743">8743</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8744">8744</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8745">8745</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8746">8746</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8747">8747</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8748">8748</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4720:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (SRLR_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="8749">8749</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRLR_H,</td></tr>
<tr><th id="8750">8750</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8751">8751</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8752">8752</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8753">8753</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8754">8754</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8755">8755</th><td>        <i>// GIR_Coverage, 986,</i></td></tr>
<tr><th id="8756">8756</th><td>        GIR_Done,</td></tr>
<tr><th id="8757">8757</th><td>      <i>// Label 622: @19955</i></td></tr>
<tr><th id="8758">8758</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 623*/</i> <var>20007</var>, <i>// Rule ID 987 //</i></td></tr>
<tr><th id="8759">8759</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8760">8760</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_srlr_w,</td></tr>
<tr><th id="8761">8761</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8762">8762</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8763">8763</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8764">8764</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8765">8765</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8766">8766</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8767">8767</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4721:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (SRLR_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="8768">8768</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRLR_W,</td></tr>
<tr><th id="8769">8769</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8770">8770</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8771">8771</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8772">8772</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8773">8773</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8774">8774</th><td>        <i>// GIR_Coverage, 987,</i></td></tr>
<tr><th id="8775">8775</th><td>        GIR_Done,</td></tr>
<tr><th id="8776">8776</th><td>      <i>// Label 623: @20007</i></td></tr>
<tr><th id="8777">8777</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 624*/</i> <var>20059</var>, <i>// Rule ID 988 //</i></td></tr>
<tr><th id="8778">8778</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8779">8779</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_srlr_d,</td></tr>
<tr><th id="8780">8780</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8781">8781</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8782">8782</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8783">8783</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8784">8784</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8785">8785</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8786">8786</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4719:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (SRLR_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="8787">8787</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRLR_D,</td></tr>
<tr><th id="8788">8788</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8789">8789</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8790">8790</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8791">8791</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8792">8792</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8793">8793</th><td>        <i>// GIR_Coverage, 988,</i></td></tr>
<tr><th id="8794">8794</th><td>        GIR_Done,</td></tr>
<tr><th id="8795">8795</th><td>      <i>// Label 624: @20059</i></td></tr>
<tr><th id="8796">8796</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 625*/</i> <var>20111</var>, <i>// Rule ID 997 //</i></td></tr>
<tr><th id="8797">8797</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8798">8798</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subs_s_b,</td></tr>
<tr><th id="8799">8799</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8800">8800</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8801">8801</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8802">8802</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8803">8803</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8804">8804</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8805">8805</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4739:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (SUBS_S_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="8806">8806</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBS_S_B,</td></tr>
<tr><th id="8807">8807</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8808">8808</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8809">8809</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8810">8810</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8811">8811</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8812">8812</th><td>        <i>// GIR_Coverage, 997,</i></td></tr>
<tr><th id="8813">8813</th><td>        GIR_Done,</td></tr>
<tr><th id="8814">8814</th><td>      <i>// Label 625: @20111</i></td></tr>
<tr><th id="8815">8815</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 626*/</i> <var>20163</var>, <i>// Rule ID 998 //</i></td></tr>
<tr><th id="8816">8816</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8817">8817</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subs_s_h,</td></tr>
<tr><th id="8818">8818</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8819">8819</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8820">8820</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8821">8821</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8822">8822</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8823">8823</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8824">8824</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4741:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (SUBS_S_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="8825">8825</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBS_S_H,</td></tr>
<tr><th id="8826">8826</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8827">8827</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8828">8828</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8829">8829</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8830">8830</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8831">8831</th><td>        <i>// GIR_Coverage, 998,</i></td></tr>
<tr><th id="8832">8832</th><td>        GIR_Done,</td></tr>
<tr><th id="8833">8833</th><td>      <i>// Label 626: @20163</i></td></tr>
<tr><th id="8834">8834</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 627*/</i> <var>20215</var>, <i>// Rule ID 999 //</i></td></tr>
<tr><th id="8835">8835</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8836">8836</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subs_s_w,</td></tr>
<tr><th id="8837">8837</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8838">8838</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8839">8839</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8840">8840</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8841">8841</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8842">8842</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8843">8843</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4742:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (SUBS_S_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="8844">8844</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBS_S_W,</td></tr>
<tr><th id="8845">8845</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8846">8846</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8847">8847</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8848">8848</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8849">8849</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8850">8850</th><td>        <i>// GIR_Coverage, 999,</i></td></tr>
<tr><th id="8851">8851</th><td>        GIR_Done,</td></tr>
<tr><th id="8852">8852</th><td>      <i>// Label 627: @20215</i></td></tr>
<tr><th id="8853">8853</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 628*/</i> <var>20267</var>, <i>// Rule ID 1000 //</i></td></tr>
<tr><th id="8854">8854</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8855">8855</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subs_s_d,</td></tr>
<tr><th id="8856">8856</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8857">8857</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8858">8858</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8859">8859</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8860">8860</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8861">8861</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8862">8862</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4740:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (SUBS_S_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="8863">8863</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBS_S_D,</td></tr>
<tr><th id="8864">8864</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8865">8865</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8866">8866</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8867">8867</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8868">8868</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8869">8869</th><td>        <i>// GIR_Coverage, 1000,</i></td></tr>
<tr><th id="8870">8870</th><td>        GIR_Done,</td></tr>
<tr><th id="8871">8871</th><td>      <i>// Label 628: @20267</i></td></tr>
<tr><th id="8872">8872</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 629*/</i> <var>20319</var>, <i>// Rule ID 1001 //</i></td></tr>
<tr><th id="8873">8873</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8874">8874</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subs_u_b,</td></tr>
<tr><th id="8875">8875</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8876">8876</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8877">8877</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8878">8878</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8879">8879</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8880">8880</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8881">8881</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4743:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (SUBS_U_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="8882">8882</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBS_U_B,</td></tr>
<tr><th id="8883">8883</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8884">8884</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8885">8885</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8886">8886</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8887">8887</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8888">8888</th><td>        <i>// GIR_Coverage, 1001,</i></td></tr>
<tr><th id="8889">8889</th><td>        GIR_Done,</td></tr>
<tr><th id="8890">8890</th><td>      <i>// Label 629: @20319</i></td></tr>
<tr><th id="8891">8891</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 630*/</i> <var>20371</var>, <i>// Rule ID 1002 //</i></td></tr>
<tr><th id="8892">8892</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8893">8893</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subs_u_h,</td></tr>
<tr><th id="8894">8894</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8895">8895</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8896">8896</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8897">8897</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8898">8898</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8899">8899</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8900">8900</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4745:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (SUBS_U_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="8901">8901</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBS_U_H,</td></tr>
<tr><th id="8902">8902</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8903">8903</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8904">8904</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8905">8905</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8906">8906</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8907">8907</th><td>        <i>// GIR_Coverage, 1002,</i></td></tr>
<tr><th id="8908">8908</th><td>        GIR_Done,</td></tr>
<tr><th id="8909">8909</th><td>      <i>// Label 630: @20371</i></td></tr>
<tr><th id="8910">8910</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 631*/</i> <var>20423</var>, <i>// Rule ID 1003 //</i></td></tr>
<tr><th id="8911">8911</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8912">8912</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subs_u_w,</td></tr>
<tr><th id="8913">8913</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8914">8914</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8915">8915</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8916">8916</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8917">8917</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8918">8918</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8919">8919</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4746:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (SUBS_U_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="8920">8920</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBS_U_W,</td></tr>
<tr><th id="8921">8921</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8922">8922</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8923">8923</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8924">8924</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8925">8925</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8926">8926</th><td>        <i>// GIR_Coverage, 1003,</i></td></tr>
<tr><th id="8927">8927</th><td>        GIR_Done,</td></tr>
<tr><th id="8928">8928</th><td>      <i>// Label 631: @20423</i></td></tr>
<tr><th id="8929">8929</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 632*/</i> <var>20475</var>, <i>// Rule ID 1004 //</i></td></tr>
<tr><th id="8930">8930</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8931">8931</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subs_u_d,</td></tr>
<tr><th id="8932">8932</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8933">8933</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8934">8934</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="8935">8935</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8936">8936</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8937">8937</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="8938">8938</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4744:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (SUBS_U_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="8939">8939</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBS_U_D,</td></tr>
<tr><th id="8940">8940</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8941">8941</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8942">8942</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8943">8943</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8944">8944</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8945">8945</th><td>        <i>// GIR_Coverage, 1004,</i></td></tr>
<tr><th id="8946">8946</th><td>        GIR_Done,</td></tr>
<tr><th id="8947">8947</th><td>      <i>// Label 632: @20475</i></td></tr>
<tr><th id="8948">8948</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 633*/</i> <var>20527</var>, <i>// Rule ID 1005 //</i></td></tr>
<tr><th id="8949">8949</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8950">8950</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subsus_u_b,</td></tr>
<tr><th id="8951">8951</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8952">8952</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8953">8953</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="8954">8954</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8955">8955</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8956">8956</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="8957">8957</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4747:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (SUBSUS_U_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="8958">8958</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBSUS_U_B,</td></tr>
<tr><th id="8959">8959</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8960">8960</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8961">8961</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8962">8962</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8963">8963</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8964">8964</th><td>        <i>// GIR_Coverage, 1005,</i></td></tr>
<tr><th id="8965">8965</th><td>        GIR_Done,</td></tr>
<tr><th id="8966">8966</th><td>      <i>// Label 633: @20527</i></td></tr>
<tr><th id="8967">8967</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 634*/</i> <var>20579</var>, <i>// Rule ID 1006 //</i></td></tr>
<tr><th id="8968">8968</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8969">8969</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subsus_u_h,</td></tr>
<tr><th id="8970">8970</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8971">8971</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8972">8972</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="8973">8973</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8974">8974</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8975">8975</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="8976">8976</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4749:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (SUBSUS_U_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="8977">8977</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBSUS_U_H,</td></tr>
<tr><th id="8978">8978</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8979">8979</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8980">8980</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="8981">8981</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8982">8982</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="8983">8983</th><td>        <i>// GIR_Coverage, 1006,</i></td></tr>
<tr><th id="8984">8984</th><td>        GIR_Done,</td></tr>
<tr><th id="8985">8985</th><td>      <i>// Label 634: @20579</i></td></tr>
<tr><th id="8986">8986</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 635*/</i> <var>20631</var>, <i>// Rule ID 1007 //</i></td></tr>
<tr><th id="8987">8987</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="8988">8988</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subsus_u_w,</td></tr>
<tr><th id="8989">8989</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8990">8990</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8991">8991</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="8992">8992</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8993">8993</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8994">8994</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="8995">8995</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4750:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (SUBSUS_U_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="8996">8996</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBSUS_U_W,</td></tr>
<tr><th id="8997">8997</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="8998">8998</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="8999">8999</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="9000">9000</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9001">9001</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9002">9002</th><td>        <i>// GIR_Coverage, 1007,</i></td></tr>
<tr><th id="9003">9003</th><td>        GIR_Done,</td></tr>
<tr><th id="9004">9004</th><td>      <i>// Label 635: @20631</i></td></tr>
<tr><th id="9005">9005</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 636*/</i> <var>20683</var>, <i>// Rule ID 1008 //</i></td></tr>
<tr><th id="9006">9006</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="9007">9007</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subsus_u_d,</td></tr>
<tr><th id="9008">9008</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9009">9009</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9010">9010</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9011">9011</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="9012">9012</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="9013">9013</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="9014">9014</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4748:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (SUBSUS_U_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="9015">9015</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBSUS_U_D,</td></tr>
<tr><th id="9016">9016</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="9017">9017</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="9018">9018</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="9019">9019</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9020">9020</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9021">9021</th><td>        <i>// GIR_Coverage, 1008,</i></td></tr>
<tr><th id="9022">9022</th><td>        GIR_Done,</td></tr>
<tr><th id="9023">9023</th><td>      <i>// Label 636: @20683</i></td></tr>
<tr><th id="9024">9024</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 637*/</i> <var>20735</var>, <i>// Rule ID 1009 //</i></td></tr>
<tr><th id="9025">9025</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="9026">9026</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subsuu_s_b,</td></tr>
<tr><th id="9027">9027</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="9028">9028</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="9029">9029</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="9030">9030</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="9031">9031</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="9032">9032</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="9033">9033</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4751:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (SUBSUU_S_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="9034">9034</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBSUU_S_B,</td></tr>
<tr><th id="9035">9035</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="9036">9036</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="9037">9037</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="9038">9038</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9039">9039</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9040">9040</th><td>        <i>// GIR_Coverage, 1009,</i></td></tr>
<tr><th id="9041">9041</th><td>        GIR_Done,</td></tr>
<tr><th id="9042">9042</th><td>      <i>// Label 637: @20735</i></td></tr>
<tr><th id="9043">9043</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 638*/</i> <var>20787</var>, <i>// Rule ID 1010 //</i></td></tr>
<tr><th id="9044">9044</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="9045">9045</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subsuu_s_h,</td></tr>
<tr><th id="9046">9046</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="9047">9047</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="9048">9048</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="9049">9049</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="9050">9050</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="9051">9051</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="9052">9052</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4753:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (SUBSUU_S_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="9053">9053</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBSUU_S_H,</td></tr>
<tr><th id="9054">9054</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="9055">9055</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="9056">9056</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="9057">9057</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9058">9058</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9059">9059</th><td>        <i>// GIR_Coverage, 1010,</i></td></tr>
<tr><th id="9060">9060</th><td>        GIR_Done,</td></tr>
<tr><th id="9061">9061</th><td>      <i>// Label 638: @20787</i></td></tr>
<tr><th id="9062">9062</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 639*/</i> <var>20839</var>, <i>// Rule ID 1011 //</i></td></tr>
<tr><th id="9063">9063</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="9064">9064</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subsuu_s_w,</td></tr>
<tr><th id="9065">9065</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9066">9066</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9067">9067</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9068">9068</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="9069">9069</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="9070">9070</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="9071">9071</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4754:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (SUBSUU_S_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="9072">9072</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBSUU_S_W,</td></tr>
<tr><th id="9073">9073</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="9074">9074</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="9075">9075</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="9076">9076</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9077">9077</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9078">9078</th><td>        <i>// GIR_Coverage, 1011,</i></td></tr>
<tr><th id="9079">9079</th><td>        GIR_Done,</td></tr>
<tr><th id="9080">9080</th><td>      <i>// Label 639: @20839</i></td></tr>
<tr><th id="9081">9081</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 640*/</i> <var>20891</var>, <i>// Rule ID 1012 //</i></td></tr>
<tr><th id="9082">9082</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="9083">9083</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subsuu_s_d,</td></tr>
<tr><th id="9084">9084</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9085">9085</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9086">9086</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9087">9087</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="9088">9088</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="9089">9089</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="9090">9090</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4752:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (SUBSUU_S_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="9091">9091</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBSUU_S_D,</td></tr>
<tr><th id="9092">9092</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="9093">9093</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="9094">9094</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// wt</i></td></tr>
<tr><th id="9095">9095</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9096">9096</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9097">9097</th><td>        <i>// GIR_Coverage, 1012,</i></td></tr>
<tr><th id="9098">9098</th><td>        GIR_Done,</td></tr>
<tr><th id="9099">9099</th><td>      <i>// Label 640: @20891</i></td></tr>
<tr><th id="9100">9100</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 641*/</i> <var>20943</var>, <i>// Rule ID 1209 //</i></td></tr>
<tr><th id="9101">9101</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="9102">9102</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addq_s_ph,</td></tr>
<tr><th id="9103">9103</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9104">9104</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9105">9105</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9106">9106</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9107">9107</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9108">9108</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9109">9109</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4113:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (ADDQ_S_PH_MM:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="9110">9110</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDQ_S_PH_MM,</td></tr>
<tr><th id="9111">9111</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9112">9112</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="9113">9113</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="9114">9114</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9115">9115</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9116">9116</th><td>        <i>// GIR_Coverage, 1209,</i></td></tr>
<tr><th id="9117">9117</th><td>        GIR_Done,</td></tr>
<tr><th id="9118">9118</th><td>      <i>// Label 641: @20943</i></td></tr>
<tr><th id="9119">9119</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 642*/</i> <var>20995</var>, <i>// Rule ID 1211 //</i></td></tr>
<tr><th id="9120">9120</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="9121">9121</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addu_s_qb,</td></tr>
<tr><th id="9122">9122</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9123">9123</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9124">9124</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9125">9125</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9126">9126</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9127">9127</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9128">9128</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4135:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (ADDU_S_QB_MM:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="9129">9129</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDU_S_QB_MM,</td></tr>
<tr><th id="9130">9130</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9131">9131</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="9132">9132</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="9133">9133</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9134">9134</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9135">9135</th><td>        <i>// GIR_Coverage, 1211,</i></td></tr>
<tr><th id="9136">9136</th><td>        GIR_Done,</td></tr>
<tr><th id="9137">9137</th><td>      <i>// Label 642: @20995</i></td></tr>
<tr><th id="9138">9138</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 643*/</i> <var>21047</var>, <i>// Rule ID 1232 //</i></td></tr>
<tr><th id="9139">9139</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="9140">9140</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shra_ph,</td></tr>
<tr><th id="9141">9141</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9142">9142</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9143">9143</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9144">9144</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9145">9145</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9146">9146</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9147">9147</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4663:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (SHRAV_PH_MM:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="9148">9148</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRAV_PH_MM,</td></tr>
<tr><th id="9149">9149</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9150">9150</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="9151">9151</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="9152">9152</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9153">9153</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9154">9154</th><td>        <i>// GIR_Coverage, 1232,</i></td></tr>
<tr><th id="9155">9155</th><td>        GIR_Done,</td></tr>
<tr><th id="9156">9156</th><td>      <i>// Label 643: @21047</i></td></tr>
<tr><th id="9157">9157</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 644*/</i> <var>21099</var>, <i>// Rule ID 1233 //</i></td></tr>
<tr><th id="9158">9158</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="9159">9159</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shra_r_ph,</td></tr>
<tr><th id="9160">9160</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9161">9161</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9162">9162</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9163">9163</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9164">9164</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9165">9165</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9166">9166</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4665:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (SHRAV_R_PH_MM:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="9167">9167</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRAV_R_PH_MM,</td></tr>
<tr><th id="9168">9168</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9169">9169</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="9170">9170</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="9171">9171</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9172">9172</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9173">9173</th><td>        <i>// GIR_Coverage, 1233,</i></td></tr>
<tr><th id="9174">9174</th><td>        GIR_Done,</td></tr>
<tr><th id="9175">9175</th><td>      <i>// Label 644: @21099</i></td></tr>
<tr><th id="9176">9176</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 645*/</i> <var>21151</var>, <i>// Rule ID 1234 //</i></td></tr>
<tr><th id="9177">9177</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="9178">9178</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shra_r_w,</td></tr>
<tr><th id="9179">9179</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9180">9180</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9181">9181</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9182">9182</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9183">9183</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9184">9184</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9185">9185</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4667:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (SHRAV_R_W_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="9186">9186</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRAV_R_W_MM,</td></tr>
<tr><th id="9187">9187</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9188">9188</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="9189">9189</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="9190">9190</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9191">9191</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9192">9192</th><td>        <i>// GIR_Coverage, 1234,</i></td></tr>
<tr><th id="9193">9193</th><td>        GIR_Done,</td></tr>
<tr><th id="9194">9194</th><td>      <i>// Label 645: @21151</i></td></tr>
<tr><th id="9195">9195</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 646*/</i> <var>21203</var>, <i>// Rule ID 1236 //</i></td></tr>
<tr><th id="9196">9196</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="9197">9197</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shrl_qb,</td></tr>
<tr><th id="9198">9198</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9199">9199</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9200">9200</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9201">9201</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9202">9202</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9203">9203</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9204">9204</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4669:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (SHRLV_QB_MM:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="9205">9205</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRLV_QB_MM,</td></tr>
<tr><th id="9206">9206</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9207">9207</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="9208">9208</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="9209">9209</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9210">9210</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9211">9211</th><td>        <i>// GIR_Coverage, 1236,</i></td></tr>
<tr><th id="9212">9212</th><td>        GIR_Done,</td></tr>
<tr><th id="9213">9213</th><td>      <i>// Label 646: @21203</i></td></tr>
<tr><th id="9214">9214</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 647*/</i> <var>21255</var>, <i>// Rule ID 1247 //</i></td></tr>
<tr><th id="9215">9215</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="9216">9216</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subq_s_ph,</td></tr>
<tr><th id="9217">9217</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9218">9218</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9219">9219</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9220">9220</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9221">9221</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9222">9222</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9223">9223</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4733:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (SUBQ_S_PH_MM:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="9224">9224</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBQ_S_PH_MM,</td></tr>
<tr><th id="9225">9225</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9226">9226</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="9227">9227</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="9228">9228</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9229">9229</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9230">9230</th><td>        <i>// GIR_Coverage, 1247,</i></td></tr>
<tr><th id="9231">9231</th><td>        GIR_Done,</td></tr>
<tr><th id="9232">9232</th><td>      <i>// Label 647: @21255</i></td></tr>
<tr><th id="9233">9233</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 648*/</i> <var>21307</var>, <i>// Rule ID 1249 //</i></td></tr>
<tr><th id="9234">9234</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="9235">9235</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subu_s_qb,</td></tr>
<tr><th id="9236">9236</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9237">9237</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9238">9238</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9239">9239</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9240">9240</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9241">9241</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9242">9242</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4758:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (SUBU_S_QB_MM:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="9243">9243</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBU_S_QB_MM,</td></tr>
<tr><th id="9244">9244</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9245">9245</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="9246">9246</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="9247">9247</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9248">9248</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9249">9249</th><td>        <i>// GIR_Coverage, 1249,</i></td></tr>
<tr><th id="9250">9250</th><td>        GIR_Done,</td></tr>
<tr><th id="9251">9251</th><td>      <i>// Label 648: @21307</i></td></tr>
<tr><th id="9252">9252</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 649*/</i> <var>21359</var>, <i>// Rule ID 1259 //</i></td></tr>
<tr><th id="9253">9253</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="9254">9254</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precrq_ph_w,</td></tr>
<tr><th id="9255">9255</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9256">9256</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9257">9257</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9258">9258</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9259">9259</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9260">9260</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9261">9261</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4638:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (PRECRQ_PH_W_MM:{ *:[v2i16] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="9262">9262</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECRQ_PH_W_MM,</td></tr>
<tr><th id="9263">9263</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9264">9264</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="9265">9265</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="9266">9266</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9267">9267</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9268">9268</th><td>        <i>// GIR_Coverage, 1259,</i></td></tr>
<tr><th id="9269">9269</th><td>        GIR_Done,</td></tr>
<tr><th id="9270">9270</th><td>      <i>// Label 649: @21359</i></td></tr>
<tr><th id="9271">9271</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 650*/</i> <var>21411</var>, <i>// Rule ID 1260 //</i></td></tr>
<tr><th id="9272">9272</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="9273">9273</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precrq_qb_ph,</td></tr>
<tr><th id="9274">9274</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9275">9275</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9276">9276</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9277">9277</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9278">9278</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9279">9279</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9280">9280</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4639:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (PRECRQ_QB_PH_MM:{ *:[v4i8] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="9281">9281</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECRQ_QB_PH_MM,</td></tr>
<tr><th id="9282">9282</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9283">9283</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="9284">9284</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="9285">9285</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9286">9286</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9287">9287</th><td>        <i>// GIR_Coverage, 1260,</i></td></tr>
<tr><th id="9288">9288</th><td>        GIR_Done,</td></tr>
<tr><th id="9289">9289</th><td>      <i>// Label 650: @21411</i></td></tr>
<tr><th id="9290">9290</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 651*/</i> <var>21463</var>, <i>// Rule ID 1279 //</i></td></tr>
<tr><th id="9291">9291</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="9292">9292</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_packrl_ph,</td></tr>
<tr><th id="9293">9293</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9294">9294</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9295">9295</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9296">9296</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9297">9297</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9298">9298</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9299">9299</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4610:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (PACKRL_PH_MM:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="9300">9300</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PACKRL_PH_MM,</td></tr>
<tr><th id="9301">9301</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9302">9302</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="9303">9303</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="9304">9304</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9305">9305</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9306">9306</th><td>        <i>// GIR_Coverage, 1279,</i></td></tr>
<tr><th id="9307">9307</th><td>        GIR_Done,</td></tr>
<tr><th id="9308">9308</th><td>      <i>// Label 651: @21463</i></td></tr>
<tr><th id="9309">9309</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 652*/</i> <var>21515</var>, <i>// Rule ID 1285 //</i></td></tr>
<tr><th id="9310">9310</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="9311">9311</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_modsub,</td></tr>
<tr><th id="9312">9312</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9313">9313</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9314">9314</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9315">9315</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9316">9316</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9317">9317</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9318">9318</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4563:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MODSUB_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="9319">9319</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MODSUB_MM,</td></tr>
<tr><th id="9320">9320</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9321">9321</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="9322">9322</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="9323">9323</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9324">9324</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9325">9325</th><td>        <i>// GIR_Coverage, 1285,</i></td></tr>
<tr><th id="9326">9326</th><td>        GIR_Done,</td></tr>
<tr><th id="9327">9327</th><td>      <i>// Label 652: @21515</i></td></tr>
<tr><th id="9328">9328</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 653*/</i> <var>21567</var>, <i>// Rule ID 1298 //</i></td></tr>
<tr><th id="9329">9329</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="9330">9330</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addqh_ph,</td></tr>
<tr><th id="9331">9331</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9332">9332</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9333">9333</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9334">9334</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9335">9335</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9336">9336</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9337">9337</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4115:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (ADDQH_PH_MMR2:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="9338">9338</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDQH_PH_MMR2,</td></tr>
<tr><th id="9339">9339</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9340">9340</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="9341">9341</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="9342">9342</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9343">9343</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9344">9344</th><td>        <i>// GIR_Coverage, 1298,</i></td></tr>
<tr><th id="9345">9345</th><td>        GIR_Done,</td></tr>
<tr><th id="9346">9346</th><td>      <i>// Label 653: @21567</i></td></tr>
<tr><th id="9347">9347</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 654*/</i> <var>21619</var>, <i>// Rule ID 1299 //</i></td></tr>
<tr><th id="9348">9348</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="9349">9349</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addqh_r_ph,</td></tr>
<tr><th id="9350">9350</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9351">9351</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9352">9352</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9353">9353</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9354">9354</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9355">9355</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9356">9356</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4116:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (ADDQH_R_PH_MMR2:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="9357">9357</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDQH_R_PH_MMR2,</td></tr>
<tr><th id="9358">9358</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9359">9359</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="9360">9360</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="9361">9361</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9362">9362</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9363">9363</th><td>        <i>// GIR_Coverage, 1299,</i></td></tr>
<tr><th id="9364">9364</th><td>        GIR_Done,</td></tr>
<tr><th id="9365">9365</th><td>      <i>// Label 654: @21619</i></td></tr>
<tr><th id="9366">9366</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 655*/</i> <var>21671</var>, <i>// Rule ID 1300 //</i></td></tr>
<tr><th id="9367">9367</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="9368">9368</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addqh_w,</td></tr>
<tr><th id="9369">9369</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9370">9370</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9371">9371</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9372">9372</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9373">9373</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9374">9374</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9375">9375</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4118:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (ADDQH_W_MMR2:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="9376">9376</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDQH_W_MMR2,</td></tr>
<tr><th id="9377">9377</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9378">9378</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="9379">9379</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="9380">9380</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9381">9381</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9382">9382</th><td>        <i>// GIR_Coverage, 1300,</i></td></tr>
<tr><th id="9383">9383</th><td>        GIR_Done,</td></tr>
<tr><th id="9384">9384</th><td>      <i>// Label 655: @21671</i></td></tr>
<tr><th id="9385">9385</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 656*/</i> <var>21723</var>, <i>// Rule ID 1301 //</i></td></tr>
<tr><th id="9386">9386</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="9387">9387</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addqh_r_w,</td></tr>
<tr><th id="9388">9388</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9389">9389</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9390">9390</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9391">9391</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9392">9392</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9393">9393</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9394">9394</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4117:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (ADDQH_R_W_MMR2:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="9395">9395</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDQH_R_W_MMR2,</td></tr>
<tr><th id="9396">9396</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9397">9397</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="9398">9398</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="9399">9399</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9400">9400</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9401">9401</th><td>        <i>// GIR_Coverage, 1301,</i></td></tr>
<tr><th id="9402">9402</th><td>        GIR_Done,</td></tr>
<tr><th id="9403">9403</th><td>      <i>// Label 656: @21723</i></td></tr>
<tr><th id="9404">9404</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 657*/</i> <var>21775</var>, <i>// Rule ID 1304 //</i></td></tr>
<tr><th id="9405">9405</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="9406">9406</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_adduh_qb,</td></tr>
<tr><th id="9407">9407</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9408">9408</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9409">9409</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9410">9410</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9411">9411</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9412">9412</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9413">9413</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4136:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (ADDUH_QB_MMR2:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="9414">9414</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDUH_QB_MMR2,</td></tr>
<tr><th id="9415">9415</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9416">9416</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="9417">9417</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="9418">9418</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9419">9419</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9420">9420</th><td>        <i>// GIR_Coverage, 1304,</i></td></tr>
<tr><th id="9421">9421</th><td>        GIR_Done,</td></tr>
<tr><th id="9422">9422</th><td>      <i>// Label 657: @21775</i></td></tr>
<tr><th id="9423">9423</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 658*/</i> <var>21827</var>, <i>// Rule ID 1305 //</i></td></tr>
<tr><th id="9424">9424</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="9425">9425</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_adduh_r_qb,</td></tr>
<tr><th id="9426">9426</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9427">9427</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9428">9428</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9429">9429</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9430">9430</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9431">9431</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9432">9432</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4137:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (ADDUH_R_QB_MMR2:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="9433">9433</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDUH_R_QB_MMR2,</td></tr>
<tr><th id="9434">9434</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9435">9435</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="9436">9436</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="9437">9437</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9438">9438</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9439">9439</th><td>        <i>// GIR_Coverage, 1305,</i></td></tr>
<tr><th id="9440">9440</th><td>        GIR_Done,</td></tr>
<tr><th id="9441">9441</th><td>      <i>// Label 658: @21827</i></td></tr>
<tr><th id="9442">9442</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 659*/</i> <var>21879</var>, <i>// Rule ID 1311 //</i></td></tr>
<tr><th id="9443">9443</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="9444">9444</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shra_qb,</td></tr>
<tr><th id="9445">9445</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9446">9446</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9447">9447</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9448">9448</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9449">9449</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9450">9450</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9451">9451</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4664:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (SHRAV_QB_MMR2:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="9452">9452</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRAV_QB_MMR2,</td></tr>
<tr><th id="9453">9453</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9454">9454</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="9455">9455</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="9456">9456</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9457">9457</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9458">9458</th><td>        <i>// GIR_Coverage, 1311,</i></td></tr>
<tr><th id="9459">9459</th><td>        GIR_Done,</td></tr>
<tr><th id="9460">9460</th><td>      <i>// Label 659: @21879</i></td></tr>
<tr><th id="9461">9461</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 660*/</i> <var>21931</var>, <i>// Rule ID 1312 //</i></td></tr>
<tr><th id="9462">9462</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="9463">9463</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shra_r_qb,</td></tr>
<tr><th id="9464">9464</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9465">9465</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9466">9466</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9467">9467</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9468">9468</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9469">9469</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9470">9470</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4666:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (SHRAV_R_QB_MMR2:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="9471">9471</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRAV_R_QB_MMR2,</td></tr>
<tr><th id="9472">9472</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9473">9473</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="9474">9474</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="9475">9475</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9476">9476</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9477">9477</th><td>        <i>// GIR_Coverage, 1312,</i></td></tr>
<tr><th id="9478">9478</th><td>        GIR_Done,</td></tr>
<tr><th id="9479">9479</th><td>      <i>// Label 660: @21931</i></td></tr>
<tr><th id="9480">9480</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 661*/</i> <var>21983</var>, <i>// Rule ID 1317 //</i></td></tr>
<tr><th id="9481">9481</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="9482">9482</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shrl_ph,</td></tr>
<tr><th id="9483">9483</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9484">9484</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9485">9485</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9486">9486</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9487">9487</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9488">9488</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9489">9489</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4668:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (SHRLV_PH_MMR2:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="9490">9490</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHRLV_PH_MMR2,</td></tr>
<tr><th id="9491">9491</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9492">9492</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="9493">9493</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="9494">9494</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9495">9495</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9496">9496</th><td>        <i>// GIR_Coverage, 1317,</i></td></tr>
<tr><th id="9497">9497</th><td>        GIR_Done,</td></tr>
<tr><th id="9498">9498</th><td>      <i>// Label 661: @21983</i></td></tr>
<tr><th id="9499">9499</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 662*/</i> <var>22035</var>, <i>// Rule ID 1318 //</i></td></tr>
<tr><th id="9500">9500</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="9501">9501</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subqh_ph,</td></tr>
<tr><th id="9502">9502</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9503">9503</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9504">9504</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9505">9505</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9506">9506</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9507">9507</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9508">9508</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4735:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (SUBQH_PH_MMR2:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="9509">9509</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBQH_PH_MMR2,</td></tr>
<tr><th id="9510">9510</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9511">9511</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="9512">9512</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="9513">9513</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9514">9514</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9515">9515</th><td>        <i>// GIR_Coverage, 1318,</i></td></tr>
<tr><th id="9516">9516</th><td>        GIR_Done,</td></tr>
<tr><th id="9517">9517</th><td>      <i>// Label 662: @22035</i></td></tr>
<tr><th id="9518">9518</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 663*/</i> <var>22087</var>, <i>// Rule ID 1319 //</i></td></tr>
<tr><th id="9519">9519</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="9520">9520</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subqh_r_ph,</td></tr>
<tr><th id="9521">9521</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9522">9522</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9523">9523</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9524">9524</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9525">9525</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9526">9526</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9527">9527</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4736:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (SUBQH_R_PH_MMR2:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="9528">9528</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBQH_R_PH_MMR2,</td></tr>
<tr><th id="9529">9529</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9530">9530</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="9531">9531</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="9532">9532</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9533">9533</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9534">9534</th><td>        <i>// GIR_Coverage, 1319,</i></td></tr>
<tr><th id="9535">9535</th><td>        GIR_Done,</td></tr>
<tr><th id="9536">9536</th><td>      <i>// Label 663: @22087</i></td></tr>
<tr><th id="9537">9537</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 664*/</i> <var>22139</var>, <i>// Rule ID 1320 //</i></td></tr>
<tr><th id="9538">9538</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="9539">9539</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subqh_w,</td></tr>
<tr><th id="9540">9540</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9541">9541</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9542">9542</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9543">9543</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9544">9544</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9545">9545</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9546">9546</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4738:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (SUBQH_W_MMR2:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="9547">9547</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBQH_W_MMR2,</td></tr>
<tr><th id="9548">9548</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9549">9549</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="9550">9550</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="9551">9551</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9552">9552</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9553">9553</th><td>        <i>// GIR_Coverage, 1320,</i></td></tr>
<tr><th id="9554">9554</th><td>        GIR_Done,</td></tr>
<tr><th id="9555">9555</th><td>      <i>// Label 664: @22139</i></td></tr>
<tr><th id="9556">9556</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 665*/</i> <var>22191</var>, <i>// Rule ID 1321 //</i></td></tr>
<tr><th id="9557">9557</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="9558">9558</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subqh_r_w,</td></tr>
<tr><th id="9559">9559</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9560">9560</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9561">9561</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9562">9562</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9563">9563</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9564">9564</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9565">9565</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4737:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (SUBQH_R_W_MMR2:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="9566">9566</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBQH_R_W_MMR2,</td></tr>
<tr><th id="9567">9567</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9568">9568</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="9569">9569</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="9570">9570</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9571">9571</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9572">9572</th><td>        <i>// GIR_Coverage, 1321,</i></td></tr>
<tr><th id="9573">9573</th><td>        GIR_Done,</td></tr>
<tr><th id="9574">9574</th><td>      <i>// Label 665: @22191</i></td></tr>
<tr><th id="9575">9575</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 666*/</i> <var>22243</var>, <i>// Rule ID 1324 //</i></td></tr>
<tr><th id="9576">9576</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="9577">9577</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subuh_qb,</td></tr>
<tr><th id="9578">9578</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9579">9579</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9580">9580</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9581">9581</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9582">9582</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9583">9583</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9584">9584</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4759:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (SUBUH_QB_MMR2:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="9585">9585</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBUH_QB_MMR2,</td></tr>
<tr><th id="9586">9586</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9587">9587</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="9588">9588</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="9589">9589</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9590">9590</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9591">9591</th><td>        <i>// GIR_Coverage, 1324,</i></td></tr>
<tr><th id="9592">9592</th><td>        GIR_Done,</td></tr>
<tr><th id="9593">9593</th><td>      <i>// Label 666: @22243</i></td></tr>
<tr><th id="9594">9594</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 667*/</i> <var>22295</var>, <i>// Rule ID 1325 //</i></td></tr>
<tr><th id="9595">9595</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="9596">9596</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subuh_r_qb,</td></tr>
<tr><th id="9597">9597</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9598">9598</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9599">9599</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9600">9600</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9601">9601</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9602">9602</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9603">9603</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4760:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (SUBUH_R_QB_MMR2:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="9604">9604</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBUH_R_QB_MMR2,</td></tr>
<tr><th id="9605">9605</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9606">9606</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="9607">9607</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="9608">9608</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9609">9609</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9610">9610</th><td>        <i>// GIR_Coverage, 1325,</i></td></tr>
<tr><th id="9611">9611</th><td>        GIR_Done,</td></tr>
<tr><th id="9612">9612</th><td>      <i>// Label 667: @22295</i></td></tr>
<tr><th id="9613">9613</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 668*/</i> <var>22339</var>, <i>// Rule ID 1879 //</i></td></tr>
<tr><th id="9614">9614</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="9615">9615</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addq_ph,</td></tr>
<tr><th id="9616">9616</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9617">9617</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9618">9618</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9619">9619</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9620">9620</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4112:{ *:[iPTR] }, v2i16:{ *:[v2i16] }:$a, v2i16:{ *:[v2i16] }:$b)  =&gt;  (ADDQ_PH:{ *:[v2i16] } v2i16:{ *:[v2i16] }:$a, v2i16:{ *:[v2i16] }:$b)</i></td></tr>
<tr><th id="9621">9621</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDQ_PH,</td></tr>
<tr><th id="9622">9622</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9623">9623</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="9624">9624</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// b</i></td></tr>
<tr><th id="9625">9625</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9626">9626</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9627">9627</th><td>        <i>// GIR_Coverage, 1879,</i></td></tr>
<tr><th id="9628">9628</th><td>        GIR_Done,</td></tr>
<tr><th id="9629">9629</th><td>      <i>// Label 668: @22339</i></td></tr>
<tr><th id="9630">9630</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 669*/</i> <var>22383</var>, <i>// Rule ID 1881 //</i></td></tr>
<tr><th id="9631">9631</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="9632">9632</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subq_ph,</td></tr>
<tr><th id="9633">9633</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9634">9634</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9635">9635</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9636">9636</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9637">9637</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4732:{ *:[iPTR] }, v2i16:{ *:[v2i16] }:$a, v2i16:{ *:[v2i16] }:$b)  =&gt;  (SUBQ_PH:{ *:[v2i16] } v2i16:{ *:[v2i16] }:$a, v2i16:{ *:[v2i16] }:$b)</i></td></tr>
<tr><th id="9638">9638</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBQ_PH,</td></tr>
<tr><th id="9639">9639</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9640">9640</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="9641">9641</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// b</i></td></tr>
<tr><th id="9642">9642</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9643">9643</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9644">9644</th><td>        <i>// GIR_Coverage, 1881,</i></td></tr>
<tr><th id="9645">9645</th><td>        GIR_Done,</td></tr>
<tr><th id="9646">9646</th><td>      <i>// Label 669: @22383</i></td></tr>
<tr><th id="9647">9647</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 670*/</i> <var>22427</var>, <i>// Rule ID 1885 //</i></td></tr>
<tr><th id="9648">9648</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="9649">9649</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addu_qb,</td></tr>
<tr><th id="9650">9650</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9651">9651</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9652">9652</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9653">9653</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9654">9654</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4133:{ *:[iPTR] }, v4i8:{ *:[v4i8] }:$a, v4i8:{ *:[v4i8] }:$b)  =&gt;  (ADDU_QB:{ *:[v4i8] } v4i8:{ *:[v4i8] }:$a, v4i8:{ *:[v4i8] }:$b)</i></td></tr>
<tr><th id="9655">9655</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDU_QB,</td></tr>
<tr><th id="9656">9656</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9657">9657</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="9658">9658</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// b</i></td></tr>
<tr><th id="9659">9659</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9660">9660</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9661">9661</th><td>        <i>// GIR_Coverage, 1885,</i></td></tr>
<tr><th id="9662">9662</th><td>        GIR_Done,</td></tr>
<tr><th id="9663">9663</th><td>      <i>// Label 670: @22427</i></td></tr>
<tr><th id="9664">9664</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 671*/</i> <var>22471</var>, <i>// Rule ID 1887 //</i></td></tr>
<tr><th id="9665">9665</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="9666">9666</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subu_qb,</td></tr>
<tr><th id="9667">9667</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9668">9668</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9669">9669</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="9670">9670</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9671">9671</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i8] } 4756:{ *:[iPTR] }, v4i8:{ *:[v4i8] }:$a, v4i8:{ *:[v4i8] }:$b)  =&gt;  (SUBU_QB:{ *:[v4i8] } v4i8:{ *:[v4i8] }:$a, v4i8:{ *:[v4i8] }:$b)</i></td></tr>
<tr><th id="9672">9672</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBU_QB,</td></tr>
<tr><th id="9673">9673</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="9674">9674</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="9675">9675</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// b</i></td></tr>
<tr><th id="9676">9676</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9677">9677</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9678">9678</th><td>        <i>// GIR_Coverage, 1887,</i></td></tr>
<tr><th id="9679">9679</th><td>        GIR_Done,</td></tr>
<tr><th id="9680">9680</th><td>      <i>// Label 671: @22471</i></td></tr>
<tr><th id="9681">9681</th><td>      GIM_Reject,</td></tr>
<tr><th id="9682">9682</th><td>    <i>// Label 457: @22472</i></td></tr>
<tr><th id="9683">9683</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 672*/</i> <var>25360</var>,</td></tr>
<tr><th id="9684">9684</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>5</var>,</td></tr>
<tr><th id="9685">9685</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 673*/</i> <var>22536</var>, <i>// Rule ID 465 //</i></td></tr>
<tr><th id="9686">9686</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="9687">9687</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precr_sra_ph_w,</td></tr>
<tr><th id="9688">9688</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9689">9689</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9690">9690</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9691">9691</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9692">9692</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9693">9693</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9694">9694</th><td>        <i>// MIs[0] sa</i></td></tr>
<tr><th id="9695">9695</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>,</td></tr>
<tr><th id="9696">9696</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4636:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$src, GPR32Opnd:{ *:[i32] }:$rs, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt5&gt;&gt;:$sa)  =&gt;  (PRECR_SRA_PH_W:{ *:[v2i16] } GPR32Opnd:{ *:[i32] }:$rs, (timm:{ *:[i32] }):$sa, GPR32Opnd:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="9697">9697</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECR_SRA_PH_W,</td></tr>
<tr><th id="9698">9698</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="9699">9699</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="9700">9700</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// sa</i></td></tr>
<tr><th id="9701">9701</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src</i></td></tr>
<tr><th id="9702">9702</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9703">9703</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9704">9704</th><td>        <i>// GIR_Coverage, 465,</i></td></tr>
<tr><th id="9705">9705</th><td>        GIR_Done,</td></tr>
<tr><th id="9706">9706</th><td>      <i>// Label 673: @22536</i></td></tr>
<tr><th id="9707">9707</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 674*/</i> <var>22595</var>, <i>// Rule ID 466 //</i></td></tr>
<tr><th id="9708">9708</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="9709">9709</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precr_sra_r_ph_w,</td></tr>
<tr><th id="9710">9710</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9711">9711</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9712">9712</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9713">9713</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9714">9714</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9715">9715</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9716">9716</th><td>        <i>// MIs[0] sa</i></td></tr>
<tr><th id="9717">9717</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>,</td></tr>
<tr><th id="9718">9718</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4637:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$src, GPR32Opnd:{ *:[i32] }:$rs, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt5&gt;&gt;:$sa)  =&gt;  (PRECR_SRA_R_PH_W:{ *:[v2i16] } GPR32Opnd:{ *:[i32] }:$rs, (timm:{ *:[i32] }):$sa, GPR32Opnd:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="9719">9719</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECR_SRA_R_PH_W,</td></tr>
<tr><th id="9720">9720</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="9721">9721</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="9722">9722</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// sa</i></td></tr>
<tr><th id="9723">9723</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src</i></td></tr>
<tr><th id="9724">9724</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9725">9725</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9726">9726</th><td>        <i>// GIR_Coverage, 466,</i></td></tr>
<tr><th id="9727">9727</th><td>        GIR_Done,</td></tr>
<tr><th id="9728">9728</th><td>      <i>// Label 674: @22595</i></td></tr>
<tr><th id="9729">9729</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 675*/</i> <var>22654</var>, <i>// Rule ID 471 //</i></td></tr>
<tr><th id="9730">9730</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="9731">9731</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_append,</td></tr>
<tr><th id="9732">9732</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9733">9733</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9734">9734</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9735">9735</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9736">9736</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9737">9737</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9738">9738</th><td>        <i>// MIs[0] sa</i></td></tr>
<tr><th id="9739">9739</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>,</td></tr>
<tr><th id="9740">9740</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4149:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$src, GPR32Opnd:{ *:[i32] }:$rs, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt5&gt;&gt;:$sa)  =&gt;  (APPEND:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, (timm:{ *:[i32] }):$sa, GPR32Opnd:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="9741">9741</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::APPEND,</td></tr>
<tr><th id="9742">9742</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="9743">9743</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="9744">9744</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// sa</i></td></tr>
<tr><th id="9745">9745</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src</i></td></tr>
<tr><th id="9746">9746</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9747">9747</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9748">9748</th><td>        <i>// GIR_Coverage, 471,</i></td></tr>
<tr><th id="9749">9749</th><td>        GIR_Done,</td></tr>
<tr><th id="9750">9750</th><td>      <i>// Label 675: @22654</i></td></tr>
<tr><th id="9751">9751</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 676*/</i> <var>22713</var>, <i>// Rule ID 472 //</i></td></tr>
<tr><th id="9752">9752</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="9753">9753</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_balign,</td></tr>
<tr><th id="9754">9754</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9755">9755</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9756">9756</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9757">9757</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9758">9758</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9759">9759</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9760">9760</th><td>        <i>// MIs[0] sa</i></td></tr>
<tr><th id="9761">9761</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>,</td></tr>
<tr><th id="9762">9762</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4174:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$src, GPR32Opnd:{ *:[i32] }:$rs, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt2&gt;&gt;:$sa)  =&gt;  (BALIGN:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, (timm:{ *:[i32] }):$sa, GPR32Opnd:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="9763">9763</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::BALIGN,</td></tr>
<tr><th id="9764">9764</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="9765">9765</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="9766">9766</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// sa</i></td></tr>
<tr><th id="9767">9767</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src</i></td></tr>
<tr><th id="9768">9768</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9769">9769</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9770">9770</th><td>        <i>// GIR_Coverage, 472,</i></td></tr>
<tr><th id="9771">9771</th><td>        GIR_Done,</td></tr>
<tr><th id="9772">9772</th><td>      <i>// Label 676: @22713</i></td></tr>
<tr><th id="9773">9773</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 677*/</i> <var>22772</var>, <i>// Rule ID 473 //</i></td></tr>
<tr><th id="9774">9774</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="9775">9775</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_prepend,</td></tr>
<tr><th id="9776">9776</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9777">9777</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9778">9778</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9779">9779</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9780">9780</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9781">9781</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9782">9782</th><td>        <i>// MIs[0] sa</i></td></tr>
<tr><th id="9783">9783</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>,</td></tr>
<tr><th id="9784">9784</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4642:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$src, GPR32Opnd:{ *:[i32] }:$rs, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt5&gt;&gt;:$sa)  =&gt;  (PREPEND:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, (timm:{ *:[i32] }):$sa, GPR32Opnd:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="9785">9785</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PREPEND,</td></tr>
<tr><th id="9786">9786</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="9787">9787</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="9788">9788</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// sa</i></td></tr>
<tr><th id="9789">9789</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src</i></td></tr>
<tr><th id="9790">9790</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9791">9791</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9792">9792</th><td>        <i>// GIR_Coverage, 473,</i></td></tr>
<tr><th id="9793">9793</th><td>        GIR_Done,</td></tr>
<tr><th id="9794">9794</th><td>      <i>// Label 677: @22772</i></td></tr>
<tr><th id="9795">9795</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 678*/</i> <var>22831</var>, <i>// Rule ID 941 //</i></td></tr>
<tr><th id="9796">9796</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="9797">9797</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_sldi_b,</td></tr>
<tr><th id="9798">9798</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="9799">9799</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="9800">9800</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="9801">9801</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="9802">9802</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="9803">9803</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="9804">9804</th><td>        <i>// MIs[0] n</i></td></tr>
<tr><th id="9805">9805</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>,</td></tr>
<tr><th id="9806">9806</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4674:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$wd_in, MSA128BOpnd:{ *:[v16i8] }:$ws, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt4&gt;&gt;:$n)  =&gt;  (SLDI_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$wd_in, MSA128BOpnd:{ *:[v16i8] }:$ws, (timm:{ *:[i32] }):$n)</i></td></tr>
<tr><th id="9807">9807</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLDI_B,</td></tr>
<tr><th id="9808">9808</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="9809">9809</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="9810">9810</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="9811">9811</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// n</i></td></tr>
<tr><th id="9812">9812</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9813">9813</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9814">9814</th><td>        <i>// GIR_Coverage, 941,</i></td></tr>
<tr><th id="9815">9815</th><td>        GIR_Done,</td></tr>
<tr><th id="9816">9816</th><td>      <i>// Label 678: @22831</i></td></tr>
<tr><th id="9817">9817</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 679*/</i> <var>22890</var>, <i>// Rule ID 942 //</i></td></tr>
<tr><th id="9818">9818</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="9819">9819</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_sldi_h,</td></tr>
<tr><th id="9820">9820</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="9821">9821</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="9822">9822</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="9823">9823</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="9824">9824</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="9825">9825</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="9826">9826</th><td>        <i>// MIs[0] n</i></td></tr>
<tr><th id="9827">9827</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>,</td></tr>
<tr><th id="9828">9828</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4676:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt3&gt;&gt;:$n)  =&gt;  (SLDI_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, (timm:{ *:[i32] }):$n)</i></td></tr>
<tr><th id="9829">9829</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLDI_H,</td></tr>
<tr><th id="9830">9830</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="9831">9831</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="9832">9832</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="9833">9833</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// n</i></td></tr>
<tr><th id="9834">9834</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9835">9835</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9836">9836</th><td>        <i>// GIR_Coverage, 942,</i></td></tr>
<tr><th id="9837">9837</th><td>        GIR_Done,</td></tr>
<tr><th id="9838">9838</th><td>      <i>// Label 679: @22890</i></td></tr>
<tr><th id="9839">9839</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 680*/</i> <var>22949</var>, <i>// Rule ID 943 //</i></td></tr>
<tr><th id="9840">9840</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="9841">9841</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_sldi_w,</td></tr>
<tr><th id="9842">9842</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9843">9843</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9844">9844</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="9845">9845</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="9846">9846</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="9847">9847</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="9848">9848</th><td>        <i>// MIs[0] n</i></td></tr>
<tr><th id="9849">9849</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>,</td></tr>
<tr><th id="9850">9850</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4677:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt2&gt;&gt;:$n)  =&gt;  (SLDI_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, (timm:{ *:[i32] }):$n)</i></td></tr>
<tr><th id="9851">9851</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLDI_W,</td></tr>
<tr><th id="9852">9852</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="9853">9853</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="9854">9854</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="9855">9855</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// n</i></td></tr>
<tr><th id="9856">9856</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9857">9857</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9858">9858</th><td>        <i>// GIR_Coverage, 943,</i></td></tr>
<tr><th id="9859">9859</th><td>        GIR_Done,</td></tr>
<tr><th id="9860">9860</th><td>      <i>// Label 680: @22949</i></td></tr>
<tr><th id="9861">9861</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 681*/</i> <var>23008</var>, <i>// Rule ID 944 //</i></td></tr>
<tr><th id="9862">9862</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="9863">9863</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_sldi_d,</td></tr>
<tr><th id="9864">9864</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9865">9865</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9866">9866</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="9867">9867</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="9868">9868</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="9869">9869</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="9870">9870</th><td>        <i>// MIs[0] n</i></td></tr>
<tr><th id="9871">9871</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>,</td></tr>
<tr><th id="9872">9872</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4675:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$wd_in, MSA128DOpnd:{ *:[v2i64] }:$ws, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt1&gt;&gt;:$n)  =&gt;  (SLDI_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$wd_in, MSA128DOpnd:{ *:[v2i64] }:$ws, (timm:{ *:[i32] }):$n)</i></td></tr>
<tr><th id="9873">9873</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLDI_D,</td></tr>
<tr><th id="9874">9874</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="9875">9875</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="9876">9876</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="9877">9877</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// n</i></td></tr>
<tr><th id="9878">9878</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9879">9879</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9880">9880</th><td>        <i>// GIR_Coverage, 944,</i></td></tr>
<tr><th id="9881">9881</th><td>        GIR_Done,</td></tr>
<tr><th id="9882">9882</th><td>      <i>// Label 681: @23008</i></td></tr>
<tr><th id="9883">9883</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 682*/</i> <var>23067</var>, <i>// Rule ID 1335 //</i></td></tr>
<tr><th id="9884">9884</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="9885">9885</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precr_sra_ph_w,</td></tr>
<tr><th id="9886">9886</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9887">9887</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9888">9888</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9889">9889</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9890">9890</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9891">9891</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9892">9892</th><td>        <i>// MIs[0] sa</i></td></tr>
<tr><th id="9893">9893</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>,</td></tr>
<tr><th id="9894">9894</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4636:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$src, GPR32Opnd:{ *:[i32] }:$rs, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt5&gt;&gt;:$sa)  =&gt;  (PRECR_SRA_PH_W_MMR2:{ *:[v2i16] } GPR32Opnd:{ *:[i32] }:$rs, (timm:{ *:[i32] }):$sa, GPR32Opnd:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="9895">9895</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECR_SRA_PH_W_MMR2,</td></tr>
<tr><th id="9896">9896</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="9897">9897</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="9898">9898</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// sa</i></td></tr>
<tr><th id="9899">9899</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src</i></td></tr>
<tr><th id="9900">9900</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9901">9901</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9902">9902</th><td>        <i>// GIR_Coverage, 1335,</i></td></tr>
<tr><th id="9903">9903</th><td>        GIR_Done,</td></tr>
<tr><th id="9904">9904</th><td>      <i>// Label 682: @23067</i></td></tr>
<tr><th id="9905">9905</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 683*/</i> <var>23126</var>, <i>// Rule ID 1336 //</i></td></tr>
<tr><th id="9906">9906</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="9907">9907</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precr_sra_r_ph_w,</td></tr>
<tr><th id="9908">9908</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="9909">9909</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9910">9910</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9911">9911</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="9912">9912</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9913">9913</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9914">9914</th><td>        <i>// MIs[0] sa</i></td></tr>
<tr><th id="9915">9915</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>,</td></tr>
<tr><th id="9916">9916</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i16] } 4637:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$src, GPR32Opnd:{ *:[i32] }:$rs, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt5&gt;&gt;:$sa)  =&gt;  (PRECR_SRA_R_PH_W_MMR2:{ *:[v2i16] } GPR32Opnd:{ *:[i32] }:$rs, (timm:{ *:[i32] }):$sa, GPR32Opnd:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="9917">9917</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECR_SRA_R_PH_W_MMR2,</td></tr>
<tr><th id="9918">9918</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="9919">9919</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="9920">9920</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// sa</i></td></tr>
<tr><th id="9921">9921</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src</i></td></tr>
<tr><th id="9922">9922</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9923">9923</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9924">9924</th><td>        <i>// GIR_Coverage, 1336,</i></td></tr>
<tr><th id="9925">9925</th><td>        GIR_Done,</td></tr>
<tr><th id="9926">9926</th><td>      <i>// Label 683: @23126</i></td></tr>
<tr><th id="9927">9927</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 684*/</i> <var>23185</var>, <i>// Rule ID 1337 //</i></td></tr>
<tr><th id="9928">9928</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="9929">9929</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_prepend,</td></tr>
<tr><th id="9930">9930</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9931">9931</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9932">9932</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9933">9933</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9934">9934</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9935">9935</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9936">9936</th><td>        <i>// MIs[0] sa</i></td></tr>
<tr><th id="9937">9937</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>,</td></tr>
<tr><th id="9938">9938</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4642:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$src, GPR32Opnd:{ *:[i32] }:$rs, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt5&gt;&gt;:$sa)  =&gt;  (PREPEND_MMR2:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, (timm:{ *:[i32] }):$sa, GPR32Opnd:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="9939">9939</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PREPEND_MMR2,</td></tr>
<tr><th id="9940">9940</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="9941">9941</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="9942">9942</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// sa</i></td></tr>
<tr><th id="9943">9943</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src</i></td></tr>
<tr><th id="9944">9944</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9945">9945</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9946">9946</th><td>        <i>// GIR_Coverage, 1337,</i></td></tr>
<tr><th id="9947">9947</th><td>        GIR_Done,</td></tr>
<tr><th id="9948">9948</th><td>      <i>// Label 684: @23185</i></td></tr>
<tr><th id="9949">9949</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 685*/</i> <var>23244</var>, <i>// Rule ID 1338 //</i></td></tr>
<tr><th id="9950">9950</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="9951">9951</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_append,</td></tr>
<tr><th id="9952">9952</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9953">9953</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9954">9954</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9955">9955</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9956">9956</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9957">9957</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9958">9958</th><td>        <i>// MIs[0] sa</i></td></tr>
<tr><th id="9959">9959</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>,</td></tr>
<tr><th id="9960">9960</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4149:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$src, GPR32Opnd:{ *:[i32] }:$rs, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt5&gt;&gt;:$sa)  =&gt;  (APPEND_MMR2:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, (timm:{ *:[i32] }):$sa, GPR32Opnd:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="9961">9961</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::APPEND_MMR2,</td></tr>
<tr><th id="9962">9962</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="9963">9963</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="9964">9964</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// sa</i></td></tr>
<tr><th id="9965">9965</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src</i></td></tr>
<tr><th id="9966">9966</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9967">9967</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9968">9968</th><td>        <i>// GIR_Coverage, 1338,</i></td></tr>
<tr><th id="9969">9969</th><td>        GIR_Done,</td></tr>
<tr><th id="9970">9970</th><td>      <i>// Label 685: @23244</i></td></tr>
<tr><th id="9971">9971</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 686*/</i> <var>23311</var>, <i>// Rule ID 1313 //</i></td></tr>
<tr><th id="9972">9972</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="9973">9973</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_balign,</td></tr>
<tr><th id="9974">9974</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9975">9975</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9976">9976</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="9977">9977</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9978">9978</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9979">9979</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="9980">9980</th><td>        <i>// MIs[0] bp</i></td></tr>
<tr><th id="9981">9981</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="9982">9982</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="9983">9983</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt2,</td></tr>
<tr><th id="9984">9984</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="9985">9985</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="9986">9986</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="9987">9987</th><td>        <i>// (intrinsic_wo_chain:{ *:[i32] } 4174:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$src, GPR32Opnd:{ *:[i32] }:$rs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt2&gt;&gt;:$bp)  =&gt;  (BALIGN_MMR2:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, (imm:{ *:[i32] }):$bp, GPR32Opnd:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="9988">9988</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::BALIGN_MMR2,</td></tr>
<tr><th id="9989">9989</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="9990">9990</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="9991">9991</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// bp</i></td></tr>
<tr><th id="9992">9992</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src</i></td></tr>
<tr><th id="9993">9993</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9994">9994</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="9995">9995</th><td>        <i>// GIR_Coverage, 1313,</i></td></tr>
<tr><th id="9996">9996</th><td>        GIR_Done,</td></tr>
<tr><th id="9997">9997</th><td>      <i>// Label 686: @23311</i></td></tr>
<tr><th id="9998">9998</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 687*/</i> <var>23375</var>, <i>// Rule ID 540 //</i></td></tr>
<tr><th id="9999">9999</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10000">10000</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_binsl_b,</td></tr>
<tr><th id="10001">10001</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="10002">10002</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="10003">10003</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="10004">10004</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="10005">10005</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="10006">10006</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="10007">10007</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="10008">10008</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="10009">10009</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4183:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$wd_in, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (BINSL_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$wd_in, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="10010">10010</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::BINSL_B,</td></tr>
<tr><th id="10011">10011</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10012">10012</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10013">10013</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10014">10014</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10015">10015</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10016">10016</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10017">10017</th><td>        <i>// GIR_Coverage, 540,</i></td></tr>
<tr><th id="10018">10018</th><td>        GIR_Done,</td></tr>
<tr><th id="10019">10019</th><td>      <i>// Label 687: @23375</i></td></tr>
<tr><th id="10020">10020</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 688*/</i> <var>23439</var>, <i>// Rule ID 541 //</i></td></tr>
<tr><th id="10021">10021</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10022">10022</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_binsl_h,</td></tr>
<tr><th id="10023">10023</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10024">10024</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10025">10025</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10026">10026</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10027">10027</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10028">10028</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10029">10029</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10030">10030</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10031">10031</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4185:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (BINSL_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="10032">10032</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::BINSL_H,</td></tr>
<tr><th id="10033">10033</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10034">10034</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10035">10035</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10036">10036</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10037">10037</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10038">10038</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10039">10039</th><td>        <i>// GIR_Coverage, 541,</i></td></tr>
<tr><th id="10040">10040</th><td>        GIR_Done,</td></tr>
<tr><th id="10041">10041</th><td>      <i>// Label 688: @23439</i></td></tr>
<tr><th id="10042">10042</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 689*/</i> <var>23503</var>, <i>// Rule ID 542 //</i></td></tr>
<tr><th id="10043">10043</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10044">10044</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_binsl_w,</td></tr>
<tr><th id="10045">10045</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10046">10046</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10047">10047</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10048">10048</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10049">10049</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10050">10050</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10051">10051</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10052">10052</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10053">10053</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4186:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (BINSL_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="10054">10054</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::BINSL_W,</td></tr>
<tr><th id="10055">10055</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10056">10056</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10057">10057</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10058">10058</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10059">10059</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10060">10060</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10061">10061</th><td>        <i>// GIR_Coverage, 542,</i></td></tr>
<tr><th id="10062">10062</th><td>        GIR_Done,</td></tr>
<tr><th id="10063">10063</th><td>      <i>// Label 689: @23503</i></td></tr>
<tr><th id="10064">10064</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 690*/</i> <var>23567</var>, <i>// Rule ID 543 //</i></td></tr>
<tr><th id="10065">10065</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10066">10066</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_binsl_d,</td></tr>
<tr><th id="10067">10067</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10068">10068</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10069">10069</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10070">10070</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10071">10071</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="10072">10072</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="10073">10073</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="10074">10074</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="10075">10075</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4184:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$wd_in, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (BINSL_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$wd_in, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="10076">10076</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::BINSL_D,</td></tr>
<tr><th id="10077">10077</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10078">10078</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10079">10079</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10080">10080</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10081">10081</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10082">10082</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10083">10083</th><td>        <i>// GIR_Coverage, 543,</i></td></tr>
<tr><th id="10084">10084</th><td>        GIR_Done,</td></tr>
<tr><th id="10085">10085</th><td>      <i>// Label 690: @23567</i></td></tr>
<tr><th id="10086">10086</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 691*/</i> <var>23631</var>, <i>// Rule ID 548 //</i></td></tr>
<tr><th id="10087">10087</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10088">10088</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_binsr_b,</td></tr>
<tr><th id="10089">10089</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="10090">10090</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="10091">10091</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="10092">10092</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="10093">10093</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="10094">10094</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="10095">10095</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="10096">10096</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="10097">10097</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4191:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$wd_in, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (BINSR_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$wd_in, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="10098">10098</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::BINSR_B,</td></tr>
<tr><th id="10099">10099</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10100">10100</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10101">10101</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10102">10102</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10103">10103</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10104">10104</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10105">10105</th><td>        <i>// GIR_Coverage, 548,</i></td></tr>
<tr><th id="10106">10106</th><td>        GIR_Done,</td></tr>
<tr><th id="10107">10107</th><td>      <i>// Label 691: @23631</i></td></tr>
<tr><th id="10108">10108</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 692*/</i> <var>23695</var>, <i>// Rule ID 549 //</i></td></tr>
<tr><th id="10109">10109</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10110">10110</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_binsr_h,</td></tr>
<tr><th id="10111">10111</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10112">10112</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10113">10113</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10114">10114</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10115">10115</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10116">10116</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10117">10117</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10118">10118</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10119">10119</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4193:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (BINSR_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="10120">10120</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::BINSR_H,</td></tr>
<tr><th id="10121">10121</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10122">10122</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10123">10123</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10124">10124</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10125">10125</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10126">10126</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10127">10127</th><td>        <i>// GIR_Coverage, 549,</i></td></tr>
<tr><th id="10128">10128</th><td>        GIR_Done,</td></tr>
<tr><th id="10129">10129</th><td>      <i>// Label 692: @23695</i></td></tr>
<tr><th id="10130">10130</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 693*/</i> <var>23759</var>, <i>// Rule ID 550 //</i></td></tr>
<tr><th id="10131">10131</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10132">10132</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_binsr_w,</td></tr>
<tr><th id="10133">10133</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10134">10134</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10135">10135</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10136">10136</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10137">10137</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10138">10138</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10139">10139</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10140">10140</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10141">10141</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4194:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (BINSR_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="10142">10142</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::BINSR_W,</td></tr>
<tr><th id="10143">10143</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10144">10144</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10145">10145</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10146">10146</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10147">10147</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10148">10148</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10149">10149</th><td>        <i>// GIR_Coverage, 550,</i></td></tr>
<tr><th id="10150">10150</th><td>        GIR_Done,</td></tr>
<tr><th id="10151">10151</th><td>      <i>// Label 693: @23759</i></td></tr>
<tr><th id="10152">10152</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 694*/</i> <var>23823</var>, <i>// Rule ID 551 //</i></td></tr>
<tr><th id="10153">10153</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10154">10154</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_binsr_d,</td></tr>
<tr><th id="10155">10155</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10156">10156</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10157">10157</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10158">10158</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10159">10159</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="10160">10160</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="10161">10161</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="10162">10162</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="10163">10163</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4192:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$wd_in, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (BINSR_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$wd_in, MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="10164">10164</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::BINSR_D,</td></tr>
<tr><th id="10165">10165</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10166">10166</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10167">10167</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10168">10168</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10169">10169</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10170">10170</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10171">10171</th><td>        <i>// GIR_Coverage, 551,</i></td></tr>
<tr><th id="10172">10172</th><td>        GIR_Done,</td></tr>
<tr><th id="10173">10173</th><td>      <i>// Label 694: @23823</i></td></tr>
<tr><th id="10174">10174</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 695*/</i> <var>23887</var>, <i>// Rule ID 646 //</i></td></tr>
<tr><th id="10175">10175</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10176">10176</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_dpadd_s_h,</td></tr>
<tr><th id="10177">10177</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10178">10178</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10179">10179</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="10180">10180</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="10181">10181</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10182">10182</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10183">10183</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="10184">10184</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="10185">10185</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4312:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (DPADD_S_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="10186">10186</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DPADD_S_H,</td></tr>
<tr><th id="10187">10187</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10188">10188</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10189">10189</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10190">10190</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10191">10191</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10192">10192</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10193">10193</th><td>        <i>// GIR_Coverage, 646,</i></td></tr>
<tr><th id="10194">10194</th><td>        GIR_Done,</td></tr>
<tr><th id="10195">10195</th><td>      <i>// Label 695: @23887</i></td></tr>
<tr><th id="10196">10196</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 696*/</i> <var>23951</var>, <i>// Rule ID 647 //</i></td></tr>
<tr><th id="10197">10197</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10198">10198</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_dpadd_s_w,</td></tr>
<tr><th id="10199">10199</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10200">10200</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10201">10201</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10202">10202</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10203">10203</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10204">10204</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10205">10205</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10206">10206</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10207">10207</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4313:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (DPADD_S_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="10208">10208</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DPADD_S_W,</td></tr>
<tr><th id="10209">10209</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10210">10210</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10211">10211</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10212">10212</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10213">10213</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10214">10214</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10215">10215</th><td>        <i>// GIR_Coverage, 647,</i></td></tr>
<tr><th id="10216">10216</th><td>        GIR_Done,</td></tr>
<tr><th id="10217">10217</th><td>      <i>// Label 696: @23951</i></td></tr>
<tr><th id="10218">10218</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 697*/</i> <var>24015</var>, <i>// Rule ID 648 //</i></td></tr>
<tr><th id="10219">10219</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10220">10220</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_dpadd_s_d,</td></tr>
<tr><th id="10221">10221</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10222">10222</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10223">10223</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10224">10224</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10225">10225</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="10226">10226</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="10227">10227</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10228">10228</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10229">10229</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4311:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (DPADD_S_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="10230">10230</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DPADD_S_D,</td></tr>
<tr><th id="10231">10231</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10232">10232</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10233">10233</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10234">10234</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10235">10235</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10236">10236</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10237">10237</th><td>        <i>// GIR_Coverage, 648,</i></td></tr>
<tr><th id="10238">10238</th><td>        GIR_Done,</td></tr>
<tr><th id="10239">10239</th><td>      <i>// Label 697: @24015</i></td></tr>
<tr><th id="10240">10240</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 698*/</i> <var>24079</var>, <i>// Rule ID 649 //</i></td></tr>
<tr><th id="10241">10241</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10242">10242</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_dpadd_u_h,</td></tr>
<tr><th id="10243">10243</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10244">10244</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10245">10245</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="10246">10246</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="10247">10247</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10248">10248</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10249">10249</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="10250">10250</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="10251">10251</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4315:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (DPADD_U_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="10252">10252</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DPADD_U_H,</td></tr>
<tr><th id="10253">10253</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10254">10254</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10255">10255</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10256">10256</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10257">10257</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10258">10258</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10259">10259</th><td>        <i>// GIR_Coverage, 649,</i></td></tr>
<tr><th id="10260">10260</th><td>        GIR_Done,</td></tr>
<tr><th id="10261">10261</th><td>      <i>// Label 698: @24079</i></td></tr>
<tr><th id="10262">10262</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 699*/</i> <var>24143</var>, <i>// Rule ID 650 //</i></td></tr>
<tr><th id="10263">10263</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10264">10264</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_dpadd_u_w,</td></tr>
<tr><th id="10265">10265</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10266">10266</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10267">10267</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10268">10268</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10269">10269</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10270">10270</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10271">10271</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10272">10272</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10273">10273</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4316:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (DPADD_U_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="10274">10274</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DPADD_U_W,</td></tr>
<tr><th id="10275">10275</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10276">10276</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10277">10277</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10278">10278</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10279">10279</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10280">10280</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10281">10281</th><td>        <i>// GIR_Coverage, 650,</i></td></tr>
<tr><th id="10282">10282</th><td>        GIR_Done,</td></tr>
<tr><th id="10283">10283</th><td>      <i>// Label 699: @24143</i></td></tr>
<tr><th id="10284">10284</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 700*/</i> <var>24207</var>, <i>// Rule ID 651 //</i></td></tr>
<tr><th id="10285">10285</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10286">10286</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_dpadd_u_d,</td></tr>
<tr><th id="10287">10287</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10288">10288</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10289">10289</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10290">10290</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10291">10291</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="10292">10292</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="10293">10293</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10294">10294</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10295">10295</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4314:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (DPADD_U_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="10296">10296</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DPADD_U_D,</td></tr>
<tr><th id="10297">10297</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10298">10298</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10299">10299</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10300">10300</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10301">10301</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10302">10302</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10303">10303</th><td>        <i>// GIR_Coverage, 651,</i></td></tr>
<tr><th id="10304">10304</th><td>        GIR_Done,</td></tr>
<tr><th id="10305">10305</th><td>      <i>// Label 700: @24207</i></td></tr>
<tr><th id="10306">10306</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 701*/</i> <var>24271</var>, <i>// Rule ID 652 //</i></td></tr>
<tr><th id="10307">10307</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10308">10308</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_dpsub_s_h,</td></tr>
<tr><th id="10309">10309</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10310">10310</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10311">10311</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="10312">10312</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="10313">10313</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10314">10314</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10315">10315</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="10316">10316</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="10317">10317</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4332:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (DPSUB_S_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="10318">10318</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DPSUB_S_H,</td></tr>
<tr><th id="10319">10319</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10320">10320</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10321">10321</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10322">10322</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10323">10323</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10324">10324</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10325">10325</th><td>        <i>// GIR_Coverage, 652,</i></td></tr>
<tr><th id="10326">10326</th><td>        GIR_Done,</td></tr>
<tr><th id="10327">10327</th><td>      <i>// Label 701: @24271</i></td></tr>
<tr><th id="10328">10328</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 702*/</i> <var>24335</var>, <i>// Rule ID 653 //</i></td></tr>
<tr><th id="10329">10329</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10330">10330</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_dpsub_s_w,</td></tr>
<tr><th id="10331">10331</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10332">10332</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10333">10333</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10334">10334</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10335">10335</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10336">10336</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10337">10337</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10338">10338</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10339">10339</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4333:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (DPSUB_S_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="10340">10340</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DPSUB_S_W,</td></tr>
<tr><th id="10341">10341</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10342">10342</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10343">10343</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10344">10344</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10345">10345</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10346">10346</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10347">10347</th><td>        <i>// GIR_Coverage, 653,</i></td></tr>
<tr><th id="10348">10348</th><td>        GIR_Done,</td></tr>
<tr><th id="10349">10349</th><td>      <i>// Label 702: @24335</i></td></tr>
<tr><th id="10350">10350</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 703*/</i> <var>24399</var>, <i>// Rule ID 654 //</i></td></tr>
<tr><th id="10351">10351</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10352">10352</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_dpsub_s_d,</td></tr>
<tr><th id="10353">10353</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10354">10354</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10355">10355</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10356">10356</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10357">10357</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="10358">10358</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="10359">10359</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10360">10360</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10361">10361</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4331:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (DPSUB_S_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="10362">10362</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DPSUB_S_D,</td></tr>
<tr><th id="10363">10363</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10364">10364</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10365">10365</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10366">10366</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10367">10367</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10368">10368</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10369">10369</th><td>        <i>// GIR_Coverage, 654,</i></td></tr>
<tr><th id="10370">10370</th><td>        GIR_Done,</td></tr>
<tr><th id="10371">10371</th><td>      <i>// Label 703: @24399</i></td></tr>
<tr><th id="10372">10372</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 704*/</i> <var>24463</var>, <i>// Rule ID 655 //</i></td></tr>
<tr><th id="10373">10373</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10374">10374</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_dpsub_u_h,</td></tr>
<tr><th id="10375">10375</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10376">10376</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10377">10377</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="10378">10378</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="10379">10379</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10380">10380</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10381">10381</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="10382">10382</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="10383">10383</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4335:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (DPSUB_U_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="10384">10384</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DPSUB_U_H,</td></tr>
<tr><th id="10385">10385</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10386">10386</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10387">10387</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10388">10388</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10389">10389</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10390">10390</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10391">10391</th><td>        <i>// GIR_Coverage, 655,</i></td></tr>
<tr><th id="10392">10392</th><td>        GIR_Done,</td></tr>
<tr><th id="10393">10393</th><td>      <i>// Label 704: @24463</i></td></tr>
<tr><th id="10394">10394</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 705*/</i> <var>24527</var>, <i>// Rule ID 656 //</i></td></tr>
<tr><th id="10395">10395</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10396">10396</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_dpsub_u_w,</td></tr>
<tr><th id="10397">10397</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10398">10398</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10399">10399</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10400">10400</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10401">10401</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10402">10402</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10403">10403</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10404">10404</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10405">10405</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4336:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (DPSUB_U_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="10406">10406</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DPSUB_U_W,</td></tr>
<tr><th id="10407">10407</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10408">10408</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10409">10409</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10410">10410</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10411">10411</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10412">10412</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10413">10413</th><td>        <i>// GIR_Coverage, 656,</i></td></tr>
<tr><th id="10414">10414</th><td>        GIR_Done,</td></tr>
<tr><th id="10415">10415</th><td>      <i>// Label 705: @24527</i></td></tr>
<tr><th id="10416">10416</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 706*/</i> <var>24591</var>, <i>// Rule ID 657 //</i></td></tr>
<tr><th id="10417">10417</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10418">10418</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_dpsub_u_d,</td></tr>
<tr><th id="10419">10419</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10420">10420</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10421">10421</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10422">10422</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10423">10423</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="10424">10424</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="10425">10425</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10426">10426</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10427">10427</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4334:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (DPSUB_U_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="10428">10428</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DPSUB_U_D,</td></tr>
<tr><th id="10429">10429</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10430">10430</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10431">10431</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10432">10432</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10433">10433</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10434">10434</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10435">10435</th><td>        <i>// GIR_Coverage, 657,</i></td></tr>
<tr><th id="10436">10436</th><td>        GIR_Done,</td></tr>
<tr><th id="10437">10437</th><td>      <i>// Label 706: @24591</i></td></tr>
<tr><th id="10438">10438</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 707*/</i> <var>24655</var>, <i>// Rule ID 824 //</i></td></tr>
<tr><th id="10439">10439</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10440">10440</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_madd_q_h,</td></tr>
<tr><th id="10441">10441</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10442">10442</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10443">10443</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10444">10444</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10445">10445</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10446">10446</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10447">10447</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10448">10448</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10449">10449</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4502:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (MADD_Q_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="10450">10450</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MADD_Q_H,</td></tr>
<tr><th id="10451">10451</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10452">10452</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10453">10453</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10454">10454</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10455">10455</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10456">10456</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10457">10457</th><td>        <i>// GIR_Coverage, 824,</i></td></tr>
<tr><th id="10458">10458</th><td>        GIR_Done,</td></tr>
<tr><th id="10459">10459</th><td>      <i>// Label 707: @24655</i></td></tr>
<tr><th id="10460">10460</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 708*/</i> <var>24719</var>, <i>// Rule ID 825 //</i></td></tr>
<tr><th id="10461">10461</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10462">10462</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_madd_q_w,</td></tr>
<tr><th id="10463">10463</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10464">10464</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10465">10465</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10466">10466</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10467">10467</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10468">10468</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10469">10469</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10470">10470</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10471">10471</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4503:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (MADD_Q_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="10472">10472</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MADD_Q_W,</td></tr>
<tr><th id="10473">10473</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10474">10474</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10475">10475</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10476">10476</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10477">10477</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10478">10478</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10479">10479</th><td>        <i>// GIR_Coverage, 825,</i></td></tr>
<tr><th id="10480">10480</th><td>        GIR_Done,</td></tr>
<tr><th id="10481">10481</th><td>      <i>// Label 708: @24719</i></td></tr>
<tr><th id="10482">10482</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 709*/</i> <var>24783</var>, <i>// Rule ID 826 //</i></td></tr>
<tr><th id="10483">10483</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10484">10484</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_maddr_q_h,</td></tr>
<tr><th id="10485">10485</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10486">10486</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10487">10487</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10488">10488</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10489">10489</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10490">10490</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10491">10491</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10492">10492</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10493">10493</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4504:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (MADDR_Q_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="10494">10494</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MADDR_Q_H,</td></tr>
<tr><th id="10495">10495</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10496">10496</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10497">10497</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10498">10498</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10499">10499</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10500">10500</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10501">10501</th><td>        <i>// GIR_Coverage, 826,</i></td></tr>
<tr><th id="10502">10502</th><td>        GIR_Done,</td></tr>
<tr><th id="10503">10503</th><td>      <i>// Label 709: @24783</i></td></tr>
<tr><th id="10504">10504</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 710*/</i> <var>24847</var>, <i>// Rule ID 827 //</i></td></tr>
<tr><th id="10505">10505</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10506">10506</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_maddr_q_w,</td></tr>
<tr><th id="10507">10507</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10508">10508</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10509">10509</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10510">10510</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10511">10511</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10512">10512</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10513">10513</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10514">10514</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10515">10515</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4505:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (MADDR_Q_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="10516">10516</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MADDR_Q_W,</td></tr>
<tr><th id="10517">10517</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10518">10518</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10519">10519</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10520">10520</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10521">10521</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10522">10522</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10523">10523</th><td>        <i>// GIR_Coverage, 827,</i></td></tr>
<tr><th id="10524">10524</th><td>        GIR_Done,</td></tr>
<tr><th id="10525">10525</th><td>      <i>// Label 710: @24847</i></td></tr>
<tr><th id="10526">10526</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 711*/</i> <var>24911</var>, <i>// Rule ID 880 //</i></td></tr>
<tr><th id="10527">10527</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10528">10528</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_msub_q_h,</td></tr>
<tr><th id="10529">10529</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10530">10530</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10531">10531</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10532">10532</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10533">10533</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10534">10534</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10535">10535</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10536">10536</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10537">10537</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4566:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (MSUB_Q_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="10538">10538</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MSUB_Q_H,</td></tr>
<tr><th id="10539">10539</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10540">10540</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10541">10541</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10542">10542</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10543">10543</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10544">10544</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10545">10545</th><td>        <i>// GIR_Coverage, 880,</i></td></tr>
<tr><th id="10546">10546</th><td>        GIR_Done,</td></tr>
<tr><th id="10547">10547</th><td>      <i>// Label 711: @24911</i></td></tr>
<tr><th id="10548">10548</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 712*/</i> <var>24975</var>, <i>// Rule ID 881 //</i></td></tr>
<tr><th id="10549">10549</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10550">10550</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_msub_q_w,</td></tr>
<tr><th id="10551">10551</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10552">10552</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10553">10553</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10554">10554</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10555">10555</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10556">10556</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10557">10557</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10558">10558</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10559">10559</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4567:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (MSUB_Q_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="10560">10560</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MSUB_Q_W,</td></tr>
<tr><th id="10561">10561</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10562">10562</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10563">10563</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10564">10564</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10565">10565</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10566">10566</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10567">10567</th><td>        <i>// GIR_Coverage, 881,</i></td></tr>
<tr><th id="10568">10568</th><td>        GIR_Done,</td></tr>
<tr><th id="10569">10569</th><td>      <i>// Label 712: @24975</i></td></tr>
<tr><th id="10570">10570</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 713*/</i> <var>25039</var>, <i>// Rule ID 882 //</i></td></tr>
<tr><th id="10571">10571</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10572">10572</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_msubr_q_h,</td></tr>
<tr><th id="10573">10573</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10574">10574</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10575">10575</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10576">10576</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10577">10577</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10578">10578</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10579">10579</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10580">10580</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10581">10581</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4568:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (MSUBR_Q_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="10582">10582</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MSUBR_Q_H,</td></tr>
<tr><th id="10583">10583</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10584">10584</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10585">10585</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10586">10586</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10587">10587</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10588">10588</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10589">10589</th><td>        <i>// GIR_Coverage, 882,</i></td></tr>
<tr><th id="10590">10590</th><td>        GIR_Done,</td></tr>
<tr><th id="10591">10591</th><td>      <i>// Label 713: @25039</i></td></tr>
<tr><th id="10592">10592</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 714*/</i> <var>25103</var>, <i>// Rule ID 883 //</i></td></tr>
<tr><th id="10593">10593</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10594">10594</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_msubr_q_w,</td></tr>
<tr><th id="10595">10595</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10596">10596</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10597">10597</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10598">10598</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10599">10599</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10600">10600</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10601">10601</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10602">10602</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10603">10603</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4569:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (MSUBR_Q_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="10604">10604</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MSUBR_Q_W,</td></tr>
<tr><th id="10605">10605</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10606">10606</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10607">10607</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10608">10608</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// wt</i></td></tr>
<tr><th id="10609">10609</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10610">10610</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10611">10611</th><td>        <i>// GIR_Coverage, 883,</i></td></tr>
<tr><th id="10612">10612</th><td>        GIR_Done,</td></tr>
<tr><th id="10613">10613</th><td>      <i>// Label 714: @25103</i></td></tr>
<tr><th id="10614">10614</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 715*/</i> <var>25167</var>, <i>// Rule ID 937 //</i></td></tr>
<tr><th id="10615">10615</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10616">10616</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_sld_b,</td></tr>
<tr><th id="10617">10617</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="10618">10618</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="10619">10619</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="10620">10620</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10621">10621</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="10622">10622</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="10623">10623</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="10624">10624</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="10625">10625</th><td>        <i>// (intrinsic_wo_chain:{ *:[v16i8] } 4670:{ *:[iPTR] }, MSA128BOpnd:{ *:[v16i8] }:$wd_in, MSA128BOpnd:{ *:[v16i8] }:$ws, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (SLD_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$wd_in, MSA128BOpnd:{ *:[v16i8] }:$ws, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="10626">10626</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLD_B,</td></tr>
<tr><th id="10627">10627</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10628">10628</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10629">10629</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10630">10630</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// rt</i></td></tr>
<tr><th id="10631">10631</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10632">10632</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10633">10633</th><td>        <i>// GIR_Coverage, 937,</i></td></tr>
<tr><th id="10634">10634</th><td>        GIR_Done,</td></tr>
<tr><th id="10635">10635</th><td>      <i>// Label 715: @25167</i></td></tr>
<tr><th id="10636">10636</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 716*/</i> <var>25231</var>, <i>// Rule ID 938 //</i></td></tr>
<tr><th id="10637">10637</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10638">10638</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_sld_h,</td></tr>
<tr><th id="10639">10639</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10640">10640</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10641">10641</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="10642">10642</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10643">10643</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10644">10644</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10645">10645</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="10646">10646</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="10647">10647</th><td>        <i>// (intrinsic_wo_chain:{ *:[v8i16] } 4672:{ *:[iPTR] }, MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (SLD_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$wd_in, MSA128HOpnd:{ *:[v8i16] }:$ws, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="10648">10648</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLD_H,</td></tr>
<tr><th id="10649">10649</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10650">10650</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10651">10651</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10652">10652</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// rt</i></td></tr>
<tr><th id="10653">10653</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10654">10654</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10655">10655</th><td>        <i>// GIR_Coverage, 938,</i></td></tr>
<tr><th id="10656">10656</th><td>        GIR_Done,</td></tr>
<tr><th id="10657">10657</th><td>      <i>// Label 716: @25231</i></td></tr>
<tr><th id="10658">10658</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 717*/</i> <var>25295</var>, <i>// Rule ID 939 //</i></td></tr>
<tr><th id="10659">10659</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10660">10660</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_sld_w,</td></tr>
<tr><th id="10661">10661</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10662">10662</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10663">10663</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="10664">10664</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10665">10665</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10666">10666</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10667">10667</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="10668">10668</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="10669">10669</th><td>        <i>// (intrinsic_wo_chain:{ *:[v4i32] } 4673:{ *:[iPTR] }, MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (SLD_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$wd_in, MSA128WOpnd:{ *:[v4i32] }:$ws, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="10670">10670</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLD_W,</td></tr>
<tr><th id="10671">10671</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10672">10672</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10673">10673</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10674">10674</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// rt</i></td></tr>
<tr><th id="10675">10675</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10676">10676</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10677">10677</th><td>        <i>// GIR_Coverage, 939,</i></td></tr>
<tr><th id="10678">10678</th><td>        GIR_Done,</td></tr>
<tr><th id="10679">10679</th><td>      <i>// Label 717: @25295</i></td></tr>
<tr><th id="10680">10680</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 718*/</i> <var>25359</var>, <i>// Rule ID 940 //</i></td></tr>
<tr><th id="10681">10681</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="10682">10682</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_sld_d,</td></tr>
<tr><th id="10683">10683</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10684">10684</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10685">10685</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="10686">10686</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10687">10687</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="10688">10688</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="10689">10689</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="10690">10690</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>4</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="10691">10691</th><td>        <i>// (intrinsic_wo_chain:{ *:[v2i64] } 4671:{ *:[iPTR] }, MSA128DOpnd:{ *:[v2i64] }:$wd_in, MSA128DOpnd:{ *:[v2i64] }:$ws, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (SLD_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$wd_in, MSA128DOpnd:{ *:[v2i64] }:$ws, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="10692">10692</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLD_D,</td></tr>
<tr><th id="10693">10693</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="10694">10694</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd_in</i></td></tr>
<tr><th id="10695">10695</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ws</i></td></tr>
<tr><th id="10696">10696</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// rt</i></td></tr>
<tr><th id="10697">10697</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10698">10698</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10699">10699</th><td>        <i>// GIR_Coverage, 940,</i></td></tr>
<tr><th id="10700">10700</th><td>        GIR_Done,</td></tr>
<tr><th id="10701">10701</th><td>      <i>// Label 718: @25359</i></td></tr>
<tr><th id="10702">10702</th><td>      GIM_Reject,</td></tr>
<tr><th id="10703">10703</th><td>    <i>// Label 672: @25360</i></td></tr>
<tr><th id="10704">10704</th><td>    GIM_Reject,</td></tr>
<tr><th id="10705">10705</th><td>    <i>// Label 17: @25361</i></td></tr>
<tr><th id="10706">10706</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 719*/</i> <var>25394</var>, <i>// Rule ID 342 //</i></td></tr>
<tr><th id="10707">10707</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>2</var>,</td></tr>
<tr><th id="10708">10708</th><td>      GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_bposge32,</td></tr>
<tr><th id="10709">10709</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10710">10710</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="10711">10711</th><td>      <i>// (intrinsic_w_chain:{ *:[i32] } 4217:{ *:[iPTR] })  =&gt;  (BPOSGE32_PSEUDO:{ *:[i32] })</i></td></tr>
<tr><th id="10712">10712</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::BPOSGE32_PSEUDO,</td></tr>
<tr><th id="10713">10713</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="10714">10714</th><td>      GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="10715">10715</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10716">10716</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10717">10717</th><td>      <i>// GIR_Coverage, 342,</i></td></tr>
<tr><th id="10718">10718</th><td>      GIR_Done,</td></tr>
<tr><th id="10719">10719</th><td>    <i>// Label 719: @25394</i></td></tr>
<tr><th id="10720">10720</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 720*/</i> <var>26348</var>,</td></tr>
<tr><th id="10721">10721</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>3</var>,</td></tr>
<tr><th id="10722">10722</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 721*/</i> <var>25438</var>, <i>// Rule ID 429 //</i></td></tr>
<tr><th id="10723">10723</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="10724">10724</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_rddsp,</td></tr>
<tr><th id="10725">10725</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10726">10726</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="10727">10727</th><td>        <i>// MIs[0] mask</i></td></tr>
<tr><th id="10728">10728</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>,</td></tr>
<tr><th id="10729">10729</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4644:{ *:[iPTR] }, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt10&gt;&gt;:$mask)  =&gt;  (RDDSP:{ *:[i32] } (timm:{ *:[i32] }):$mask)</i></td></tr>
<tr><th id="10730">10730</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::RDDSP,</td></tr>
<tr><th id="10731">10731</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="10732">10732</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// mask</i></td></tr>
<tr><th id="10733">10733</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="10734">10734</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10735">10735</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10736">10736</th><td>        <i>// GIR_Coverage, 429,</i></td></tr>
<tr><th id="10737">10737</th><td>        GIR_Done,</td></tr>
<tr><th id="10738">10738</th><td>      <i>// Label 721: @25438</i></td></tr>
<tr><th id="10739">10739</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 722*/</i> <var>25477</var>, <i>// Rule ID 1273 //</i></td></tr>
<tr><th id="10740">10740</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="10741">10741</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_rddsp,</td></tr>
<tr><th id="10742">10742</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10743">10743</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="10744">10744</th><td>        <i>// MIs[0] mask</i></td></tr>
<tr><th id="10745">10745</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>,</td></tr>
<tr><th id="10746">10746</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4644:{ *:[iPTR] }, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt7&gt;&gt;:$mask)  =&gt;  (RDDSP_MM:{ *:[i32] } (timm:{ *:[i32] }):$mask)</i></td></tr>
<tr><th id="10747">10747</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::RDDSP_MM,</td></tr>
<tr><th id="10748">10748</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="10749">10749</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// mask</i></td></tr>
<tr><th id="10750">10750</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="10751">10751</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10752">10752</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10753">10753</th><td>        <i>// GIR_Coverage, 1273,</i></td></tr>
<tr><th id="10754">10754</th><td>        GIR_Done,</td></tr>
<tr><th id="10755">10755</th><td>      <i>// Label 722: @25477</i></td></tr>
<tr><th id="10756">10756</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 723*/</i> <var>25516</var>, <i>// Rule ID 430 //</i></td></tr>
<tr><th id="10757">10757</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_NotInMicroMips,</td></tr>
<tr><th id="10758">10758</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::mips_wrdsp,</td></tr>
<tr><th id="10759">10759</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10760">10760</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="10761">10761</th><td>        <i>// MIs[0] mask</i></td></tr>
<tr><th id="10762">10762</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>,</td></tr>
<tr><th id="10763">10763</th><td>        <i>// (intrinsic_void 4773:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt10&gt;&gt;:$mask)  =&gt;  (WRDSP GPR32Opnd:{ *:[i32] }:$rs, (timm:{ *:[i32] }):$mask)</i></td></tr>
<tr><th id="10764">10764</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::WRDSP,</td></tr>
<tr><th id="10765">10765</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="10766">10766</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// mask</i></td></tr>
<tr><th id="10767">10767</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="10768">10768</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10769">10769</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10770">10770</th><td>        <i>// GIR_Coverage, 430,</i></td></tr>
<tr><th id="10771">10771</th><td>        GIR_Done,</td></tr>
<tr><th id="10772">10772</th><td>      <i>// Label 723: @25516</i></td></tr>
<tr><th id="10773">10773</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 724*/</i> <var>25555</var>, <i>// Rule ID 1284 //</i></td></tr>
<tr><th id="10774">10774</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="10775">10775</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::mips_wrdsp,</td></tr>
<tr><th id="10776">10776</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10777">10777</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="10778">10778</th><td>        <i>// MIs[0] mask</i></td></tr>
<tr><th id="10779">10779</th><td>        GIM_CheckIsImm, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>,</td></tr>
<tr><th id="10780">10780</th><td>        <i>// (intrinsic_void 4773:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rt, (timm:{ *:[i32] })&lt;&lt;P:Predicate_timmZExt7&gt;&gt;:$mask)  =&gt;  (WRDSP_MM GPR32Opnd:{ *:[i32] }:$rt, (timm:{ *:[i32] }):$mask)</i></td></tr>
<tr><th id="10781">10781</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::WRDSP_MM,</td></tr>
<tr><th id="10782">10782</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rt</i></td></tr>
<tr><th id="10783">10783</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// mask</i></td></tr>
<tr><th id="10784">10784</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="10785">10785</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10786">10786</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10787">10787</th><td>        <i>// GIR_Coverage, 1284,</i></td></tr>
<tr><th id="10788">10788</th><td>        GIR_Done,</td></tr>
<tr><th id="10789">10789</th><td>      <i>// Label 724: @25555</i></td></tr>
<tr><th id="10790">10790</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 725*/</i> <var>25599</var>, <i>// Rule ID 351 //</i></td></tr>
<tr><th id="10791">10791</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="10792">10792</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_absq_s_ph,</td></tr>
<tr><th id="10793">10793</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="10794">10794</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="10795">10795</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="10796">10796</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="10797">10797</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4105:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (ABSQ_S_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="10798">10798</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ABSQ_S_PH,</td></tr>
<tr><th id="10799">10799</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="10800">10800</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="10801">10801</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="10802">10802</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10803">10803</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10804">10804</th><td>        <i>// GIR_Coverage, 351,</i></td></tr>
<tr><th id="10805">10805</th><td>        GIR_Done,</td></tr>
<tr><th id="10806">10806</th><td>      <i>// Label 725: @25599</i></td></tr>
<tr><th id="10807">10807</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 726*/</i> <var>25643</var>, <i>// Rule ID 352 //</i></td></tr>
<tr><th id="10808">10808</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="10809">10809</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_absq_s_w,</td></tr>
<tr><th id="10810">10810</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10811">10811</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10812">10812</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="10813">10813</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="10814">10814</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4107:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (ABSQ_S_W:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="10815">10815</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ABSQ_S_W,</td></tr>
<tr><th id="10816">10816</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="10817">10817</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="10818">10818</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="10819">10819</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10820">10820</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10821">10821</th><td>        <i>// GIR_Coverage, 352,</i></td></tr>
<tr><th id="10822">10822</th><td>        GIR_Done,</td></tr>
<tr><th id="10823">10823</th><td>      <i>// Label 726: @25643</i></td></tr>
<tr><th id="10824">10824</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 727*/</i> <var>25687</var>, <i>// Rule ID 438 //</i></td></tr>
<tr><th id="10825">10825</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="10826">10826</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_absq_s_qb,</td></tr>
<tr><th id="10827">10827</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="10828">10828</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="10829">10829</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="10830">10830</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="10831">10831</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i8] } 4106:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (ABSQ_S_QB:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="10832">10832</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ABSQ_S_QB,</td></tr>
<tr><th id="10833">10833</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="10834">10834</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="10835">10835</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="10836">10836</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10837">10837</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10838">10838</th><td>        <i>// GIR_Coverage, 438,</i></td></tr>
<tr><th id="10839">10839</th><td>        GIR_Done,</td></tr>
<tr><th id="10840">10840</th><td>      <i>// Label 727: @25687</i></td></tr>
<tr><th id="10841">10841</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 728*/</i> <var>25731</var>, <i>// Rule ID 1216 //</i></td></tr>
<tr><th id="10842">10842</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="10843">10843</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_absq_s_ph,</td></tr>
<tr><th id="10844">10844</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="10845">10845</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="10846">10846</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="10847">10847</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="10848">10848</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4105:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs)  =&gt;  (ABSQ_S_PH_MM:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs)</i></td></tr>
<tr><th id="10849">10849</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ABSQ_S_PH_MM,</td></tr>
<tr><th id="10850">10850</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="10851">10851</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="10852">10852</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="10853">10853</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10854">10854</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10855">10855</th><td>        <i>// GIR_Coverage, 1216,</i></td></tr>
<tr><th id="10856">10856</th><td>        GIR_Done,</td></tr>
<tr><th id="10857">10857</th><td>      <i>// Label 728: @25731</i></td></tr>
<tr><th id="10858">10858</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 729*/</i> <var>25775</var>, <i>// Rule ID 1217 //</i></td></tr>
<tr><th id="10859">10859</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="10860">10860</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_absq_s_w,</td></tr>
<tr><th id="10861">10861</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10862">10862</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="10863">10863</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="10864">10864</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="10865">10865</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4107:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (ABSQ_S_W_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="10866">10866</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ABSQ_S_W_MM,</td></tr>
<tr><th id="10867">10867</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="10868">10868</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="10869">10869</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="10870">10870</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10871">10871</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10872">10872</th><td>        <i>// GIR_Coverage, 1217,</i></td></tr>
<tr><th id="10873">10873</th><td>        GIR_Done,</td></tr>
<tr><th id="10874">10874</th><td>      <i>// Label 729: @25775</i></td></tr>
<tr><th id="10875">10875</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 730*/</i> <var>25819</var>, <i>// Rule ID 1297 //</i></td></tr>
<tr><th id="10876">10876</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="10877">10877</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_absq_s_qb,</td></tr>
<tr><th id="10878">10878</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="10879">10879</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="10880">10880</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="10881">10881</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="10882">10882</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i8] } 4106:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs)  =&gt;  (ABSQ_S_QB_MMR2:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rs)</i></td></tr>
<tr><th id="10883">10883</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ABSQ_S_QB_MMR2,</td></tr>
<tr><th id="10884">10884</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="10885">10885</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="10886">10886</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="10887">10887</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10888">10888</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10889">10889</th><td>        <i>// GIR_Coverage, 1297,</i></td></tr>
<tr><th id="10890">10890</th><td>        GIR_Done,</td></tr>
<tr><th id="10891">10891</th><td>      <i>// Label 730: @25819</i></td></tr>
<tr><th id="10892">10892</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 731*/</i> <var>25863</var>, <i>// Rule ID 405 //</i></td></tr>
<tr><th id="10893">10893</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="10894">10894</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::mips_cmpu_eq_qb,</td></tr>
<tr><th id="10895">10895</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="10896">10896</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="10897">10897</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="10898">10898</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="10899">10899</th><td>        <i>// (intrinsic_void 4283:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (CMPU_EQ_QB DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="10900">10900</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMPU_EQ_QB,</td></tr>
<tr><th id="10901">10901</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="10902">10902</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="10903">10903</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="10904">10904</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10905">10905</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10906">10906</th><td>        <i>// GIR_Coverage, 405,</i></td></tr>
<tr><th id="10907">10907</th><td>        GIR_Done,</td></tr>
<tr><th id="10908">10908</th><td>      <i>// Label 731: @25863</i></td></tr>
<tr><th id="10909">10909</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 732*/</i> <var>25907</var>, <i>// Rule ID 406 //</i></td></tr>
<tr><th id="10910">10910</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="10911">10911</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::mips_cmpu_lt_qb,</td></tr>
<tr><th id="10912">10912</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="10913">10913</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="10914">10914</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="10915">10915</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="10916">10916</th><td>        <i>// (intrinsic_void 4285:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (CMPU_LT_QB DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="10917">10917</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMPU_LT_QB,</td></tr>
<tr><th id="10918">10918</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="10919">10919</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="10920">10920</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="10921">10921</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10922">10922</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10923">10923</th><td>        <i>// GIR_Coverage, 406,</i></td></tr>
<tr><th id="10924">10924</th><td>        GIR_Done,</td></tr>
<tr><th id="10925">10925</th><td>      <i>// Label 732: @25907</i></td></tr>
<tr><th id="10926">10926</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 733*/</i> <var>25951</var>, <i>// Rule ID 407 //</i></td></tr>
<tr><th id="10927">10927</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="10928">10928</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::mips_cmpu_le_qb,</td></tr>
<tr><th id="10929">10929</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="10930">10930</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="10931">10931</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="10932">10932</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="10933">10933</th><td>        <i>// (intrinsic_void 4284:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (CMPU_LE_QB DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="10934">10934</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMPU_LE_QB,</td></tr>
<tr><th id="10935">10935</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="10936">10936</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="10937">10937</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="10938">10938</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10939">10939</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10940">10940</th><td>        <i>// GIR_Coverage, 407,</i></td></tr>
<tr><th id="10941">10941</th><td>        GIR_Done,</td></tr>
<tr><th id="10942">10942</th><td>      <i>// Label 733: @25951</i></td></tr>
<tr><th id="10943">10943</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 734*/</i> <var>25995</var>, <i>// Rule ID 411 //</i></td></tr>
<tr><th id="10944">10944</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="10945">10945</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::mips_cmp_eq_ph,</td></tr>
<tr><th id="10946">10946</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="10947">10947</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="10948">10948</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="10949">10949</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="10950">10950</th><td>        <i>// (intrinsic_void 4274:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (CMP_EQ_PH DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="10951">10951</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_EQ_PH,</td></tr>
<tr><th id="10952">10952</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="10953">10953</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="10954">10954</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="10955">10955</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10956">10956</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10957">10957</th><td>        <i>// GIR_Coverage, 411,</i></td></tr>
<tr><th id="10958">10958</th><td>        GIR_Done,</td></tr>
<tr><th id="10959">10959</th><td>      <i>// Label 734: @25995</i></td></tr>
<tr><th id="10960">10960</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 735*/</i> <var>26039</var>, <i>// Rule ID 412 //</i></td></tr>
<tr><th id="10961">10961</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="10962">10962</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::mips_cmp_lt_ph,</td></tr>
<tr><th id="10963">10963</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="10964">10964</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="10965">10965</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="10966">10966</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="10967">10967</th><td>        <i>// (intrinsic_void 4276:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (CMP_LT_PH DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="10968">10968</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_LT_PH,</td></tr>
<tr><th id="10969">10969</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="10970">10970</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="10971">10971</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="10972">10972</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10973">10973</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10974">10974</th><td>        <i>// GIR_Coverage, 412,</i></td></tr>
<tr><th id="10975">10975</th><td>        GIR_Done,</td></tr>
<tr><th id="10976">10976</th><td>      <i>// Label 735: @26039</i></td></tr>
<tr><th id="10977">10977</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 736*/</i> <var>26083</var>, <i>// Rule ID 413 //</i></td></tr>
<tr><th id="10978">10978</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="10979">10979</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::mips_cmp_le_ph,</td></tr>
<tr><th id="10980">10980</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="10981">10981</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="10982">10982</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="10983">10983</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="10984">10984</th><td>        <i>// (intrinsic_void 4275:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (CMP_LE_PH DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="10985">10985</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_LE_PH,</td></tr>
<tr><th id="10986">10986</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="10987">10987</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="10988">10988</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="10989">10989</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10990">10990</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="10991">10991</th><td>        <i>// GIR_Coverage, 413,</i></td></tr>
<tr><th id="10992">10992</th><td>        GIR_Done,</td></tr>
<tr><th id="10993">10993</th><td>      <i>// Label 736: @26083</i></td></tr>
<tr><th id="10994">10994</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 737*/</i> <var>26127</var>, <i>// Rule ID 1288 //</i></td></tr>
<tr><th id="10995">10995</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="10996">10996</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::mips_cmp_eq_ph,</td></tr>
<tr><th id="10997">10997</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="10998">10998</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="10999">10999</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11000">11000</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11001">11001</th><td>        <i>// (intrinsic_void 4274:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (CMP_EQ_PH_MM DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="11002">11002</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_EQ_PH_MM,</td></tr>
<tr><th id="11003">11003</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="11004">11004</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="11005">11005</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11006">11006</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11007">11007</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11008">11008</th><td>        <i>// GIR_Coverage, 1288,</i></td></tr>
<tr><th id="11009">11009</th><td>        GIR_Done,</td></tr>
<tr><th id="11010">11010</th><td>      <i>// Label 737: @26127</i></td></tr>
<tr><th id="11011">11011</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 738*/</i> <var>26171</var>, <i>// Rule ID 1289 //</i></td></tr>
<tr><th id="11012">11012</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="11013">11013</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::mips_cmp_lt_ph,</td></tr>
<tr><th id="11014">11014</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11015">11015</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11016">11016</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11017">11017</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11018">11018</th><td>        <i>// (intrinsic_void 4276:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (CMP_LT_PH_MM DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="11019">11019</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_LT_PH_MM,</td></tr>
<tr><th id="11020">11020</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="11021">11021</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="11022">11022</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11023">11023</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11024">11024</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11025">11025</th><td>        <i>// GIR_Coverage, 1289,</i></td></tr>
<tr><th id="11026">11026</th><td>        GIR_Done,</td></tr>
<tr><th id="11027">11027</th><td>      <i>// Label 738: @26171</i></td></tr>
<tr><th id="11028">11028</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 739*/</i> <var>26215</var>, <i>// Rule ID 1290 //</i></td></tr>
<tr><th id="11029">11029</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="11030">11030</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::mips_cmp_le_ph,</td></tr>
<tr><th id="11031">11031</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11032">11032</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11033">11033</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11034">11034</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11035">11035</th><td>        <i>// (intrinsic_void 4275:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (CMP_LE_PH_MM DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="11036">11036</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_LE_PH_MM,</td></tr>
<tr><th id="11037">11037</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="11038">11038</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="11039">11039</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11040">11040</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11041">11041</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11042">11042</th><td>        <i>// GIR_Coverage, 1290,</i></td></tr>
<tr><th id="11043">11043</th><td>        GIR_Done,</td></tr>
<tr><th id="11044">11044</th><td>      <i>// Label 739: @26215</i></td></tr>
<tr><th id="11045">11045</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 740*/</i> <var>26259</var>, <i>// Rule ID 1294 //</i></td></tr>
<tr><th id="11046">11046</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="11047">11047</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::mips_cmpu_eq_qb,</td></tr>
<tr><th id="11048">11048</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11049">11049</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11050">11050</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11051">11051</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11052">11052</th><td>        <i>// (intrinsic_void 4283:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (CMPU_EQ_QB_MM DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="11053">11053</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMPU_EQ_QB_MM,</td></tr>
<tr><th id="11054">11054</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="11055">11055</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="11056">11056</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11057">11057</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11058">11058</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11059">11059</th><td>        <i>// GIR_Coverage, 1294,</i></td></tr>
<tr><th id="11060">11060</th><td>        GIR_Done,</td></tr>
<tr><th id="11061">11061</th><td>      <i>// Label 740: @26259</i></td></tr>
<tr><th id="11062">11062</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 741*/</i> <var>26303</var>, <i>// Rule ID 1295 //</i></td></tr>
<tr><th id="11063">11063</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="11064">11064</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::mips_cmpu_lt_qb,</td></tr>
<tr><th id="11065">11065</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11066">11066</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11067">11067</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11068">11068</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11069">11069</th><td>        <i>// (intrinsic_void 4285:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (CMPU_LT_QB_MM DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="11070">11070</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMPU_LT_QB_MM,</td></tr>
<tr><th id="11071">11071</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="11072">11072</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="11073">11073</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11074">11074</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11075">11075</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11076">11076</th><td>        <i>// GIR_Coverage, 1295,</i></td></tr>
<tr><th id="11077">11077</th><td>        GIR_Done,</td></tr>
<tr><th id="11078">11078</th><td>      <i>// Label 741: @26303</i></td></tr>
<tr><th id="11079">11079</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 742*/</i> <var>26347</var>, <i>// Rule ID 1296 //</i></td></tr>
<tr><th id="11080">11080</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="11081">11081</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Intrinsic::mips_cmpu_le_qb,</td></tr>
<tr><th id="11082">11082</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11083">11083</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11084">11084</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11085">11085</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11086">11086</th><td>        <i>// (intrinsic_void 4284:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (CMPU_LE_QB_MM DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="11087">11087</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMPU_LE_QB_MM,</td></tr>
<tr><th id="11088">11088</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="11089">11089</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="11090">11090</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11091">11091</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11092">11092</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11093">11093</th><td>        <i>// GIR_Coverage, 1296,</i></td></tr>
<tr><th id="11094">11094</th><td>        GIR_Done,</td></tr>
<tr><th id="11095">11095</th><td>      <i>// Label 742: @26347</i></td></tr>
<tr><th id="11096">11096</th><td>      GIM_Reject,</td></tr>
<tr><th id="11097">11097</th><td>    <i>// Label 720: @26348</i></td></tr>
<tr><th id="11098">11098</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 743*/</i> <var>30336</var>,</td></tr>
<tr><th id="11099">11099</th><td>      GIM_CheckNumOperands, <i>/*MI*/</i><var>0</var>, <i>/*Expected*/</i><var>4</var>,</td></tr>
<tr><th id="11100">11100</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 744*/</i> <var>26417</var>, <i>// Rule ID 370 //</i></td></tr>
<tr><th id="11101">11101</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11102">11102</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shll_s_ph,</td></tr>
<tr><th id="11103">11103</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11104">11104</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11105">11105</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11106">11106</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11107">11107</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11108">11108</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="11109">11109</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="11110">11110</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt4,</td></tr>
<tr><th id="11111">11111</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="11112">11112</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="11113">11113</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="11114">11114</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4661:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rt, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt4&gt;&gt;:$rs_sa)  =&gt;  (SHLL_S_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rt, (imm:{ *:[i32] }):$rs_sa)</i></td></tr>
<tr><th id="11115">11115</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHLL_S_PH,</td></tr>
<tr><th id="11116">11116</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11117">11117</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="11118">11118</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// rs_sa</i></td></tr>
<tr><th id="11119">11119</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, <var>1</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11120">11120</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11121">11121</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11122">11122</th><td>        <i>// GIR_Coverage, 370,</i></td></tr>
<tr><th id="11123">11123</th><td>        GIR_Done,</td></tr>
<tr><th id="11124">11124</th><td>      <i>// Label 744: @26417</i></td></tr>
<tr><th id="11125">11125</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 745*/</i> <var>26481</var>, <i>// Rule ID 375 //</i></td></tr>
<tr><th id="11126">11126</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11127">11127</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shll_s_w,</td></tr>
<tr><th id="11128">11128</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11129">11129</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11130">11130</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11131">11131</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11132">11132</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11133">11133</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="11134">11134</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="11135">11135</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt5,</td></tr>
<tr><th id="11136">11136</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="11137">11137</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="11138">11138</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="11139">11139</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4662:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rt, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$rs_sa)  =&gt;  (SHLL_S_W:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt, (imm:{ *:[i32] }):$rs_sa)</i></td></tr>
<tr><th id="11140">11140</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHLL_S_W,</td></tr>
<tr><th id="11141">11141</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11142">11142</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="11143">11143</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// rs_sa</i></td></tr>
<tr><th id="11144">11144</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, <var>1</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11145">11145</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11146">11146</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11147">11147</th><td>        <i>// GIR_Coverage, 375,</i></td></tr>
<tr><th id="11148">11148</th><td>        GIR_Done,</td></tr>
<tr><th id="11149">11149</th><td>      <i>// Label 745: @26481</i></td></tr>
<tr><th id="11150">11150</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 746*/</i> <var>26545</var>, <i>// Rule ID 1225 //</i></td></tr>
<tr><th id="11151">11151</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="11152">11152</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shll_s_ph,</td></tr>
<tr><th id="11153">11153</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11154">11154</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11155">11155</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11156">11156</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11157">11157</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11158">11158</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="11159">11159</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="11160">11160</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt4,</td></tr>
<tr><th id="11161">11161</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="11162">11162</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="11163">11163</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="11164">11164</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4661:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt4&gt;&gt;:$sa)  =&gt;  (SHLL_S_PH_MM:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, (imm:{ *:[i32] }):$sa)</i></td></tr>
<tr><th id="11165">11165</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHLL_S_PH_MM,</td></tr>
<tr><th id="11166">11166</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="11167">11167</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11168">11168</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// sa</i></td></tr>
<tr><th id="11169">11169</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, <var>1</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11170">11170</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11171">11171</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11172">11172</th><td>        <i>// GIR_Coverage, 1225,</i></td></tr>
<tr><th id="11173">11173</th><td>        GIR_Done,</td></tr>
<tr><th id="11174">11174</th><td>      <i>// Label 746: @26545</i></td></tr>
<tr><th id="11175">11175</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 747*/</i> <var>26609</var>, <i>// Rule ID 1230 //</i></td></tr>
<tr><th id="11176">11176</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="11177">11177</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shll_s_w,</td></tr>
<tr><th id="11178">11178</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11179">11179</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11180">11180</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11181">11181</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11182">11182</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11183">11183</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="11184">11184</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="11185">11185</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt5,</td></tr>
<tr><th id="11186">11186</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="11187">11187</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="11188">11188</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="11189">11189</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4662:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$sa)  =&gt;  (SHLL_S_W_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, (imm:{ *:[i32] }):$sa)</i></td></tr>
<tr><th id="11190">11190</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHLL_S_W_MM,</td></tr>
<tr><th id="11191">11191</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="11192">11192</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11193">11193</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// sa</i></td></tr>
<tr><th id="11194">11194</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, <var>1</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11195">11195</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11196">11196</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11197">11197</th><td>        <i>// GIR_Coverage, 1230,</i></td></tr>
<tr><th id="11198">11198</th><td>        GIR_Done,</td></tr>
<tr><th id="11199">11199</th><td>      <i>// Label 747: @26609</i></td></tr>
<tr><th id="11200">11200</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 748*/</i> <var>26664</var>, <i>// Rule ID 1896 //</i></td></tr>
<tr><th id="11201">11201</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11202">11202</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shll_ph,</td></tr>
<tr><th id="11203">11203</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11204">11204</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11205">11205</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11206">11206</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11207">11207</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="11208">11208</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="11209">11209</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt4,</td></tr>
<tr><th id="11210">11210</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="11211">11211</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="11212">11212</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="11213">11213</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4659:{ *:[iPTR] }, v2i16:{ *:[v2i16] }:$a, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt4&gt;&gt;:$shamt)  =&gt;  (SHLL_PH:{ *:[v2i16] } v2i16:{ *:[v2i16] }:$a, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt4&gt;&gt;:$shamt)</i></td></tr>
<tr><th id="11214">11214</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHLL_PH,</td></tr>
<tr><th id="11215">11215</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11216">11216</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="11217">11217</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// shamt</i></td></tr>
<tr><th id="11218">11218</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11219">11219</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11220">11220</th><td>        <i>// GIR_Coverage, 1896,</i></td></tr>
<tr><th id="11221">11221</th><td>        GIR_Done,</td></tr>
<tr><th id="11222">11222</th><td>      <i>// Label 748: @26664</i></td></tr>
<tr><th id="11223">11223</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 749*/</i> <var>26719</var>, <i>// Rule ID 1902 //</i></td></tr>
<tr><th id="11224">11224</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11225">11225</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shll_qb,</td></tr>
<tr><th id="11226">11226</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11227">11227</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11228">11228</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11229">11229</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11230">11230</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="11231">11231</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="11232">11232</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt3,</td></tr>
<tr><th id="11233">11233</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="11234">11234</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="11235">11235</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="11236">11236</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i8] } 4660:{ *:[iPTR] }, v4i8:{ *:[v4i8] }:$a, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt3&gt;&gt;:$shamt)  =&gt;  (SHLL_QB:{ *:[v4i8] } v4i8:{ *:[v4i8] }:$a, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt3&gt;&gt;:$shamt)</i></td></tr>
<tr><th id="11237">11237</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHLL_QB,</td></tr>
<tr><th id="11238">11238</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11239">11239</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="11240">11240</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// shamt</i></td></tr>
<tr><th id="11241">11241</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11242">11242</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11243">11243</th><td>        <i>// GIR_Coverage, 1902,</i></td></tr>
<tr><th id="11244">11244</th><td>        GIR_Done,</td></tr>
<tr><th id="11245">11245</th><td>      <i>// Label 749: @26719</i></td></tr>
<tr><th id="11246">11246</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 750*/</i> <var>26775</var>, <i>// Rule ID 347 //</i></td></tr>
<tr><th id="11247">11247</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11248">11248</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addq_s_w,</td></tr>
<tr><th id="11249">11249</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11250">11250</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11251">11251</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11252">11252</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11253">11253</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11254">11254</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11255">11255</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4114:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (ADDQ_S_W:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="11256">11256</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDQ_S_W,</td></tr>
<tr><th id="11257">11257</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11258">11258</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11259">11259</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11260">11260</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11261">11261</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11262">11262</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11263">11263</th><td>        <i>// GIR_Coverage, 347,</i></td></tr>
<tr><th id="11264">11264</th><td>        GIR_Done,</td></tr>
<tr><th id="11265">11265</th><td>      <i>// Label 750: @26775</i></td></tr>
<tr><th id="11266">11266</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 751*/</i> <var>26831</var>, <i>// Rule ID 348 //</i></td></tr>
<tr><th id="11267">11267</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11268">11268</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subq_s_w,</td></tr>
<tr><th id="11269">11269</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11270">11270</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11271">11271</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11272">11272</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11273">11273</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11274">11274</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11275">11275</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4734:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (SUBQ_S_W:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="11276">11276</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBQ_S_W,</td></tr>
<tr><th id="11277">11277</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11278">11278</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11279">11279</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11280">11280</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11281">11281</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11282">11282</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11283">11283</th><td>        <i>// GIR_Coverage, 348,</i></td></tr>
<tr><th id="11284">11284</th><td>        GIR_Done,</td></tr>
<tr><th id="11285">11285</th><td>      <i>// Label 751: @26831</i></td></tr>
<tr><th id="11286">11286</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 752*/</i> <var>26887</var>, <i>// Rule ID 355 //</i></td></tr>
<tr><th id="11287">11287</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11288">11288</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precrq_rs_ph_w,</td></tr>
<tr><th id="11289">11289</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11290">11290</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11291">11291</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11292">11292</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11293">11293</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11294">11294</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11295">11295</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4640:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (PRECRQ_RS_PH_W:{ *:[v2i16] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="11296">11296</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECRQ_RS_PH_W,</td></tr>
<tr><th id="11297">11297</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11298">11298</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11299">11299</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11300">11300</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11301">11301</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11302">11302</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11303">11303</th><td>        <i>// GIR_Coverage, 355,</i></td></tr>
<tr><th id="11304">11304</th><td>        GIR_Done,</td></tr>
<tr><th id="11305">11305</th><td>      <i>// Label 752: @26887</i></td></tr>
<tr><th id="11306">11306</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 753*/</i> <var>26943</var>, <i>// Rule ID 356 //</i></td></tr>
<tr><th id="11307">11307</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11308">11308</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precrqu_s_qb_ph,</td></tr>
<tr><th id="11309">11309</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11310">11310</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11311">11311</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11312">11312</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11313">11313</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11314">11314</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11315">11315</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i8] } 4641:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (PRECRQU_S_QB_PH:{ *:[v4i8] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="11316">11316</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECRQU_S_QB_PH,</td></tr>
<tr><th id="11317">11317</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11318">11318</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11319">11319</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11320">11320</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11321">11321</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11322">11322</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11323">11323</th><td>        <i>// GIR_Coverage, 356,</i></td></tr>
<tr><th id="11324">11324</th><td>        GIR_Done,</td></tr>
<tr><th id="11325">11325</th><td>      <i>// Label 753: @26943</i></td></tr>
<tr><th id="11326">11326</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 754*/</i> <var>26999</var>, <i>// Rule ID 367 //</i></td></tr>
<tr><th id="11327">11327</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11328">11328</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shll_qb,</td></tr>
<tr><th id="11329">11329</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11330">11330</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11331">11331</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11332">11332</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11333">11333</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11334">11334</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11335">11335</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i8] } 4660:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)  =&gt;  (SHLLV_QB:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)</i></td></tr>
<tr><th id="11336">11336</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHLLV_QB,</td></tr>
<tr><th id="11337">11337</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11338">11338</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="11339">11339</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs_sa</i></td></tr>
<tr><th id="11340">11340</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11341">11341</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11342">11342</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11343">11343</th><td>        <i>// GIR_Coverage, 367,</i></td></tr>
<tr><th id="11344">11344</th><td>        GIR_Done,</td></tr>
<tr><th id="11345">11345</th><td>      <i>// Label 754: @26999</i></td></tr>
<tr><th id="11346">11346</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 755*/</i> <var>27055</var>, <i>// Rule ID 369 //</i></td></tr>
<tr><th id="11347">11347</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11348">11348</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shll_ph,</td></tr>
<tr><th id="11349">11349</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11350">11350</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11351">11351</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11352">11352</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11353">11353</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11354">11354</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11355">11355</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4659:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)  =&gt;  (SHLLV_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)</i></td></tr>
<tr><th id="11356">11356</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHLLV_PH,</td></tr>
<tr><th id="11357">11357</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11358">11358</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="11359">11359</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs_sa</i></td></tr>
<tr><th id="11360">11360</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11361">11361</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11362">11362</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11363">11363</th><td>        <i>// GIR_Coverage, 369,</i></td></tr>
<tr><th id="11364">11364</th><td>        GIR_Done,</td></tr>
<tr><th id="11365">11365</th><td>      <i>// Label 755: @27055</i></td></tr>
<tr><th id="11366">11366</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 756*/</i> <var>27111</var>, <i>// Rule ID 371 //</i></td></tr>
<tr><th id="11367">11367</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11368">11368</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shll_s_ph,</td></tr>
<tr><th id="11369">11369</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11370">11370</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11371">11371</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11372">11372</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11373">11373</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11374">11374</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11375">11375</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4661:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)  =&gt;  (SHLLV_S_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)</i></td></tr>
<tr><th id="11376">11376</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHLLV_S_PH,</td></tr>
<tr><th id="11377">11377</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11378">11378</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="11379">11379</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs_sa</i></td></tr>
<tr><th id="11380">11380</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11381">11381</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11382">11382</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11383">11383</th><td>        <i>// GIR_Coverage, 371,</i></td></tr>
<tr><th id="11384">11384</th><td>        GIR_Done,</td></tr>
<tr><th id="11385">11385</th><td>      <i>// Label 756: @27111</i></td></tr>
<tr><th id="11386">11386</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 757*/</i> <var>27167</var>, <i>// Rule ID 376 //</i></td></tr>
<tr><th id="11387">11387</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11388">11388</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shll_s_w,</td></tr>
<tr><th id="11389">11389</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11390">11390</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11391">11391</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11392">11392</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11393">11393</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11394">11394</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11395">11395</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4662:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)  =&gt;  (SHLLV_S_W:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt, GPR32Opnd:{ *:[i32] }:$rs_sa)</i></td></tr>
<tr><th id="11396">11396</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHLLV_S_W,</td></tr>
<tr><th id="11397">11397</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11398">11398</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="11399">11399</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs_sa</i></td></tr>
<tr><th id="11400">11400</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11401">11401</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11402">11402</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11403">11403</th><td>        <i>// GIR_Coverage, 376,</i></td></tr>
<tr><th id="11404">11404</th><td>        GIR_Done,</td></tr>
<tr><th id="11405">11405</th><td>      <i>// Label 757: @27167</i></td></tr>
<tr><th id="11406">11406</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 758*/</i> <var>27223</var>, <i>// Rule ID 379 //</i></td></tr>
<tr><th id="11407">11407</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11408">11408</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_muleu_s_ph_qbl,</td></tr>
<tr><th id="11409">11409</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11410">11410</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11411">11411</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11412">11412</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11413">11413</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11414">11414</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11415">11415</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4582:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (MULEU_S_PH_QBL:{ *:[v2i16] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="11416">11416</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULEU_S_PH_QBL,</td></tr>
<tr><th id="11417">11417</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11418">11418</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11419">11419</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11420">11420</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11421">11421</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11422">11422</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11423">11423</th><td>        <i>// GIR_Coverage, 379,</i></td></tr>
<tr><th id="11424">11424</th><td>        GIR_Done,</td></tr>
<tr><th id="11425">11425</th><td>      <i>// Label 758: @27223</i></td></tr>
<tr><th id="11426">11426</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 759*/</i> <var>27279</var>, <i>// Rule ID 380 //</i></td></tr>
<tr><th id="11427">11427</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11428">11428</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_muleu_s_ph_qbr,</td></tr>
<tr><th id="11429">11429</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11430">11430</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11431">11431</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11432">11432</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11433">11433</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11434">11434</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11435">11435</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4583:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (MULEU_S_PH_QBR:{ *:[v2i16] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="11436">11436</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULEU_S_PH_QBR,</td></tr>
<tr><th id="11437">11437</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11438">11438</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11439">11439</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11440">11440</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11441">11441</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11442">11442</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11443">11443</th><td>        <i>// GIR_Coverage, 380,</i></td></tr>
<tr><th id="11444">11444</th><td>        GIR_Done,</td></tr>
<tr><th id="11445">11445</th><td>      <i>// Label 759: @27279</i></td></tr>
<tr><th id="11446">11446</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 760*/</i> <var>27335</var>, <i>// Rule ID 381 //</i></td></tr>
<tr><th id="11447">11447</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11448">11448</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_muleq_s_w_phl,</td></tr>
<tr><th id="11449">11449</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11450">11450</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11451">11451</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11452">11452</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11453">11453</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11454">11454</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11455">11455</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4580:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (MULEQ_S_W_PHL:{ *:[i32] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="11456">11456</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULEQ_S_W_PHL,</td></tr>
<tr><th id="11457">11457</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11458">11458</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11459">11459</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11460">11460</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11461">11461</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11462">11462</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11463">11463</th><td>        <i>// GIR_Coverage, 381,</i></td></tr>
<tr><th id="11464">11464</th><td>        GIR_Done,</td></tr>
<tr><th id="11465">11465</th><td>      <i>// Label 760: @27335</i></td></tr>
<tr><th id="11466">11466</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 761*/</i> <var>27391</var>, <i>// Rule ID 382 //</i></td></tr>
<tr><th id="11467">11467</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11468">11468</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_muleq_s_w_phr,</td></tr>
<tr><th id="11469">11469</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11470">11470</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11471">11471</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11472">11472</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11473">11473</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11474">11474</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11475">11475</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4581:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (MULEQ_S_W_PHR:{ *:[i32] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="11476">11476</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULEQ_S_W_PHR,</td></tr>
<tr><th id="11477">11477</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11478">11478</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11479">11479</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11480">11480</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11481">11481</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11482">11482</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11483">11483</th><td>        <i>// GIR_Coverage, 382,</i></td></tr>
<tr><th id="11484">11484</th><td>        GIR_Done,</td></tr>
<tr><th id="11485">11485</th><td>      <i>// Label 761: @27391</i></td></tr>
<tr><th id="11486">11486</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 762*/</i> <var>27447</var>, <i>// Rule ID 383 //</i></td></tr>
<tr><th id="11487">11487</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11488">11488</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_mulq_rs_ph,</td></tr>
<tr><th id="11489">11489</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11490">11490</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11491">11491</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11492">11492</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11493">11493</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11494">11494</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11495">11495</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4584:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (MULQ_RS_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="11496">11496</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULQ_RS_PH,</td></tr>
<tr><th id="11497">11497</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11498">11498</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11499">11499</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11500">11500</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11501">11501</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11502">11502</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11503">11503</th><td>        <i>// GIR_Coverage, 383,</i></td></tr>
<tr><th id="11504">11504</th><td>        GIR_Done,</td></tr>
<tr><th id="11505">11505</th><td>      <i>// Label 762: @27447</i></td></tr>
<tr><th id="11506">11506</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 763*/</i> <var>27503</var>, <i>// Rule ID 408 //</i></td></tr>
<tr><th id="11507">11507</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11508">11508</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_cmpgu_eq_qb,</td></tr>
<tr><th id="11509">11509</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11510">11510</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11511">11511</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11512">11512</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11513">11513</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11514">11514</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11515">11515</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4280:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (CMPGU_EQ_QB:{ *:[i32] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="11516">11516</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMPGU_EQ_QB,</td></tr>
<tr><th id="11517">11517</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11518">11518</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11519">11519</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11520">11520</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11521">11521</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11522">11522</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11523">11523</th><td>        <i>// GIR_Coverage, 408,</i></td></tr>
<tr><th id="11524">11524</th><td>        GIR_Done,</td></tr>
<tr><th id="11525">11525</th><td>      <i>// Label 763: @27503</i></td></tr>
<tr><th id="11526">11526</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 764*/</i> <var>27559</var>, <i>// Rule ID 409 //</i></td></tr>
<tr><th id="11527">11527</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11528">11528</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_cmpgu_lt_qb,</td></tr>
<tr><th id="11529">11529</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11530">11530</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11531">11531</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11532">11532</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11533">11533</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11534">11534</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11535">11535</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4282:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (CMPGU_LT_QB:{ *:[i32] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="11536">11536</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMPGU_LT_QB,</td></tr>
<tr><th id="11537">11537</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11538">11538</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11539">11539</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11540">11540</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11541">11541</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11542">11542</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11543">11543</th><td>        <i>// GIR_Coverage, 409,</i></td></tr>
<tr><th id="11544">11544</th><td>        GIR_Done,</td></tr>
<tr><th id="11545">11545</th><td>      <i>// Label 764: @27559</i></td></tr>
<tr><th id="11546">11546</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 765*/</i> <var>27615</var>, <i>// Rule ID 410 //</i></td></tr>
<tr><th id="11547">11547</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11548">11548</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_cmpgu_le_qb,</td></tr>
<tr><th id="11549">11549</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11550">11550</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11551">11551</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11552">11552</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11553">11553</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11554">11554</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11555">11555</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4281:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (CMPGU_LE_QB:{ *:[i32] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="11556">11556</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMPGU_LE_QB,</td></tr>
<tr><th id="11557">11557</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11558">11558</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11559">11559</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11560">11560</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11561">11561</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11562">11562</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11563">11563</th><td>        <i>// GIR_Coverage, 410,</i></td></tr>
<tr><th id="11564">11564</th><td>        GIR_Done,</td></tr>
<tr><th id="11565">11565</th><td>      <i>// Label 765: @27615</i></td></tr>
<tr><th id="11566">11566</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 766*/</i> <var>27671</var>, <i>// Rule ID 420 //</i></td></tr>
<tr><th id="11567">11567</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11568">11568</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_pick_qb,</td></tr>
<tr><th id="11569">11569</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11570">11570</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11571">11571</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11572">11572</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11573">11573</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11574">11574</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11575">11575</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i8] } 4624:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (PICK_QB:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="11576">11576</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PICK_QB,</td></tr>
<tr><th id="11577">11577</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11578">11578</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11579">11579</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11580">11580</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11581">11581</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11582">11582</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11583">11583</th><td>        <i>// GIR_Coverage, 420,</i></td></tr>
<tr><th id="11584">11584</th><td>        GIR_Done,</td></tr>
<tr><th id="11585">11585</th><td>      <i>// Label 766: @27671</i></td></tr>
<tr><th id="11586">11586</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 767*/</i> <var>27727</var>, <i>// Rule ID 421 //</i></td></tr>
<tr><th id="11587">11587</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11588">11588</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_pick_ph,</td></tr>
<tr><th id="11589">11589</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11590">11590</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11591">11591</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11592">11592</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11593">11593</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11594">11594</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11595">11595</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4623:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (PICK_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="11596">11596</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PICK_PH,</td></tr>
<tr><th id="11597">11597</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11598">11598</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11599">11599</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11600">11600</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11601">11601</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11602">11602</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11603">11603</th><td>        <i>// GIR_Coverage, 421,</i></td></tr>
<tr><th id="11604">11604</th><td>        GIR_Done,</td></tr>
<tr><th id="11605">11605</th><td>      <i>// Label 767: @27727</i></td></tr>
<tr><th id="11606">11606</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 768*/</i> <var>27783</var>, <i>// Rule ID 425 //</i></td></tr>
<tr><th id="11607">11607</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="11608">11608</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_insv,</td></tr>
<tr><th id="11609">11609</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11610">11610</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11611">11611</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11612">11612</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11613">11613</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11614">11614</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11615">11615</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4482:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$src, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (INSV:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$src, GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="11616">11616</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::INSV,</td></tr>
<tr><th id="11617">11617</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="11618">11618</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src</i></td></tr>
<tr><th id="11619">11619</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="11620">11620</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11621">11621</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11622">11622</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11623">11623</th><td>        <i>// GIR_Coverage, 425,</i></td></tr>
<tr><th id="11624">11624</th><td>        GIR_Done,</td></tr>
<tr><th id="11625">11625</th><td>      <i>// Label 768: @27783</i></td></tr>
<tr><th id="11626">11626</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 769*/</i> <var>27839</var>, <i>// Rule ID 431 //</i></td></tr>
<tr><th id="11627">11627</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="11628">11628</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addu_ph,</td></tr>
<tr><th id="11629">11629</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11630">11630</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11631">11631</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11632">11632</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11633">11633</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11634">11634</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11635">11635</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4132:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (ADDU_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="11636">11636</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDU_PH,</td></tr>
<tr><th id="11637">11637</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11638">11638</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11639">11639</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11640">11640</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11641">11641</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11642">11642</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11643">11643</th><td>        <i>// GIR_Coverage, 431,</i></td></tr>
<tr><th id="11644">11644</th><td>        GIR_Done,</td></tr>
<tr><th id="11645">11645</th><td>      <i>// Label 769: @27839</i></td></tr>
<tr><th id="11646">11646</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 770*/</i> <var>27895</var>, <i>// Rule ID 432 //</i></td></tr>
<tr><th id="11647">11647</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="11648">11648</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addu_s_ph,</td></tr>
<tr><th id="11649">11649</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11650">11650</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11651">11651</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11652">11652</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11653">11653</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11654">11654</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11655">11655</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4134:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (ADDU_S_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="11656">11656</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDU_S_PH,</td></tr>
<tr><th id="11657">11657</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11658">11658</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11659">11659</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11660">11660</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11661">11661</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11662">11662</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11663">11663</th><td>        <i>// GIR_Coverage, 432,</i></td></tr>
<tr><th id="11664">11664</th><td>        GIR_Done,</td></tr>
<tr><th id="11665">11665</th><td>      <i>// Label 770: @27895</i></td></tr>
<tr><th id="11666">11666</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 771*/</i> <var>27951</var>, <i>// Rule ID 433 //</i></td></tr>
<tr><th id="11667">11667</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="11668">11668</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subu_ph,</td></tr>
<tr><th id="11669">11669</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11670">11670</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11671">11671</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11672">11672</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11673">11673</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11674">11674</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11675">11675</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4755:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (SUBU_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="11676">11676</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBU_PH,</td></tr>
<tr><th id="11677">11677</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11678">11678</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11679">11679</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11680">11680</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11681">11681</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11682">11682</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11683">11683</th><td>        <i>// GIR_Coverage, 433,</i></td></tr>
<tr><th id="11684">11684</th><td>        GIR_Done,</td></tr>
<tr><th id="11685">11685</th><td>      <i>// Label 771: @27951</i></td></tr>
<tr><th id="11686">11686</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 772*/</i> <var>28007</var>, <i>// Rule ID 434 //</i></td></tr>
<tr><th id="11687">11687</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="11688">11688</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subu_s_ph,</td></tr>
<tr><th id="11689">11689</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11690">11690</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11691">11691</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11692">11692</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11693">11693</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11694">11694</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11695">11695</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4757:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (SUBU_S_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="11696">11696</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBU_S_PH,</td></tr>
<tr><th id="11697">11697</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11698">11698</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11699">11699</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11700">11700</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11701">11701</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11702">11702</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11703">11703</th><td>        <i>// GIR_Coverage, 434,</i></td></tr>
<tr><th id="11704">11704</th><td>        GIR_Done,</td></tr>
<tr><th id="11705">11705</th><td>      <i>// Label 772: @28007</i></td></tr>
<tr><th id="11706">11706</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 773*/</i> <var>28063</var>, <i>// Rule ID 435 //</i></td></tr>
<tr><th id="11707">11707</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="11708">11708</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_cmpgdu_eq_qb,</td></tr>
<tr><th id="11709">11709</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11710">11710</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11711">11711</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11712">11712</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11713">11713</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11714">11714</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11715">11715</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4277:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (CMPGDU_EQ_QB:{ *:[i32] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="11716">11716</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMPGDU_EQ_QB,</td></tr>
<tr><th id="11717">11717</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11718">11718</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11719">11719</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11720">11720</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11721">11721</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11722">11722</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11723">11723</th><td>        <i>// GIR_Coverage, 435,</i></td></tr>
<tr><th id="11724">11724</th><td>        GIR_Done,</td></tr>
<tr><th id="11725">11725</th><td>      <i>// Label 773: @28063</i></td></tr>
<tr><th id="11726">11726</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 774*/</i> <var>28119</var>, <i>// Rule ID 436 //</i></td></tr>
<tr><th id="11727">11727</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="11728">11728</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_cmpgdu_lt_qb,</td></tr>
<tr><th id="11729">11729</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11730">11730</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11731">11731</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11732">11732</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11733">11733</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11734">11734</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11735">11735</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4279:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (CMPGDU_LT_QB:{ *:[i32] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="11736">11736</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMPGDU_LT_QB,</td></tr>
<tr><th id="11737">11737</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11738">11738</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11739">11739</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11740">11740</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11741">11741</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11742">11742</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11743">11743</th><td>        <i>// GIR_Coverage, 436,</i></td></tr>
<tr><th id="11744">11744</th><td>        GIR_Done,</td></tr>
<tr><th id="11745">11745</th><td>      <i>// Label 774: @28119</i></td></tr>
<tr><th id="11746">11746</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 775*/</i> <var>28175</var>, <i>// Rule ID 437 //</i></td></tr>
<tr><th id="11747">11747</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="11748">11748</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_cmpgdu_le_qb,</td></tr>
<tr><th id="11749">11749</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11750">11750</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11751">11751</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11752">11752</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11753">11753</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11754">11754</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11755">11755</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4278:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (CMPGDU_LE_QB:{ *:[i32] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="11756">11756</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMPGDU_LE_QB,</td></tr>
<tr><th id="11757">11757</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11758">11758</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11759">11759</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11760">11760</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11761">11761</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11762">11762</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11763">11763</th><td>        <i>// GIR_Coverage, 437,</i></td></tr>
<tr><th id="11764">11764</th><td>        GIR_Done,</td></tr>
<tr><th id="11765">11765</th><td>      <i>// Label 775: @28175</i></td></tr>
<tr><th id="11766">11766</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 776*/</i> <var>28231</var>, <i>// Rule ID 451 //</i></td></tr>
<tr><th id="11767">11767</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="11768">11768</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_mul_s_ph,</td></tr>
<tr><th id="11769">11769</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11770">11770</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11771">11771</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11772">11772</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11773">11773</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11774">11774</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11775">11775</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4579:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (MUL_S_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="11776">11776</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MUL_S_PH,</td></tr>
<tr><th id="11777">11777</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11778">11778</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11779">11779</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11780">11780</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11781">11781</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11782">11782</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11783">11783</th><td>        <i>// GIR_Coverage, 451,</i></td></tr>
<tr><th id="11784">11784</th><td>        GIR_Done,</td></tr>
<tr><th id="11785">11785</th><td>      <i>// Label 776: @28231</i></td></tr>
<tr><th id="11786">11786</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 777*/</i> <var>28287</var>, <i>// Rule ID 452 //</i></td></tr>
<tr><th id="11787">11787</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="11788">11788</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_mulq_s_w,</td></tr>
<tr><th id="11789">11789</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11790">11790</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11791">11791</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11792">11792</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11793">11793</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11794">11794</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11795">11795</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4587:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MULQ_S_W:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="11796">11796</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULQ_S_W,</td></tr>
<tr><th id="11797">11797</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11798">11798</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11799">11799</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11800">11800</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11801">11801</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11802">11802</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11803">11803</th><td>        <i>// GIR_Coverage, 452,</i></td></tr>
<tr><th id="11804">11804</th><td>        GIR_Done,</td></tr>
<tr><th id="11805">11805</th><td>      <i>// Label 777: @28287</i></td></tr>
<tr><th id="11806">11806</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 778*/</i> <var>28343</var>, <i>// Rule ID 453 //</i></td></tr>
<tr><th id="11807">11807</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="11808">11808</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_mulq_rs_w,</td></tr>
<tr><th id="11809">11809</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11810">11810</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11811">11811</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11812">11812</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11813">11813</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11814">11814</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11815">11815</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4585:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MULQ_RS_W:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="11816">11816</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULQ_RS_W,</td></tr>
<tr><th id="11817">11817</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11818">11818</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11819">11819</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11820">11820</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11821">11821</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11822">11822</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11823">11823</th><td>        <i>// GIR_Coverage, 453,</i></td></tr>
<tr><th id="11824">11824</th><td>        GIR_Done,</td></tr>
<tr><th id="11825">11825</th><td>      <i>// Label 778: @28343</i></td></tr>
<tr><th id="11826">11826</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 779*/</i> <var>28399</var>, <i>// Rule ID 454 //</i></td></tr>
<tr><th id="11827">11827</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="11828">11828</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_mulq_s_ph,</td></tr>
<tr><th id="11829">11829</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11830">11830</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11831">11831</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11832">11832</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11833">11833</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11834">11834</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11835">11835</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4586:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (MULQ_S_PH:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="11836">11836</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULQ_S_PH,</td></tr>
<tr><th id="11837">11837</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11838">11838</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11839">11839</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11840">11840</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11841">11841</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11842">11842</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11843">11843</th><td>        <i>// GIR_Coverage, 454,</i></td></tr>
<tr><th id="11844">11844</th><td>        GIR_Done,</td></tr>
<tr><th id="11845">11845</th><td>      <i>// Label 779: @28399</i></td></tr>
<tr><th id="11846">11846</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 780*/</i> <var>28455</var>, <i>// Rule ID 464 //</i></td></tr>
<tr><th id="11847">11847</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="11848">11848</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precr_qb_ph,</td></tr>
<tr><th id="11849">11849</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11850">11850</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11851">11851</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11852">11852</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11853">11853</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11854">11854</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11855">11855</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i8] } 4635:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (PRECR_QB_PH:{ *:[v4i8] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="11856">11856</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECR_QB_PH,</td></tr>
<tr><th id="11857">11857</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11858">11858</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11859">11859</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11860">11860</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11861">11861</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11862">11862</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11863">11863</th><td>        <i>// GIR_Coverage, 464,</i></td></tr>
<tr><th id="11864">11864</th><td>        GIR_Done,</td></tr>
<tr><th id="11865">11865</th><td>      <i>// Label 780: @28455</i></td></tr>
<tr><th id="11866">11866</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 781*/</i> <var>28511</var>, <i>// Rule ID 1210 //</i></td></tr>
<tr><th id="11867">11867</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="11868">11868</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addq_s_w,</td></tr>
<tr><th id="11869">11869</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11870">11870</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11871">11871</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11872">11872</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11873">11873</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11874">11874</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11875">11875</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4114:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (ADDQ_S_W_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="11876">11876</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDQ_S_W_MM,</td></tr>
<tr><th id="11877">11877</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11878">11878</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11879">11879</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="11880">11880</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11881">11881</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11882">11882</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11883">11883</th><td>        <i>// GIR_Coverage, 1210,</i></td></tr>
<tr><th id="11884">11884</th><td>        GIR_Done,</td></tr>
<tr><th id="11885">11885</th><td>      <i>// Label 781: @28511</i></td></tr>
<tr><th id="11886">11886</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 782*/</i> <var>28567</var>, <i>// Rule ID 1218 //</i></td></tr>
<tr><th id="11887">11887</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="11888">11888</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_insv,</td></tr>
<tr><th id="11889">11889</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11890">11890</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11891">11891</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11892">11892</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11893">11893</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11894">11894</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11895">11895</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4482:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$src, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (INSV_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$src, GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="11896">11896</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::INSV_MM,</td></tr>
<tr><th id="11897">11897</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="11898">11898</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src</i></td></tr>
<tr><th id="11899">11899</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="11900">11900</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11901">11901</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11902">11902</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11903">11903</th><td>        <i>// GIR_Coverage, 1218,</i></td></tr>
<tr><th id="11904">11904</th><td>        GIR_Done,</td></tr>
<tr><th id="11905">11905</th><td>      <i>// Label 782: @28567</i></td></tr>
<tr><th id="11906">11906</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 783*/</i> <var>28623</var>, <i>// Rule ID 1226 //</i></td></tr>
<tr><th id="11907">11907</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="11908">11908</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shll_ph,</td></tr>
<tr><th id="11909">11909</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11910">11910</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11911">11911</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11912">11912</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11913">11913</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11914">11914</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11915">11915</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4659:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (SHLLV_PH_MM:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="11916">11916</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHLLV_PH_MM,</td></tr>
<tr><th id="11917">11917</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11918">11918</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="11919">11919</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="11920">11920</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11921">11921</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11922">11922</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11923">11923</th><td>        <i>// GIR_Coverage, 1226,</i></td></tr>
<tr><th id="11924">11924</th><td>        GIR_Done,</td></tr>
<tr><th id="11925">11925</th><td>      <i>// Label 783: @28623</i></td></tr>
<tr><th id="11926">11926</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 784*/</i> <var>28679</var>, <i>// Rule ID 1227 //</i></td></tr>
<tr><th id="11927">11927</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="11928">11928</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shll_s_ph,</td></tr>
<tr><th id="11929">11929</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11930">11930</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="11931">11931</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11932">11932</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11933">11933</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11934">11934</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11935">11935</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4661:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (SHLLV_S_PH_MM:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="11936">11936</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHLLV_S_PH_MM,</td></tr>
<tr><th id="11937">11937</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11938">11938</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="11939">11939</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="11940">11940</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11941">11941</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11942">11942</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11943">11943</th><td>        <i>// GIR_Coverage, 1227,</i></td></tr>
<tr><th id="11944">11944</th><td>        GIR_Done,</td></tr>
<tr><th id="11945">11945</th><td>      <i>// Label 784: @28679</i></td></tr>
<tr><th id="11946">11946</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 785*/</i> <var>28735</var>, <i>// Rule ID 1228 //</i></td></tr>
<tr><th id="11947">11947</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="11948">11948</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shll_qb,</td></tr>
<tr><th id="11949">11949</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11950">11950</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="11951">11951</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11952">11952</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11953">11953</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="11954">11954</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11955">11955</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i8] } 4660:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (SHLLV_QB_MM:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="11956">11956</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHLLV_QB_MM,</td></tr>
<tr><th id="11957">11957</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11958">11958</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="11959">11959</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="11960">11960</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11961">11961</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11962">11962</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11963">11963</th><td>        <i>// GIR_Coverage, 1228,</i></td></tr>
<tr><th id="11964">11964</th><td>        GIR_Done,</td></tr>
<tr><th id="11965">11965</th><td>      <i>// Label 785: @28735</i></td></tr>
<tr><th id="11966">11966</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 786*/</i> <var>28791</var>, <i>// Rule ID 1229 //</i></td></tr>
<tr><th id="11967">11967</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="11968">11968</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_shll_s_w,</td></tr>
<tr><th id="11969">11969</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11970">11970</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11971">11971</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11972">11972</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11973">11973</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11974">11974</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11975">11975</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4662:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (SHLLV_S_W_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="11976">11976</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SHLLV_S_W_MM,</td></tr>
<tr><th id="11977">11977</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11978">11978</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rt</i></td></tr>
<tr><th id="11979">11979</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rs</i></td></tr>
<tr><th id="11980">11980</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="11981">11981</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11982">11982</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="11983">11983</th><td>        <i>// GIR_Coverage, 1229,</i></td></tr>
<tr><th id="11984">11984</th><td>        GIR_Done,</td></tr>
<tr><th id="11985">11985</th><td>      <i>// Label 786: @28791</i></td></tr>
<tr><th id="11986">11986</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 787*/</i> <var>28847</var>, <i>// Rule ID 1248 //</i></td></tr>
<tr><th id="11987">11987</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="11988">11988</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subq_s_w,</td></tr>
<tr><th id="11989">11989</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11990">11990</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11991">11991</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="11992">11992</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11993">11993</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11994">11994</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="11995">11995</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4734:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (SUBQ_S_W_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="11996">11996</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBQ_S_W_MM,</td></tr>
<tr><th id="11997">11997</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="11998">11998</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="11999">11999</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12000">12000</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12001">12001</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12002">12002</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12003">12003</th><td>        <i>// GIR_Coverage, 1248,</i></td></tr>
<tr><th id="12004">12004</th><td>        GIR_Done,</td></tr>
<tr><th id="12005">12005</th><td>      <i>// Label 787: @28847</i></td></tr>
<tr><th id="12006">12006</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 788*/</i> <var>28903</var>, <i>// Rule ID 1254 //</i></td></tr>
<tr><th id="12007">12007</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="12008">12008</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_muleq_s_w_phl,</td></tr>
<tr><th id="12009">12009</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12010">12010</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12011">12011</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12012">12012</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12013">12013</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12014">12014</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12015">12015</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4580:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (MULEQ_S_W_PHL_MM:{ *:[i32] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="12016">12016</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULEQ_S_W_PHL_MM,</td></tr>
<tr><th id="12017">12017</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12018">12018</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12019">12019</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12020">12020</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12021">12021</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12022">12022</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12023">12023</th><td>        <i>// GIR_Coverage, 1254,</i></td></tr>
<tr><th id="12024">12024</th><td>        GIR_Done,</td></tr>
<tr><th id="12025">12025</th><td>      <i>// Label 788: @28903</i></td></tr>
<tr><th id="12026">12026</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 789*/</i> <var>28959</var>, <i>// Rule ID 1255 //</i></td></tr>
<tr><th id="12027">12027</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="12028">12028</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_muleq_s_w_phr,</td></tr>
<tr><th id="12029">12029</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12030">12030</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12031">12031</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12032">12032</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12033">12033</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12034">12034</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12035">12035</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4581:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (MULEQ_S_W_PHR_MM:{ *:[i32] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="12036">12036</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULEQ_S_W_PHR_MM,</td></tr>
<tr><th id="12037">12037</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12038">12038</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12039">12039</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12040">12040</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12041">12041</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12042">12042</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12043">12043</th><td>        <i>// GIR_Coverage, 1255,</i></td></tr>
<tr><th id="12044">12044</th><td>        GIR_Done,</td></tr>
<tr><th id="12045">12045</th><td>      <i>// Label 789: @28959</i></td></tr>
<tr><th id="12046">12046</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 790*/</i> <var>29015</var>, <i>// Rule ID 1256 //</i></td></tr>
<tr><th id="12047">12047</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="12048">12048</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_muleu_s_ph_qbl,</td></tr>
<tr><th id="12049">12049</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12050">12050</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="12051">12051</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12052">12052</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12053">12053</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12054">12054</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12055">12055</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4582:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (MULEU_S_PH_QBL_MM:{ *:[v2i16] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="12056">12056</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULEU_S_PH_QBL_MM,</td></tr>
<tr><th id="12057">12057</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12058">12058</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12059">12059</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12060">12060</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12061">12061</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12062">12062</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12063">12063</th><td>        <i>// GIR_Coverage, 1256,</i></td></tr>
<tr><th id="12064">12064</th><td>        GIR_Done,</td></tr>
<tr><th id="12065">12065</th><td>      <i>// Label 790: @29015</i></td></tr>
<tr><th id="12066">12066</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 791*/</i> <var>29071</var>, <i>// Rule ID 1257 //</i></td></tr>
<tr><th id="12067">12067</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="12068">12068</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_muleu_s_ph_qbr,</td></tr>
<tr><th id="12069">12069</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12070">12070</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="12071">12071</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12072">12072</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12073">12073</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12074">12074</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12075">12075</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4583:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (MULEU_S_PH_QBR_MM:{ *:[v2i16] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="12076">12076</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULEU_S_PH_QBR_MM,</td></tr>
<tr><th id="12077">12077</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12078">12078</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12079">12079</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12080">12080</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12081">12081</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12082">12082</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12083">12083</th><td>        <i>// GIR_Coverage, 1257,</i></td></tr>
<tr><th id="12084">12084</th><td>        GIR_Done,</td></tr>
<tr><th id="12085">12085</th><td>      <i>// Label 791: @29071</i></td></tr>
<tr><th id="12086">12086</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 792*/</i> <var>29127</var>, <i>// Rule ID 1258 //</i></td></tr>
<tr><th id="12087">12087</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="12088">12088</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_mulq_rs_ph,</td></tr>
<tr><th id="12089">12089</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12090">12090</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12091">12091</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12092">12092</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12093">12093</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12094">12094</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12095">12095</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4584:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (MULQ_RS_PH_MM:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="12096">12096</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULQ_RS_PH_MM,</td></tr>
<tr><th id="12097">12097</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12098">12098</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12099">12099</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12100">12100</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12101">12101</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12102">12102</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12103">12103</th><td>        <i>// GIR_Coverage, 1258,</i></td></tr>
<tr><th id="12104">12104</th><td>        GIR_Done,</td></tr>
<tr><th id="12105">12105</th><td>      <i>// Label 792: @29127</i></td></tr>
<tr><th id="12106">12106</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 793*/</i> <var>29183</var>, <i>// Rule ID 1261 //</i></td></tr>
<tr><th id="12107">12107</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="12108">12108</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precrqu_s_qb_ph,</td></tr>
<tr><th id="12109">12109</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="12110">12110</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12111">12111</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12112">12112</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12113">12113</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12114">12114</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12115">12115</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i8] } 4641:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (PRECRQU_S_QB_PH_MM:{ *:[v4i8] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="12116">12116</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECRQU_S_QB_PH_MM,</td></tr>
<tr><th id="12117">12117</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12118">12118</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12119">12119</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12120">12120</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12121">12121</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12122">12122</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12123">12123</th><td>        <i>// GIR_Coverage, 1261,</i></td></tr>
<tr><th id="12124">12124</th><td>        GIR_Done,</td></tr>
<tr><th id="12125">12125</th><td>      <i>// Label 793: @29183</i></td></tr>
<tr><th id="12126">12126</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 794*/</i> <var>29239</var>, <i>// Rule ID 1262 //</i></td></tr>
<tr><th id="12127">12127</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="12128">12128</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precrq_rs_ph_w,</td></tr>
<tr><th id="12129">12129</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12130">12130</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12131">12131</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12132">12132</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12133">12133</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12134">12134</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12135">12135</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4640:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (PRECRQ_RS_PH_W_MM:{ *:[v2i16] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="12136">12136</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECRQ_RS_PH_W_MM,</td></tr>
<tr><th id="12137">12137</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12138">12138</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12139">12139</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12140">12140</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12141">12141</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12142">12142</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12143">12143</th><td>        <i>// GIR_Coverage, 1262,</i></td></tr>
<tr><th id="12144">12144</th><td>        GIR_Done,</td></tr>
<tr><th id="12145">12145</th><td>      <i>// Label 794: @29239</i></td></tr>
<tr><th id="12146">12146</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 795*/</i> <var>29295</var>, <i>// Rule ID 1280 //</i></td></tr>
<tr><th id="12147">12147</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="12148">12148</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_pick_ph,</td></tr>
<tr><th id="12149">12149</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12150">12150</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12151">12151</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12152">12152</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12153">12153</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12154">12154</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12155">12155</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4623:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (PICK_PH_MM:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="12156">12156</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PICK_PH_MM,</td></tr>
<tr><th id="12157">12157</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12158">12158</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12159">12159</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12160">12160</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12161">12161</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12162">12162</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12163">12163</th><td>        <i>// GIR_Coverage, 1280,</i></td></tr>
<tr><th id="12164">12164</th><td>        GIR_Done,</td></tr>
<tr><th id="12165">12165</th><td>      <i>// Label 795: @29295</i></td></tr>
<tr><th id="12166">12166</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 796*/</i> <var>29351</var>, <i>// Rule ID 1281 //</i></td></tr>
<tr><th id="12167">12167</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="12168">12168</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_pick_qb,</td></tr>
<tr><th id="12169">12169</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="12170">12170</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="12171">12171</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="12172">12172</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12173">12173</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12174">12174</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12175">12175</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i8] } 4624:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (PICK_QB_MM:{ *:[v4i8] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="12176">12176</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PICK_QB_MM,</td></tr>
<tr><th id="12177">12177</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12178">12178</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12179">12179</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12180">12180</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12181">12181</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12182">12182</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12183">12183</th><td>        <i>// GIR_Coverage, 1281,</i></td></tr>
<tr><th id="12184">12184</th><td>        GIR_Done,</td></tr>
<tr><th id="12185">12185</th><td>      <i>// Label 796: @29351</i></td></tr>
<tr><th id="12186">12186</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 797*/</i> <var>29407</var>, <i>// Rule ID 1291 //</i></td></tr>
<tr><th id="12187">12187</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="12188">12188</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_cmpgu_eq_qb,</td></tr>
<tr><th id="12189">12189</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12190">12190</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="12191">12191</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="12192">12192</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12193">12193</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12194">12194</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12195">12195</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4280:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (CMPGU_EQ_QB_MM:{ *:[i32] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="12196">12196</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMPGU_EQ_QB_MM,</td></tr>
<tr><th id="12197">12197</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12198">12198</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12199">12199</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12200">12200</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12201">12201</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12202">12202</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12203">12203</th><td>        <i>// GIR_Coverage, 1291,</i></td></tr>
<tr><th id="12204">12204</th><td>        GIR_Done,</td></tr>
<tr><th id="12205">12205</th><td>      <i>// Label 797: @29407</i></td></tr>
<tr><th id="12206">12206</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 798*/</i> <var>29463</var>, <i>// Rule ID 1292 //</i></td></tr>
<tr><th id="12207">12207</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="12208">12208</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_cmpgu_lt_qb,</td></tr>
<tr><th id="12209">12209</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12210">12210</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="12211">12211</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="12212">12212</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12213">12213</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12214">12214</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12215">12215</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4282:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (CMPGU_LT_QB_MM:{ *:[i32] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="12216">12216</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMPGU_LT_QB_MM,</td></tr>
<tr><th id="12217">12217</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12218">12218</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12219">12219</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12220">12220</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12221">12221</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12222">12222</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12223">12223</th><td>        <i>// GIR_Coverage, 1292,</i></td></tr>
<tr><th id="12224">12224</th><td>        GIR_Done,</td></tr>
<tr><th id="12225">12225</th><td>      <i>// Label 798: @29463</i></td></tr>
<tr><th id="12226">12226</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 799*/</i> <var>29519</var>, <i>// Rule ID 1293 //</i></td></tr>
<tr><th id="12227">12227</th><td>        GIM_CheckFeatures, GIFBS_HasDSP_InMicroMips,</td></tr>
<tr><th id="12228">12228</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_cmpgu_le_qb,</td></tr>
<tr><th id="12229">12229</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12230">12230</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="12231">12231</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="12232">12232</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12233">12233</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12234">12234</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12235">12235</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4281:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (CMPGU_LE_QB_MM:{ *:[i32] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="12236">12236</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMPGU_LE_QB_MM,</td></tr>
<tr><th id="12237">12237</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12238">12238</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12239">12239</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12240">12240</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12241">12241</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12242">12242</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12243">12243</th><td>        <i>// GIR_Coverage, 1293,</i></td></tr>
<tr><th id="12244">12244</th><td>        GIR_Done,</td></tr>
<tr><th id="12245">12245</th><td>      <i>// Label 799: @29519</i></td></tr>
<tr><th id="12246">12246</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 800*/</i> <var>29575</var>, <i>// Rule ID 1302 //</i></td></tr>
<tr><th id="12247">12247</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="12248">12248</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addu_ph,</td></tr>
<tr><th id="12249">12249</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12250">12250</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12251">12251</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12252">12252</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12253">12253</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12254">12254</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12255">12255</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4132:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (ADDU_PH_MMR2:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="12256">12256</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDU_PH_MMR2,</td></tr>
<tr><th id="12257">12257</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12258">12258</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12259">12259</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12260">12260</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12261">12261</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12262">12262</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12263">12263</th><td>        <i>// GIR_Coverage, 1302,</i></td></tr>
<tr><th id="12264">12264</th><td>        GIR_Done,</td></tr>
<tr><th id="12265">12265</th><td>      <i>// Label 800: @29575</i></td></tr>
<tr><th id="12266">12266</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 801*/</i> <var>29631</var>, <i>// Rule ID 1303 //</i></td></tr>
<tr><th id="12267">12267</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="12268">12268</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addu_s_ph,</td></tr>
<tr><th id="12269">12269</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12270">12270</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12271">12271</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12272">12272</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12273">12273</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12274">12274</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12275">12275</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4134:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (ADDU_S_PH_MMR2:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="12276">12276</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDU_S_PH_MMR2,</td></tr>
<tr><th id="12277">12277</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12278">12278</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12279">12279</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12280">12280</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12281">12281</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12282">12282</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12283">12283</th><td>        <i>// GIR_Coverage, 1303,</i></td></tr>
<tr><th id="12284">12284</th><td>        GIR_Done,</td></tr>
<tr><th id="12285">12285</th><td>      <i>// Label 801: @29631</i></td></tr>
<tr><th id="12286">12286</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 802*/</i> <var>29687</var>, <i>// Rule ID 1314 //</i></td></tr>
<tr><th id="12287">12287</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="12288">12288</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_cmpgdu_eq_qb,</td></tr>
<tr><th id="12289">12289</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12290">12290</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="12291">12291</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="12292">12292</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12293">12293</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12294">12294</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12295">12295</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4277:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (CMPGDU_EQ_QB_MMR2:{ *:[i32] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="12296">12296</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMPGDU_EQ_QB_MMR2,</td></tr>
<tr><th id="12297">12297</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12298">12298</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12299">12299</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12300">12300</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12301">12301</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12302">12302</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12303">12303</th><td>        <i>// GIR_Coverage, 1314,</i></td></tr>
<tr><th id="12304">12304</th><td>        GIR_Done,</td></tr>
<tr><th id="12305">12305</th><td>      <i>// Label 802: @29687</i></td></tr>
<tr><th id="12306">12306</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 803*/</i> <var>29743</var>, <i>// Rule ID 1315 //</i></td></tr>
<tr><th id="12307">12307</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="12308">12308</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_cmpgdu_lt_qb,</td></tr>
<tr><th id="12309">12309</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12310">12310</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="12311">12311</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="12312">12312</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12313">12313</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12314">12314</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12315">12315</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4279:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (CMPGDU_LT_QB_MMR2:{ *:[i32] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="12316">12316</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMPGDU_LT_QB_MMR2,</td></tr>
<tr><th id="12317">12317</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12318">12318</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12319">12319</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12320">12320</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12321">12321</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12322">12322</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12323">12323</th><td>        <i>// GIR_Coverage, 1315,</i></td></tr>
<tr><th id="12324">12324</th><td>        GIR_Done,</td></tr>
<tr><th id="12325">12325</th><td>      <i>// Label 803: @29743</i></td></tr>
<tr><th id="12326">12326</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 804*/</i> <var>29799</var>, <i>// Rule ID 1316 //</i></td></tr>
<tr><th id="12327">12327</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="12328">12328</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_cmpgdu_le_qb,</td></tr>
<tr><th id="12329">12329</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12330">12330</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="12331">12331</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="12332">12332</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12333">12333</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12334">12334</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12335">12335</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4278:{ *:[iPTR] }, DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)  =&gt;  (CMPGDU_LE_QB_MMR2:{ *:[i32] } DSPROpnd:{ *:[v4i8] }:$rs, DSPROpnd:{ *:[v4i8] }:$rt)</i></td></tr>
<tr><th id="12336">12336</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMPGDU_LE_QB_MMR2,</td></tr>
<tr><th id="12337">12337</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12338">12338</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12339">12339</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12340">12340</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12341">12341</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12342">12342</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12343">12343</th><td>        <i>// GIR_Coverage, 1316,</i></td></tr>
<tr><th id="12344">12344</th><td>        GIR_Done,</td></tr>
<tr><th id="12345">12345</th><td>      <i>// Label 804: @29799</i></td></tr>
<tr><th id="12346">12346</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 805*/</i> <var>29855</var>, <i>// Rule ID 1322 //</i></td></tr>
<tr><th id="12347">12347</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="12348">12348</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subu_ph,</td></tr>
<tr><th id="12349">12349</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12350">12350</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12351">12351</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12352">12352</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12353">12353</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12354">12354</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12355">12355</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4755:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (SUBU_PH_MMR2:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="12356">12356</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBU_PH_MMR2,</td></tr>
<tr><th id="12357">12357</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12358">12358</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12359">12359</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12360">12360</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12361">12361</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12362">12362</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12363">12363</th><td>        <i>// GIR_Coverage, 1322,</i></td></tr>
<tr><th id="12364">12364</th><td>        GIR_Done,</td></tr>
<tr><th id="12365">12365</th><td>      <i>// Label 805: @29855</i></td></tr>
<tr><th id="12366">12366</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 806*/</i> <var>29911</var>, <i>// Rule ID 1323 //</i></td></tr>
<tr><th id="12367">12367</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="12368">12368</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_subu_s_ph,</td></tr>
<tr><th id="12369">12369</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12370">12370</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12371">12371</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12372">12372</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12373">12373</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12374">12374</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12375">12375</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4757:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (SUBU_S_PH_MMR2:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="12376">12376</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SUBU_S_PH_MMR2,</td></tr>
<tr><th id="12377">12377</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12378">12378</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12379">12379</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12380">12380</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12381">12381</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12382">12382</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12383">12383</th><td>        <i>// GIR_Coverage, 1323,</i></td></tr>
<tr><th id="12384">12384</th><td>        GIR_Done,</td></tr>
<tr><th id="12385">12385</th><td>      <i>// Label 806: @29911</i></td></tr>
<tr><th id="12386">12386</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 807*/</i> <var>29967</var>, <i>// Rule ID 1330 //</i></td></tr>
<tr><th id="12387">12387</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="12388">12388</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_mul_s_ph,</td></tr>
<tr><th id="12389">12389</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12390">12390</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12391">12391</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12392">12392</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12393">12393</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12394">12394</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12395">12395</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4579:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (MUL_S_PH_MMR2:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="12396">12396</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MUL_S_PH_MMR2,</td></tr>
<tr><th id="12397">12397</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12398">12398</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12399">12399</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12400">12400</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12401">12401</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12402">12402</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12403">12403</th><td>        <i>// GIR_Coverage, 1330,</i></td></tr>
<tr><th id="12404">12404</th><td>        GIR_Done,</td></tr>
<tr><th id="12405">12405</th><td>      <i>// Label 807: @29967</i></td></tr>
<tr><th id="12406">12406</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 808*/</i> <var>30023</var>, <i>// Rule ID 1331 //</i></td></tr>
<tr><th id="12407">12407</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="12408">12408</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_mulq_rs_w,</td></tr>
<tr><th id="12409">12409</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12410">12410</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12411">12411</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12412">12412</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12413">12413</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12414">12414</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12415">12415</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4585:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MULQ_RS_W_MMR2:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="12416">12416</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULQ_RS_W_MMR2,</td></tr>
<tr><th id="12417">12417</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12418">12418</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12419">12419</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12420">12420</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12421">12421</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12422">12422</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12423">12423</th><td>        <i>// GIR_Coverage, 1331,</i></td></tr>
<tr><th id="12424">12424</th><td>        GIR_Done,</td></tr>
<tr><th id="12425">12425</th><td>      <i>// Label 808: @30023</i></td></tr>
<tr><th id="12426">12426</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 809*/</i> <var>30079</var>, <i>// Rule ID 1332 //</i></td></tr>
<tr><th id="12427">12427</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="12428">12428</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_mulq_s_ph,</td></tr>
<tr><th id="12429">12429</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12430">12430</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12431">12431</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12432">12432</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12433">12433</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12434">12434</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12435">12435</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4586:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (MULQ_S_PH_MMR2:{ *:[v2i16] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="12436">12436</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULQ_S_PH_MMR2,</td></tr>
<tr><th id="12437">12437</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12438">12438</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12439">12439</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12440">12440</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12441">12441</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12442">12442</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12443">12443</th><td>        <i>// GIR_Coverage, 1332,</i></td></tr>
<tr><th id="12444">12444</th><td>        GIR_Done,</td></tr>
<tr><th id="12445">12445</th><td>      <i>// Label 809: @30079</i></td></tr>
<tr><th id="12446">12446</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 810*/</i> <var>30135</var>, <i>// Rule ID 1333 //</i></td></tr>
<tr><th id="12447">12447</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="12448">12448</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_mulq_s_w,</td></tr>
<tr><th id="12449">12449</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12450">12450</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12451">12451</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12452">12452</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12453">12453</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12454">12454</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12455">12455</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4587:{ *:[iPTR] }, GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MULQ_S_W_MMR2:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="12456">12456</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MULQ_S_W_MMR2,</td></tr>
<tr><th id="12457">12457</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12458">12458</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12459">12459</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12460">12460</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12461">12461</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12462">12462</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12463">12463</th><td>        <i>// GIR_Coverage, 1333,</i></td></tr>
<tr><th id="12464">12464</th><td>        GIR_Done,</td></tr>
<tr><th id="12465">12465</th><td>      <i>// Label 810: @30135</i></td></tr>
<tr><th id="12466">12466</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 811*/</i> <var>30191</var>, <i>// Rule ID 1334 //</i></td></tr>
<tr><th id="12467">12467</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2_InMicroMips,</td></tr>
<tr><th id="12468">12468</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_precr_qb_ph,</td></tr>
<tr><th id="12469">12469</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v4s8,</td></tr>
<tr><th id="12470">12470</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12471">12471</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12472">12472</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12473">12473</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12474">12474</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12475">12475</th><td>        <i>// (intrinsic_w_chain:{ *:[v4i8] } 4635:{ *:[iPTR] }, DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)  =&gt;  (PRECR_QB_PH_MMR2:{ *:[v4i8] } DSPROpnd:{ *:[v2i16] }:$rs, DSPROpnd:{ *:[v2i16] }:$rt)</i></td></tr>
<tr><th id="12476">12476</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PRECR_QB_PH_MMR2,</td></tr>
<tr><th id="12477">12477</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12478">12478</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="12479">12479</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="12480">12480</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12481">12481</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12482">12482</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12483">12483</th><td>        <i>// GIR_Coverage, 1334,</i></td></tr>
<tr><th id="12484">12484</th><td>        GIR_Done,</td></tr>
<tr><th id="12485">12485</th><td>      <i>// Label 811: @30191</i></td></tr>
<tr><th id="12486">12486</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 812*/</i> <var>30239</var>, <i>// Rule ID 1883 //</i></td></tr>
<tr><th id="12487">12487</th><td>        GIM_CheckFeatures, GIFBS_HasDSPR2,</td></tr>
<tr><th id="12488">12488</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_mul_ph,</td></tr>
<tr><th id="12489">12489</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12490">12490</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12491">12491</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s16,</td></tr>
<tr><th id="12492">12492</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::DSPRRegClassID,</td></tr>
<tr><th id="12493">12493</th><td>        <i>// (intrinsic_w_chain:{ *:[v2i16] } 4576:{ *:[iPTR] }, v2i16:{ *:[v2i16] }:$a, v2i16:{ *:[v2i16] }:$b)  =&gt;  (MUL_PH:{ *:[v2i16] } v2i16:{ *:[v2i16] }:$a, v2i16:{ *:[v2i16] }:$b)</i></td></tr>
<tr><th id="12494">12494</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MUL_PH,</td></tr>
<tr><th id="12495">12495</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12496">12496</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="12497">12497</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// b</i></td></tr>
<tr><th id="12498">12498</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12499">12499</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12500">12500</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12501">12501</th><td>        <i>// GIR_Coverage, 1883,</i></td></tr>
<tr><th id="12502">12502</th><td>        GIR_Done,</td></tr>
<tr><th id="12503">12503</th><td>      <i>// Label 812: @30239</i></td></tr>
<tr><th id="12504">12504</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 813*/</i> <var>30287</var>, <i>// Rule ID 1889 //</i></td></tr>
<tr><th id="12505">12505</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="12506">12506</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addsc,</td></tr>
<tr><th id="12507">12507</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12508">12508</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12509">12509</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12510">12510</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12511">12511</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4131:{ *:[iPTR] }, i32:{ *:[i32] }:$a, i32:{ *:[i32] }:$b)  =&gt;  (ADDSC:{ *:[i32] } i32:{ *:[i32] }:$a, i32:{ *:[i32] }:$b)</i></td></tr>
<tr><th id="12512">12512</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDSC,</td></tr>
<tr><th id="12513">12513</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12514">12514</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="12515">12515</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// b</i></td></tr>
<tr><th id="12516">12516</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12517">12517</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12518">12518</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12519">12519</th><td>        <i>// GIR_Coverage, 1889,</i></td></tr>
<tr><th id="12520">12520</th><td>        GIR_Done,</td></tr>
<tr><th id="12521">12521</th><td>      <i>// Label 813: @30287</i></td></tr>
<tr><th id="12522">12522</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 814*/</i> <var>30335</var>, <i>// Rule ID 1891 //</i></td></tr>
<tr><th id="12523">12523</th><td>        GIM_CheckFeatures, GIFBS_HasDSP,</td></tr>
<tr><th id="12524">12524</th><td>        GIM_CheckIntrinsicID, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Intrinsic::mips_addwc,</td></tr>
<tr><th id="12525">12525</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12526">12526</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12527">12527</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12528">12528</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12529">12529</th><td>        <i>// (intrinsic_w_chain:{ *:[i32] } 4146:{ *:[iPTR] }, i32:{ *:[i32] }:$a, i32:{ *:[i32] }:$b)  =&gt;  (ADDWC:{ *:[i32] } i32:{ *:[i32] }:$a, i32:{ *:[i32] }:$b)</i></td></tr>
<tr><th id="12530">12530</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ADDWC,</td></tr>
<tr><th id="12531">12531</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12532">12532</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="12533">12533</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// b</i></td></tr>
<tr><th id="12534">12534</th><td>        GIR_MergeMemOperands, <i>/*InsnID*/</i><var>0</var>, <i>/*MergeInsnID's*/</i><var>0</var>, GIU_MergeMemOperands_EndOfList,</td></tr>
<tr><th id="12535">12535</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12536">12536</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12537">12537</th><td>        <i>// GIR_Coverage, 1891,</i></td></tr>
<tr><th id="12538">12538</th><td>        GIR_Done,</td></tr>
<tr><th id="12539">12539</th><td>      <i>// Label 814: @30335</i></td></tr>
<tr><th id="12540">12540</th><td>      GIM_Reject,</td></tr>
<tr><th id="12541">12541</th><td>    <i>// Label 743: @30336</i></td></tr>
<tr><th id="12542">12542</th><td>    GIM_Reject,</td></tr>
<tr><th id="12543">12543</th><td>    <i>// Label 18: @30337</i></td></tr>
<tr><th id="12544">12544</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 815*/</i> <var>30402</var>, <i>// Rule ID 1564 //</i></td></tr>
<tr><th id="12545">12545</th><td>      GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_IsGP64bit,</td></tr>
<tr><th id="12546">12546</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12547">12547</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12548">12548</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="12549">12549</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12550">12550</th><td>      <i>// (anyext:{ *:[i64] } GPR32:{ *:[i32] }:$src)  =&gt;  (INSERT_SUBREG:{ *:[i64] } (IMPLICIT_DEF:{ *:[i64] }), GPR32:{ *:[i32] }:$src, sub_32:{ *:[i32] })</i></td></tr>
<tr><th id="12551">12551</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="12552">12552</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>TargetOpcode::IMPLICIT_DEF,</td></tr>
<tr><th id="12553">12553</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12554">12554</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12555">12555</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::INSERT_SUBREG,</td></tr>
<tr><th id="12556">12556</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="12557">12557</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12558">12558</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="12559">12559</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="12560">12560</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12561">12561</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12562">12562</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12563">12563</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, Mips::GPR32RegClassID,</td></tr>
<tr><th id="12564">12564</th><td>      <i>// GIR_Coverage, 1564,</i></td></tr>
<tr><th id="12565">12565</th><td>      GIR_Done,</td></tr>
<tr><th id="12566">12566</th><td>    <i>// Label 815: @30402</i></td></tr>
<tr><th id="12567">12567</th><td>    GIM_Reject,</td></tr>
<tr><th id="12568">12568</th><td>    <i>// Label 19: @30403</i></td></tr>
<tr><th id="12569">12569</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 816*/</i> <var>30465</var>, <i>// Rule ID 1559 //</i></td></tr>
<tr><th id="12570">12570</th><td>      GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_IsGP64bit,</td></tr>
<tr><th id="12571">12571</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12572">12572</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12573">12573</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12574">12574</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="12575">12575</th><td>      <i>// (trunc:{ *:[i32] } GPR64:{ *:[i64] }:$src)  =&gt;  (SLL:{ *:[i32] } (EXTRACT_SUBREG:{ *:[i32] } GPR64:{ *:[i64] }:$src, sub_32:{ *:[i32] }), 0:{ *:[i32] })</i></td></tr>
<tr><th id="12576">12576</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="12577">12577</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="12578">12578</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12579">12579</th><td>      GIR_CopySubReg, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>/*SubRegIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="12580">12580</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>1</var>, <i>/*Op*/</i><var>0</var>, Mips::GPR32RegClassID,</td></tr>
<tr><th id="12581">12581</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12582">12582</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLL,</td></tr>
<tr><th id="12583">12583</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12584">12584</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12585">12585</th><td>      GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>0</var>,</td></tr>
<tr><th id="12586">12586</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12587">12587</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12588">12588</th><td>      <i>// GIR_Coverage, 1559,</i></td></tr>
<tr><th id="12589">12589</th><td>      GIR_Done,</td></tr>
<tr><th id="12590">12590</th><td>    <i>// Label 816: @30465</i></td></tr>
<tr><th id="12591">12591</th><td>    GIM_Reject,</td></tr>
<tr><th id="12592">12592</th><td>    <i>// Label 20: @30466</i></td></tr>
<tr><th id="12593">12593</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 817*/</i> <var>30525</var>,</td></tr>
<tr><th id="12594">12594</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12595">12595</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 818*/</i> <var>30498</var>, <i>// Rule ID 2114 //</i></td></tr>
<tr><th id="12596">12596</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="12597">12597</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immLi16,</td></tr>
<tr><th id="12598">12598</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="12599">12599</th><td>        <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="12600">12600</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="12601">12601</th><td><i>        // (imm:{ *:[i32] })&lt;&lt;P:Predicate_immLi16&gt;&gt;:$imm  =&gt;  (LI16_MM:{ *:[i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immLi16&gt;&gt;:$imm)</i></td></tr>
<tr><th id="12602">12602</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::LI16_MM,</td></tr>
<tr><th id="12603">12603</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="12604">12604</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>// imm</i></td></tr>
<tr><th id="12605">12605</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12606">12606</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12607">12607</th><td>        <i>// GIR_Coverage, 2114,</i></td></tr>
<tr><th id="12608">12608</th><td>        GIR_Done,</td></tr>
<tr><th id="12609">12609</th><td>      <i>// Label 818: @30498</i></td></tr>
<tr><th id="12610">12610</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 819*/</i> <var>30524</var>, <i>// Rule ID 1807 //</i></td></tr>
<tr><th id="12611">12611</th><td>        GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="12612">12612</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="12613">12613</th><td>        <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="12614">12614</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="12615">12615</th><td><i>        // (imm:{ *:[i32] }):$imm  =&gt;  (LwConstant32:{ *:[i32] } (imm:{ *:[i32] }):$imm, -1:{ *:[i32] })</i></td></tr>
<tr><th id="12616">12616</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::LwConstant32,</td></tr>
<tr><th id="12617">12617</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rx</i></td></tr>
<tr><th id="12618">12618</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>// imm</i></td></tr>
<tr><th id="12619">12619</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i>-<var>1</var>,</td></tr>
<tr><th id="12620">12620</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12621">12621</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12622">12622</th><td>        <i>// GIR_Coverage, 1807,</i></td></tr>
<tr><th id="12623">12623</th><td>        GIR_Done,</td></tr>
<tr><th id="12624">12624</th><td>      <i>// Label 819: @30524</i></td></tr>
<tr><th id="12625">12625</th><td>      GIM_Reject,</td></tr>
<tr><th id="12626">12626</th><td>    <i>// Label 817: @30525</i></td></tr>
<tr><th id="12627">12627</th><td>    GIM_Reject,</td></tr>
<tr><th id="12628">12628</th><td>    <i>// Label 21: @30526</i></td></tr>
<tr><th id="12629">12629</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 820*/</i> <var>31783</var>,</td></tr>
<tr><th id="12630">12630</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="12631">12631</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12632">12632</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="12633">12633</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 821*/</i> <var>30639</var>, <i>// Rule ID 1598 //</i></td></tr>
<tr><th id="12634">12634</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="12635">12635</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ASHR,</td></tr>
<tr><th id="12636">12636</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12637">12637</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12638">12638</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12639">12639</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="12640">12640</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="12641">12641</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>2</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt5,</td></tr>
<tr><th id="12642">12642</th><td>        <i>// MIs[2] Operand 1</i></td></tr>
<tr><th id="12643">12643</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="12644">12644</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12645">12645</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="12646">12646</th><td>        <i>// (sext:{ *:[i64] } (sra:{ *:[i32] } GPR32:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$imm5))  =&gt;  (INSERT_SUBREG:{ *:[i64] } (IMPLICIT_DEF:{ *:[i64] }), (SRA:{ *:[i32] } GPR32:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$imm5), sub_32:{ *:[i32] })</i></td></tr>
<tr><th id="12647">12647</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="12648">12648</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="12649">12649</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::SRA,</td></tr>
<tr><th id="12650">12650</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12651">12651</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="12652">12652</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>// imm5</i></td></tr>
<tr><th id="12653">12653</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="12654">12654</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>TargetOpcode::IMPLICIT_DEF,</td></tr>
<tr><th id="12655">12655</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12656">12656</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12657">12657</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::INSERT_SUBREG,</td></tr>
<tr><th id="12658">12658</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="12659">12659</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12660">12660</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12661">12661</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="12662">12662</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12663">12663</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12664">12664</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12665">12665</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, Mips::GPR32RegClassID,</td></tr>
<tr><th id="12666">12666</th><td>        <i>// GIR_Coverage, 1598,</i></td></tr>
<tr><th id="12667">12667</th><td>        GIR_Done,</td></tr>
<tr><th id="12668">12668</th><td>      <i>// Label 821: @30639</i></td></tr>
<tr><th id="12669">12669</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 822*/</i> <var>30738</var>, <i>// Rule ID 1596 //</i></td></tr>
<tr><th id="12670">12670</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="12671">12671</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_LSHR,</td></tr>
<tr><th id="12672">12672</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12673">12673</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12674">12674</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12675">12675</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="12676">12676</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="12677">12677</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>2</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt5,</td></tr>
<tr><th id="12678">12678</th><td>        <i>// MIs[2] Operand 1</i></td></tr>
<tr><th id="12679">12679</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="12680">12680</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12681">12681</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="12682">12682</th><td>        <i>// (sext:{ *:[i64] } (srl:{ *:[i32] } GPR32:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$imm5))  =&gt;  (INSERT_SUBREG:{ *:[i64] } (IMPLICIT_DEF:{ *:[i64] }), (SRL:{ *:[i32] } GPR32:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$imm5), sub_32:{ *:[i32] })</i></td></tr>
<tr><th id="12683">12683</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="12684">12684</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="12685">12685</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::SRL,</td></tr>
<tr><th id="12686">12686</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12687">12687</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="12688">12688</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>// imm5</i></td></tr>
<tr><th id="12689">12689</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="12690">12690</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>TargetOpcode::IMPLICIT_DEF,</td></tr>
<tr><th id="12691">12691</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12692">12692</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12693">12693</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::INSERT_SUBREG,</td></tr>
<tr><th id="12694">12694</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="12695">12695</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12696">12696</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12697">12697</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="12698">12698</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12699">12699</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12700">12700</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12701">12701</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, Mips::GPR32RegClassID,</td></tr>
<tr><th id="12702">12702</th><td>        <i>// GIR_Coverage, 1596,</i></td></tr>
<tr><th id="12703">12703</th><td>        GIR_Done,</td></tr>
<tr><th id="12704">12704</th><td>      <i>// Label 822: @30738</i></td></tr>
<tr><th id="12705">12705</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 823*/</i> <var>30837</var>, <i>// Rule ID 1594 //</i></td></tr>
<tr><th id="12706">12706</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="12707">12707</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_SHL,</td></tr>
<tr><th id="12708">12708</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12709">12709</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12710">12710</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12711">12711</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="12712">12712</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="12713">12713</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>2</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt5,</td></tr>
<tr><th id="12714">12714</th><td>        <i>// MIs[2] Operand 1</i></td></tr>
<tr><th id="12715">12715</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="12716">12716</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12717">12717</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="12718">12718</th><td>        <i>// (sext:{ *:[i64] } (shl:{ *:[i32] } GPR32:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$imm5))  =&gt;  (INSERT_SUBREG:{ *:[i64] } (IMPLICIT_DEF:{ *:[i64] }), (SLL:{ *:[i32] } GPR32:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$imm5), sub_32:{ *:[i32] })</i></td></tr>
<tr><th id="12719">12719</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="12720">12720</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="12721">12721</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::SLL,</td></tr>
<tr><th id="12722">12722</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12723">12723</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="12724">12724</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>// imm5</i></td></tr>
<tr><th id="12725">12725</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="12726">12726</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>TargetOpcode::IMPLICIT_DEF,</td></tr>
<tr><th id="12727">12727</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12728">12728</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12729">12729</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::INSERT_SUBREG,</td></tr>
<tr><th id="12730">12730</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="12731">12731</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12732">12732</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12733">12733</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="12734">12734</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12735">12735</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12736">12736</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12737">12737</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, Mips::GPR32RegClassID,</td></tr>
<tr><th id="12738">12738</th><td>        <i>// GIR_Coverage, 1594,</i></td></tr>
<tr><th id="12739">12739</th><td>        GIR_Done,</td></tr>
<tr><th id="12740">12740</th><td>      <i>// Label 823: @30837</i></td></tr>
<tr><th id="12741">12741</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 824*/</i> <var>30929</var>, <i>// Rule ID 1589 //</i></td></tr>
<tr><th id="12742">12742</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="12743">12743</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ADD,</td></tr>
<tr><th id="12744">12744</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12745">12745</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12746">12746</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12747">12747</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12748">12748</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12749">12749</th><td>        <i>// (sext:{ *:[i64] } (add:{ *:[i32] } GPR32:{ *:[i32] }:$src, GPR32:{ *:[i32] }:$src2))  =&gt;  (INSERT_SUBREG:{ *:[i64] } (IMPLICIT_DEF:{ *:[i64] }), (ADDu:{ *:[i32] } GPR32:{ *:[i32] }:$src, GPR32:{ *:[i32] }:$src2), sub_32:{ *:[i32] })</i></td></tr>
<tr><th id="12750">12750</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="12751">12751</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="12752">12752</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::ADDu,</td></tr>
<tr><th id="12753">12753</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12754">12754</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="12755">12755</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src2</i></td></tr>
<tr><th id="12756">12756</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="12757">12757</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>TargetOpcode::IMPLICIT_DEF,</td></tr>
<tr><th id="12758">12758</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12759">12759</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12760">12760</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::INSERT_SUBREG,</td></tr>
<tr><th id="12761">12761</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="12762">12762</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12763">12763</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12764">12764</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="12765">12765</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12766">12766</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12767">12767</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12768">12768</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, Mips::GPR32RegClassID,</td></tr>
<tr><th id="12769">12769</th><td>        <i>// GIR_Coverage, 1589,</i></td></tr>
<tr><th id="12770">12770</th><td>        GIR_Done,</td></tr>
<tr><th id="12771">12771</th><td>      <i>// Label 824: @30929</i></td></tr>
<tr><th id="12772">12772</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 825*/</i> <var>31021</var>, <i>// Rule ID 1599 //</i></td></tr>
<tr><th id="12773">12773</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="12774">12774</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ASHR,</td></tr>
<tr><th id="12775">12775</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12776">12776</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12777">12777</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12778">12778</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12779">12779</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12780">12780</th><td>        <i>// (sext:{ *:[i64] } (sra:{ *:[i32] } GPR32:{ *:[i32] }:$src, GPR32:{ *:[i32] }:$src2))  =&gt;  (INSERT_SUBREG:{ *:[i64] } (IMPLICIT_DEF:{ *:[i64] }), (SRAV:{ *:[i32] } GPR32:{ *:[i32] }:$src, GPR32:{ *:[i32] }:$src2), sub_32:{ *:[i32] })</i></td></tr>
<tr><th id="12781">12781</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="12782">12782</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="12783">12783</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::SRAV,</td></tr>
<tr><th id="12784">12784</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12785">12785</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="12786">12786</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src2</i></td></tr>
<tr><th id="12787">12787</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="12788">12788</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>TargetOpcode::IMPLICIT_DEF,</td></tr>
<tr><th id="12789">12789</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12790">12790</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12791">12791</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::INSERT_SUBREG,</td></tr>
<tr><th id="12792">12792</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="12793">12793</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12794">12794</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12795">12795</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="12796">12796</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12797">12797</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12798">12798</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12799">12799</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, Mips::GPR32RegClassID,</td></tr>
<tr><th id="12800">12800</th><td>        <i>// GIR_Coverage, 1599,</i></td></tr>
<tr><th id="12801">12801</th><td>        GIR_Done,</td></tr>
<tr><th id="12802">12802</th><td>      <i>// Label 825: @31021</i></td></tr>
<tr><th id="12803">12803</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 826*/</i> <var>31113</var>, <i>// Rule ID 1597 //</i></td></tr>
<tr><th id="12804">12804</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="12805">12805</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_LSHR,</td></tr>
<tr><th id="12806">12806</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12807">12807</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12808">12808</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12809">12809</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12810">12810</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12811">12811</th><td>        <i>// (sext:{ *:[i64] } (srl:{ *:[i32] } GPR32:{ *:[i32] }:$src, GPR32:{ *:[i32] }:$src2))  =&gt;  (INSERT_SUBREG:{ *:[i64] } (IMPLICIT_DEF:{ *:[i64] }), (SRLV:{ *:[i32] } GPR32:{ *:[i32] }:$src, GPR32:{ *:[i32] }:$src2), sub_32:{ *:[i32] })</i></td></tr>
<tr><th id="12812">12812</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="12813">12813</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="12814">12814</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::SRLV,</td></tr>
<tr><th id="12815">12815</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12816">12816</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="12817">12817</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src2</i></td></tr>
<tr><th id="12818">12818</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="12819">12819</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>TargetOpcode::IMPLICIT_DEF,</td></tr>
<tr><th id="12820">12820</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12821">12821</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12822">12822</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::INSERT_SUBREG,</td></tr>
<tr><th id="12823">12823</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="12824">12824</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12825">12825</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12826">12826</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="12827">12827</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12828">12828</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12829">12829</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12830">12830</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, Mips::GPR32RegClassID,</td></tr>
<tr><th id="12831">12831</th><td>        <i>// GIR_Coverage, 1597,</i></td></tr>
<tr><th id="12832">12832</th><td>        GIR_Done,</td></tr>
<tr><th id="12833">12833</th><td>      <i>// Label 826: @31113</i></td></tr>
<tr><th id="12834">12834</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 827*/</i> <var>31207</var>, <i>// Rule ID 1774 //</i></td></tr>
<tr><th id="12835">12835</th><td>        GIM_CheckFeatures, GIFBS_HasMips64r6_HasStdEnc,</td></tr>
<tr><th id="12836">12836</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="12837">12837</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_MUL,</td></tr>
<tr><th id="12838">12838</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12839">12839</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12840">12840</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12841">12841</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12842">12842</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12843">12843</th><td>        <i>// (sext:{ *:[i64] } (mul:{ *:[i32] } GPR32:{ *:[i32] }:$src, GPR32:{ *:[i32] }:$src2))  =&gt;  (INSERT_SUBREG:{ *:[i64] } (IMPLICIT_DEF:{ *:[i64] }), (MUL_R6:{ *:[i32] } GPR32:{ *:[i32] }:$src, GPR32:{ *:[i32] }:$src2), sub_32:{ *:[i32] })</i></td></tr>
<tr><th id="12844">12844</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="12845">12845</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="12846">12846</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::MUL_R6,</td></tr>
<tr><th id="12847">12847</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12848">12848</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="12849">12849</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src2</i></td></tr>
<tr><th id="12850">12850</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="12851">12851</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>TargetOpcode::IMPLICIT_DEF,</td></tr>
<tr><th id="12852">12852</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12853">12853</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12854">12854</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::INSERT_SUBREG,</td></tr>
<tr><th id="12855">12855</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="12856">12856</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12857">12857</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12858">12858</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="12859">12859</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12860">12860</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12861">12861</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12862">12862</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, Mips::GPR32RegClassID,</td></tr>
<tr><th id="12863">12863</th><td>        <i>// GIR_Coverage, 1774,</i></td></tr>
<tr><th id="12864">12864</th><td>        GIR_Done,</td></tr>
<tr><th id="12865">12865</th><td>      <i>// Label 827: @31207</i></td></tr>
<tr><th id="12866">12866</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 828*/</i> <var>31301</var>, <i>// Rule ID 1775 //</i></td></tr>
<tr><th id="12867">12867</th><td>        GIM_CheckFeatures, GIFBS_HasMips64r6_HasStdEnc,</td></tr>
<tr><th id="12868">12868</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="12869">12869</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_SDIV,</td></tr>
<tr><th id="12870">12870</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12871">12871</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12872">12872</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12873">12873</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12874">12874</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12875">12875</th><td>        <i>// (sext:{ *:[i64] } (sdiv:{ *:[i32] } GPR32:{ *:[i32] }:$src, GPR32:{ *:[i32] }:$src2))  =&gt;  (INSERT_SUBREG:{ *:[i64] } (IMPLICIT_DEF:{ *:[i64] }), (DIV:{ *:[i32] } GPR32:{ *:[i32] }:$src, GPR32:{ *:[i32] }:$src2), sub_32:{ *:[i32] })</i></td></tr>
<tr><th id="12876">12876</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="12877">12877</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="12878">12878</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::DIV,</td></tr>
<tr><th id="12879">12879</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12880">12880</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="12881">12881</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src2</i></td></tr>
<tr><th id="12882">12882</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="12883">12883</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>TargetOpcode::IMPLICIT_DEF,</td></tr>
<tr><th id="12884">12884</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12885">12885</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12886">12886</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::INSERT_SUBREG,</td></tr>
<tr><th id="12887">12887</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="12888">12888</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12889">12889</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12890">12890</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="12891">12891</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12892">12892</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12893">12893</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12894">12894</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, Mips::GPR32RegClassID,</td></tr>
<tr><th id="12895">12895</th><td>        <i>// GIR_Coverage, 1775,</i></td></tr>
<tr><th id="12896">12896</th><td>        GIR_Done,</td></tr>
<tr><th id="12897">12897</th><td>      <i>// Label 828: @31301</i></td></tr>
<tr><th id="12898">12898</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 829*/</i> <var>31393</var>, <i>// Rule ID 1595 //</i></td></tr>
<tr><th id="12899">12899</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="12900">12900</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_SHL,</td></tr>
<tr><th id="12901">12901</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12902">12902</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12903">12903</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12904">12904</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12905">12905</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12906">12906</th><td>        <i>// (sext:{ *:[i64] } (shl:{ *:[i32] } GPR32:{ *:[i32] }:$src, GPR32:{ *:[i32] }:$src2))  =&gt;  (INSERT_SUBREG:{ *:[i64] } (IMPLICIT_DEF:{ *:[i64] }), (SLLV:{ *:[i32] } GPR32:{ *:[i32] }:$src, GPR32:{ *:[i32] }:$src2), sub_32:{ *:[i32] })</i></td></tr>
<tr><th id="12907">12907</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="12908">12908</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="12909">12909</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::SLLV,</td></tr>
<tr><th id="12910">12910</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12911">12911</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="12912">12912</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src2</i></td></tr>
<tr><th id="12913">12913</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="12914">12914</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>TargetOpcode::IMPLICIT_DEF,</td></tr>
<tr><th id="12915">12915</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12916">12916</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12917">12917</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::INSERT_SUBREG,</td></tr>
<tr><th id="12918">12918</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="12919">12919</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12920">12920</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12921">12921</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="12922">12922</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12923">12923</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12924">12924</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12925">12925</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, Mips::GPR32RegClassID,</td></tr>
<tr><th id="12926">12926</th><td>        <i>// GIR_Coverage, 1595,</i></td></tr>
<tr><th id="12927">12927</th><td>        GIR_Done,</td></tr>
<tr><th id="12928">12928</th><td>      <i>// Label 829: @31393</i></td></tr>
<tr><th id="12929">12929</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 830*/</i> <var>31487</var>, <i>// Rule ID 1777 //</i></td></tr>
<tr><th id="12930">12930</th><td>        GIM_CheckFeatures, GIFBS_HasMips64r6_HasStdEnc,</td></tr>
<tr><th id="12931">12931</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="12932">12932</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_SREM,</td></tr>
<tr><th id="12933">12933</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12934">12934</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12935">12935</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12936">12936</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12937">12937</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12938">12938</th><td>        <i>// (sext:{ *:[i64] } (srem:{ *:[i32] } GPR32:{ *:[i32] }:$src, GPR32:{ *:[i32] }:$src2))  =&gt;  (INSERT_SUBREG:{ *:[i64] } (IMPLICIT_DEF:{ *:[i64] }), (MOD:{ *:[i32] } GPR32:{ *:[i32] }:$src, GPR32:{ *:[i32] }:$src2), sub_32:{ *:[i32] })</i></td></tr>
<tr><th id="12939">12939</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="12940">12940</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="12941">12941</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::MOD,</td></tr>
<tr><th id="12942">12942</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12943">12943</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="12944">12944</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src2</i></td></tr>
<tr><th id="12945">12945</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="12946">12946</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>TargetOpcode::IMPLICIT_DEF,</td></tr>
<tr><th id="12947">12947</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12948">12948</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12949">12949</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::INSERT_SUBREG,</td></tr>
<tr><th id="12950">12950</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="12951">12951</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12952">12952</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12953">12953</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="12954">12954</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12955">12955</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12956">12956</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12957">12957</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, Mips::GPR32RegClassID,</td></tr>
<tr><th id="12958">12958</th><td>        <i>// GIR_Coverage, 1777,</i></td></tr>
<tr><th id="12959">12959</th><td>        GIR_Done,</td></tr>
<tr><th id="12960">12960</th><td>      <i>// Label 830: @31487</i></td></tr>
<tr><th id="12961">12961</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 831*/</i> <var>31579</var>, <i>// Rule ID 1590 //</i></td></tr>
<tr><th id="12962">12962</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="12963">12963</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_SUB,</td></tr>
<tr><th id="12964">12964</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12965">12965</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12966">12966</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12967">12967</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12968">12968</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12969">12969</th><td>        <i>// (sext:{ *:[i64] } (sub:{ *:[i32] } GPR32:{ *:[i32] }:$src, GPR32:{ *:[i32] }:$src2))  =&gt;  (INSERT_SUBREG:{ *:[i64] } (IMPLICIT_DEF:{ *:[i64] }), (SUBu:{ *:[i32] } GPR32:{ *:[i32] }:$src, GPR32:{ *:[i32] }:$src2), sub_32:{ *:[i32] })</i></td></tr>
<tr><th id="12970">12970</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="12971">12971</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="12972">12972</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::SUBu,</td></tr>
<tr><th id="12973">12973</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12974">12974</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="12975">12975</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src2</i></td></tr>
<tr><th id="12976">12976</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="12977">12977</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>TargetOpcode::IMPLICIT_DEF,</td></tr>
<tr><th id="12978">12978</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="12979">12979</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="12980">12980</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::INSERT_SUBREG,</td></tr>
<tr><th id="12981">12981</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="12982">12982</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12983">12983</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="12984">12984</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="12985">12985</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="12986">12986</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12987">12987</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="12988">12988</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, Mips::GPR32RegClassID,</td></tr>
<tr><th id="12989">12989</th><td>        <i>// GIR_Coverage, 1590,</i></td></tr>
<tr><th id="12990">12990</th><td>        GIR_Done,</td></tr>
<tr><th id="12991">12991</th><td>      <i>// Label 831: @31579</i></td></tr>
<tr><th id="12992">12992</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 832*/</i> <var>31673</var>, <i>// Rule ID 1776 //</i></td></tr>
<tr><th id="12993">12993</th><td>        GIM_CheckFeatures, GIFBS_HasMips64r6_HasStdEnc,</td></tr>
<tr><th id="12994">12994</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="12995">12995</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_UDIV,</td></tr>
<tr><th id="12996">12996</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12997">12997</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="12998">12998</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="12999">12999</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="13000">13000</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13001">13001</th><td>        <i>// (sext:{ *:[i64] } (udiv:{ *:[i32] } GPR32:{ *:[i32] }:$src, GPR32:{ *:[i32] }:$src2))  =&gt;  (INSERT_SUBREG:{ *:[i64] } (IMPLICIT_DEF:{ *:[i64] }), (DIVU:{ *:[i32] } GPR32:{ *:[i32] }:$src, GPR32:{ *:[i32] }:$src2), sub_32:{ *:[i32] })</i></td></tr>
<tr><th id="13002">13002</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="13003">13003</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="13004">13004</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::DIVU,</td></tr>
<tr><th id="13005">13005</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="13006">13006</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="13007">13007</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src2</i></td></tr>
<tr><th id="13008">13008</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="13009">13009</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>TargetOpcode::IMPLICIT_DEF,</td></tr>
<tr><th id="13010">13010</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="13011">13011</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13012">13012</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::INSERT_SUBREG,</td></tr>
<tr><th id="13013">13013</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="13014">13014</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="13015">13015</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="13016">13016</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="13017">13017</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13018">13018</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="13019">13019</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="13020">13020</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, Mips::GPR32RegClassID,</td></tr>
<tr><th id="13021">13021</th><td>        <i>// GIR_Coverage, 1776,</i></td></tr>
<tr><th id="13022">13022</th><td>        GIR_Done,</td></tr>
<tr><th id="13023">13023</th><td>      <i>// Label 832: @31673</i></td></tr>
<tr><th id="13024">13024</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 833*/</i> <var>31767</var>, <i>// Rule ID 1778 //</i></td></tr>
<tr><th id="13025">13025</th><td>        GIM_CheckFeatures, GIFBS_HasMips64r6_HasStdEnc,</td></tr>
<tr><th id="13026">13026</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="13027">13027</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_UREM,</td></tr>
<tr><th id="13028">13028</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13029">13029</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13030">13030</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="13031">13031</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="13032">13032</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13033">13033</th><td>        <i>// (sext:{ *:[i64] } (urem:{ *:[i32] } GPR32:{ *:[i32] }:$src, GPR32:{ *:[i32] }:$src2))  =&gt;  (INSERT_SUBREG:{ *:[i64] } (IMPLICIT_DEF:{ *:[i64] }), (MODU:{ *:[i32] } GPR32:{ *:[i32] }:$src, GPR32:{ *:[i32] }:$src2), sub_32:{ *:[i32] })</i></td></tr>
<tr><th id="13034">13034</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="13035">13035</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="13036">13036</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::MODU,</td></tr>
<tr><th id="13037">13037</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="13038">13038</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="13039">13039</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// src2</i></td></tr>
<tr><th id="13040">13040</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="13041">13041</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>TargetOpcode::IMPLICIT_DEF,</td></tr>
<tr><th id="13042">13042</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="13043">13043</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13044">13044</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::INSERT_SUBREG,</td></tr>
<tr><th id="13045">13045</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="13046">13046</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="13047">13047</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="13048">13048</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="13049">13049</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13050">13050</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="13051">13051</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="13052">13052</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, Mips::GPR32RegClassID,</td></tr>
<tr><th id="13053">13053</th><td>        <i>// GIR_Coverage, 1778,</i></td></tr>
<tr><th id="13054">13054</th><td>        GIR_Done,</td></tr>
<tr><th id="13055">13055</th><td>      <i>// Label 833: @31767</i></td></tr>
<tr><th id="13056">13056</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 834*/</i> <var>31782</var>, <i>// Rule ID 1566 //</i></td></tr>
<tr><th id="13057">13057</th><td>        GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_IsGP64bit,</td></tr>
<tr><th id="13058">13058</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="13059">13059</th><td>        <i>// (sext:{ *:[i64] } GPR32:{ *:[i32] }:$src)  =&gt;  (SLL64_32:{ *:[i64] } GPR32:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="13060">13060</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLL64_32,</td></tr>
<tr><th id="13061">13061</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13062">13062</th><td>        <i>// GIR_Coverage, 1566,</i></td></tr>
<tr><th id="13063">13063</th><td>        GIR_Done,</td></tr>
<tr><th id="13064">13064</th><td>      <i>// Label 834: @31782</i></td></tr>
<tr><th id="13065">13065</th><td>      GIM_Reject,</td></tr>
<tr><th id="13066">13066</th><td>    <i>// Label 820: @31783</i></td></tr>
<tr><th id="13067">13067</th><td>    GIM_Reject,</td></tr>
<tr><th id="13068">13068</th><td>    <i>// Label 22: @31784</i></td></tr>
<tr><th id="13069">13069</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 835*/</i> <var>31977</var>,</td></tr>
<tr><th id="13070">13070</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="13071">13071</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13072">13072</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="13073">13073</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 836*/</i> <var>31851</var>, <i>// Rule ID 268 //</i></td></tr>
<tr><th id="13074">13074</th><td>        GIM_CheckFeatures, GIFBS_HasCnMips,</td></tr>
<tr><th id="13075">13075</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="13076">13076</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="13077">13077</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="13078">13078</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="13079">13079</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="13080">13080</th><td>        GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="13081">13081</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="13082">13082</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="13083">13083</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13084">13084</th><td>        <i>// (zext:{ *:[i64] } (setcc:{ *:[i32] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt, SETEQ:{ *:[Other] }))  =&gt;  (SEQ:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)</i></td></tr>
<tr><th id="13085">13085</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SEQ,</td></tr>
<tr><th id="13086">13086</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="13087">13087</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="13088">13088</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="13089">13089</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13090">13090</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13091">13091</th><td>        <i>// GIR_Coverage, 268,</i></td></tr>
<tr><th id="13092">13092</th><td>        GIR_Done,</td></tr>
<tr><th id="13093">13093</th><td>      <i>// Label 836: @31851</i></td></tr>
<tr><th id="13094">13094</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 837*/</i> <var>31904</var>, <i>// Rule ID 270 //</i></td></tr>
<tr><th id="13095">13095</th><td>        GIM_CheckFeatures, GIFBS_HasCnMips,</td></tr>
<tr><th id="13096">13096</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="13097">13097</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="13098">13098</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="13099">13099</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="13100">13100</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="13101">13101</th><td>        GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="13102">13102</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="13103">13103</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="13104">13104</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13105">13105</th><td>        <i>// (zext:{ *:[i64] } (setcc:{ *:[i32] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt, SETNE:{ *:[Other] }))  =&gt;  (SNE:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)</i></td></tr>
<tr><th id="13106">13106</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SNE,</td></tr>
<tr><th id="13107">13107</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="13108">13108</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="13109">13109</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="13110">13110</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13111">13111</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13112">13112</th><td>        <i>// GIR_Coverage, 270,</i></td></tr>
<tr><th id="13113">13113</th><td>        GIR_Done,</td></tr>
<tr><th id="13114">13114</th><td>      <i>// Label 837: @31904</i></td></tr>
<tr><th id="13115">13115</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 838*/</i> <var>31976</var>,</td></tr>
<tr><th id="13116">13116</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="13117">13117</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 839*/</i> <var>31949</var>, <i>// Rule ID 1565 //</i></td></tr>
<tr><th id="13118">13118</th><td>          GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_IsGP64bit,</td></tr>
<tr><th id="13119">13119</th><td>          <i>// (zext:{ *:[i64] } GPR32:{ *:[i32] }:$src)  =&gt;  (DSRL:{ *:[i64] } (DSLL64_32:{ *:[i64] } GPR32:{ *:[i32] }:$src), 32:{ *:[i32] })</i></td></tr>
<tr><th id="13120">13120</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="13121">13121</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::DSLL64_32,</td></tr>
<tr><th id="13122">13122</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="13123">13123</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="13124">13124</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13125">13125</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DSRL,</td></tr>
<tr><th id="13126">13126</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="13127">13127</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="13128">13128</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>32</var>,</td></tr>
<tr><th id="13129">13129</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13130">13130</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13131">13131</th><td>          <i>// GIR_Coverage, 1565,</i></td></tr>
<tr><th id="13132">13132</th><td>          GIR_Done,</td></tr>
<tr><th id="13133">13133</th><td>        <i>// Label 839: @31949</i></td></tr>
<tr><th id="13134">13134</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 840*/</i> <var>31975</var>, <i>// Rule ID 1567 //</i></td></tr>
<tr><th id="13135">13135</th><td>          GIM_CheckFeatures, GIFBS_HasMips64r2_HasStdEnc_IsGP64bit_NotInMicroMips,</td></tr>
<tr><th id="13136">13136</th><td>          <i>// (zext:{ *:[i64] } GPR32:{ *:[i32] }:$src)  =&gt;  (DEXT64_32:{ *:[i64] } GPR32:{ *:[i32] }:$src, 0:{ *:[i32] }, 32:{ *:[i32] })</i></td></tr>
<tr><th id="13137">13137</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DEXT64_32,</td></tr>
<tr><th id="13138">13138</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="13139">13139</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="13140">13140</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>0</var>,</td></tr>
<tr><th id="13141">13141</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>32</var>,</td></tr>
<tr><th id="13142">13142</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13143">13143</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13144">13144</th><td>          <i>// GIR_Coverage, 1567,</i></td></tr>
<tr><th id="13145">13145</th><td>          GIR_Done,</td></tr>
<tr><th id="13146">13146</th><td>        <i>// Label 840: @31975</i></td></tr>
<tr><th id="13147">13147</th><td>        GIM_Reject,</td></tr>
<tr><th id="13148">13148</th><td>      <i>// Label 838: @31976</i></td></tr>
<tr><th id="13149">13149</th><td>      GIM_Reject,</td></tr>
<tr><th id="13150">13150</th><td>    <i>// Label 835: @31977</i></td></tr>
<tr><th id="13151">13151</th><td>    GIM_Reject,</td></tr>
<tr><th id="13152">13152</th><td>    <i>// Label 23: @31978</i></td></tr>
<tr><th id="13153">13153</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>9</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 847*/</i> <var>33730</var>,</td></tr>
<tr><th id="13154">13154</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 841*/</i> <var>31992</var>,</td></tr>
<tr><th id="13155">13155</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 842*/</i> <var>32245</var>, <var>0</var>,</td></tr>
<tr><th id="13156">13156</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 843*/</i> <var>32379</var>, <var>0</var>,</td></tr>
<tr><th id="13157">13157</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 844*/</i> <var>32411</var>,</td></tr>
<tr><th id="13158">13158</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 845*/</i> <var>32680</var>,</td></tr>
<tr><th id="13159">13159</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 846*/</i> <var>33077</var>,</td></tr>
<tr><th id="13160">13160</th><td>    <i>// Label 841: @31992</i></td></tr>
<tr><th id="13161">13161</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 848*/</i> <var>32244</var>,</td></tr>
<tr><th id="13162">13162</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13163">13163</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13164">13164</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 849*/</i> <var>32045</var>, <i>// Rule ID 55 //</i></td></tr>
<tr><th id="13165">13165</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="13166">13166</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="13167">13167</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="13168">13168</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="13169">13169</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13170">13170</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt5,</td></tr>
<tr><th id="13171">13171</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="13172">13172</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13173">13173</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13174">13174</th><td>        <i>// (shl:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$shamt)  =&gt;  (SLL:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt, (imm:{ *:[i32] }):$shamt)</i></td></tr>
<tr><th id="13175">13175</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLL,</td></tr>
<tr><th id="13176">13176</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="13177">13177</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rt</i></td></tr>
<tr><th id="13178">13178</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// shamt</i></td></tr>
<tr><th id="13179">13179</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13180">13180</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13181">13181</th><td>        <i>// GIR_Coverage, 55,</i></td></tr>
<tr><th id="13182">13182</th><td>        GIR_Done,</td></tr>
<tr><th id="13183">13183</th><td>      <i>// Label 849: @32045</i></td></tr>
<tr><th id="13184">13184</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 850*/</i> <var>32088</var>, <i>// Rule ID 1789 //</i></td></tr>
<tr><th id="13185">13185</th><td>        GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="13186">13186</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="13187">13187</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="13188">13188</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="13189">13189</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13190">13190</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt5,</td></tr>
<tr><th id="13191">13191</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="13192">13192</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13193">13193</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13194">13194</th><td>        <i>// (shl:{ *:[i32] } CPU16Regs:{ *:[i32] }:$in, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$imm)  =&gt;  (SllX16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$in, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$imm)</i></td></tr>
<tr><th id="13195">13195</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SllX16,</td></tr>
<tr><th id="13196">13196</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rx</i></td></tr>
<tr><th id="13197">13197</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// in</i></td></tr>
<tr><th id="13198">13198</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm</i></td></tr>
<tr><th id="13199">13199</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13200">13200</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13201">13201</th><td>        <i>// GIR_Coverage, 1789,</i></td></tr>
<tr><th id="13202">13202</th><td>        GIR_Done,</td></tr>
<tr><th id="13203">13203</th><td>      <i>// Label 850: @32088</i></td></tr>
<tr><th id="13204">13204</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 851*/</i> <var>32131</var>, <i>// Rule ID 2126 //</i></td></tr>
<tr><th id="13205">13205</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="13206">13206</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="13207">13207</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="13208">13208</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="13209">13209</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13210">13210</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt2Shift,</td></tr>
<tr><th id="13211">13211</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="13212">13212</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13213">13213</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13214">13214</th><td>        <i>// (shl:{ *:[i32] } GPRMM16:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt2Shift&gt;&gt;:$imm)  =&gt;  (SLL16_MM:{ *:[i32] } GPRMM16:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt2Shift&gt;&gt;:$imm)</i></td></tr>
<tr><th id="13215">13215</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLL16_MM,</td></tr>
<tr><th id="13216">13216</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="13217">13217</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="13218">13218</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm</i></td></tr>
<tr><th id="13219">13219</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13220">13220</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13221">13221</th><td>        <i>// GIR_Coverage, 2126,</i></td></tr>
<tr><th id="13222">13222</th><td>        GIR_Done,</td></tr>
<tr><th id="13223">13223</th><td>      <i>// Label 851: @32131</i></td></tr>
<tr><th id="13224">13224</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 852*/</i> <var>32174</var>, <i>// Rule ID 2127 //</i></td></tr>
<tr><th id="13225">13225</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="13226">13226</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="13227">13227</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="13228">13228</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="13229">13229</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13230">13230</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt5,</td></tr>
<tr><th id="13231">13231</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="13232">13232</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13233">13233</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13234">13234</th><td>        <i>// (shl:{ *:[i32] } GPR32:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$imm)  =&gt;  (SLL_MM:{ *:[i32] } GPR32:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$imm)</i></td></tr>
<tr><th id="13235">13235</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLL_MM,</td></tr>
<tr><th id="13236">13236</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="13237">13237</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="13238">13238</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm</i></td></tr>
<tr><th id="13239">13239</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13240">13240</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13241">13241</th><td>        <i>// GIR_Coverage, 2127,</i></td></tr>
<tr><th id="13242">13242</th><td>        GIR_Done,</td></tr>
<tr><th id="13243">13243</th><td>      <i>// Label 852: @32174</i></td></tr>
<tr><th id="13244">13244</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 853*/</i> <var>32197</var>, <i>// Rule ID 58 //</i></td></tr>
<tr><th id="13245">13245</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="13246">13246</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="13247">13247</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="13248">13248</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="13249">13249</th><td>        <i>// (shl:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (SLLV:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="13250">13250</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLLV,</td></tr>
<tr><th id="13251">13251</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13252">13252</th><td>        <i>// GIR_Coverage, 58,</i></td></tr>
<tr><th id="13253">13253</th><td>        GIR_Done,</td></tr>
<tr><th id="13254">13254</th><td>      <i>// Label 853: @32197</i></td></tr>
<tr><th id="13255">13255</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 854*/</i> <var>32220</var>, <i>// Rule ID 1792 //</i></td></tr>
<tr><th id="13256">13256</th><td>        GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="13257">13257</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="13258">13258</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="13259">13259</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="13260">13260</th><td>        <i>// (shl:{ *:[i32] } CPU16Regs:{ *:[i32] }:$r, CPU16Regs:{ *:[i32] }:$ra)  =&gt;  (SllvRxRy16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$r, CPU16Regs:{ *:[i32] }:$ra)</i></td></tr>
<tr><th id="13261">13261</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SllvRxRy16,</td></tr>
<tr><th id="13262">13262</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13263">13263</th><td>        <i>// GIR_Coverage, 1792,</i></td></tr>
<tr><th id="13264">13264</th><td>        GIR_Done,</td></tr>
<tr><th id="13265">13265</th><td>      <i>// Label 854: @32220</i></td></tr>
<tr><th id="13266">13266</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 855*/</i> <var>32243</var>, <i>// Rule ID 2128 //</i></td></tr>
<tr><th id="13267">13267</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="13268">13268</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="13269">13269</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="13270">13270</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="13271">13271</th><td>        <i>// (shl:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs)  =&gt;  (SLLV_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs)</i></td></tr>
<tr><th id="13272">13272</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLLV_MM,</td></tr>
<tr><th id="13273">13273</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13274">13274</th><td>        <i>// GIR_Coverage, 2128,</i></td></tr>
<tr><th id="13275">13275</th><td>        GIR_Done,</td></tr>
<tr><th id="13276">13276</th><td>      <i>// Label 855: @32243</i></td></tr>
<tr><th id="13277">13277</th><td>      GIM_Reject,</td></tr>
<tr><th id="13278">13278</th><td>    <i>// Label 848: @32244</i></td></tr>
<tr><th id="13279">13279</th><td>    GIM_Reject,</td></tr>
<tr><th id="13280">13280</th><td>    <i>// Label 842: @32245</i></td></tr>
<tr><th id="13281">13281</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 856*/</i> <var>32378</var>,</td></tr>
<tr><th id="13282">13282</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="13283">13283</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13284">13284</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="13285">13285</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="13286">13286</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 857*/</i> <var>32298</var>, <i>// Rule ID 204 //</i></td></tr>
<tr><th id="13287">13287</th><td>        GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="13288">13288</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="13289">13289</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13290">13290</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt6,</td></tr>
<tr><th id="13291">13291</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="13292">13292</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13293">13293</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13294">13294</th><td>        <i>// (shl:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rt, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt6&gt;&gt;:$shamt)  =&gt;  (DSLL:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rt, (imm:{ *:[i32] }):$shamt)</i></td></tr>
<tr><th id="13295">13295</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DSLL,</td></tr>
<tr><th id="13296">13296</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="13297">13297</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rt</i></td></tr>
<tr><th id="13298">13298</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// shamt</i></td></tr>
<tr><th id="13299">13299</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13300">13300</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13301">13301</th><td>        <i>// GIR_Coverage, 204,</i></td></tr>
<tr><th id="13302">13302</th><td>        GIR_Done,</td></tr>
<tr><th id="13303">13303</th><td>      <i>// Label 857: @32298</i></td></tr>
<tr><th id="13304">13304</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 858*/</i> <var>32362</var>, <i>// Rule ID 1560 //</i></td></tr>
<tr><th id="13305">13305</th><td>        GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_IsGP64bit,</td></tr>
<tr><th id="13306">13306</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="13307">13307</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_TRUNC,</td></tr>
<tr><th id="13308">13308</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="13309">13309</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="13310">13310</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13311">13311</th><td>        <i>// (shl:{ *:[i64] } GPR64:{ *:[i64] }:$rt, (trunc:{ *:[i32] } GPR64:{ *:[i64] }:$rs))  =&gt;  (DSLLV:{ *:[i64] } GPR64:{ *:[i64] }:$rt, (EXTRACT_SUBREG:{ *:[i32] } GPR64:{ *:[i64] }:$rs, sub_32:{ *:[i32] }))</i></td></tr>
<tr><th id="13312">13312</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="13313">13313</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="13314">13314</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="13315">13315</th><td>        GIR_CopySubReg, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>/*SubRegIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="13316">13316</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>1</var>, <i>/*Op*/</i><var>0</var>, Mips::GPR32RegClassID,</td></tr>
<tr><th id="13317">13317</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="13318">13318</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DSLLV,</td></tr>
<tr><th id="13319">13319</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="13320">13320</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rt</i></td></tr>
<tr><th id="13321">13321</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="13322">13322</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13323">13323</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13324">13324</th><td>        <i>// GIR_Coverage, 1560,</i></td></tr>
<tr><th id="13325">13325</th><td>        GIR_Done,</td></tr>
<tr><th id="13326">13326</th><td>      <i>// Label 858: @32362</i></td></tr>
<tr><th id="13327">13327</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 859*/</i> <var>32377</var>, <i>// Rule ID 207 //</i></td></tr>
<tr><th id="13328">13328</th><td>        GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="13329">13329</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="13330">13330</th><td>        <i>// (shl:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (DSLLV:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="13331">13331</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DSLLV,</td></tr>
<tr><th id="13332">13332</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13333">13333</th><td>        <i>// GIR_Coverage, 207,</i></td></tr>
<tr><th id="13334">13334</th><td>        GIR_Done,</td></tr>
<tr><th id="13335">13335</th><td>      <i>// Label 859: @32377</i></td></tr>
<tr><th id="13336">13336</th><td>      GIM_Reject,</td></tr>
<tr><th id="13337">13337</th><td>    <i>// Label 856: @32378</i></td></tr>
<tr><th id="13338">13338</th><td>    GIM_Reject,</td></tr>
<tr><th id="13339">13339</th><td>    <i>// Label 843: @32379</i></td></tr>
<tr><th id="13340">13340</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 860*/</i> <var>32410</var>, <i>// Rule ID 948 //</i></td></tr>
<tr><th id="13341">13341</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="13342">13342</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="13343">13343</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="13344">13344</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="13345">13345</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="13346">13346</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="13347">13347</th><td>      <i>// (shl:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (SLL_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="13348">13348</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLL_D,</td></tr>
<tr><th id="13349">13349</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13350">13350</th><td>      <i>// GIR_Coverage, 948,</i></td></tr>
<tr><th id="13351">13351</th><td>      GIR_Done,</td></tr>
<tr><th id="13352">13352</th><td>    <i>// Label 860: @32410</i></td></tr>
<tr><th id="13353">13353</th><td>    GIM_Reject,</td></tr>
<tr><th id="13354">13354</th><td>    <i>// Label 844: @32411</i></td></tr>
<tr><th id="13355">13355</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 861*/</i> <var>32679</var>,</td></tr>
<tr><th id="13356">13356</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="13357">13357</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="13358">13358</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="13359">13359</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 862*/</i> <var>32542</var>, <i>// Rule ID 2418 //</i></td></tr>
<tr><th id="13360">13360</th><td>        GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="13361">13361</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="13362">13362</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="13363">13363</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="13364">13364</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="13365">13365</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="13366">13366</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR,</td></tr>
<tr><th id="13367">13367</th><td>        GIM_CheckNumOperands, <i>/*MI*/</i><var>2</var>, <i>/*Expected*/</i><var>5</var>,</td></tr>
<tr><th id="13368">13368</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13369">13369</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13370">13370</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13371">13371</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13372">13372</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="13373">13373</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13374">13374</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>3</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="13375">13375</th><td>        <i>// MIs[3] Operand 1</i></td></tr>
<tr><th id="13376">13376</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13377">13377</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>4</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[4]</i></td></tr>
<tr><th id="13378">13378</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>4</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13379">13379</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>4</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="13380">13380</th><td>        <i>// MIs[4] Operand 1</i></td></tr>
<tr><th id="13381">13381</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13382">13382</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>5</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[5]</i></td></tr>
<tr><th id="13383">13383</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>5</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13384">13384</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>5</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="13385">13385</th><td>        <i>// MIs[5] Operand 1</i></td></tr>
<tr><th id="13386">13386</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13387">13387</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>6</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[6]</i></td></tr>
<tr><th id="13388">13388</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>6</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13389">13389</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>6</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="13390">13390</th><td>        <i>// MIs[6] Operand 1</i></td></tr>
<tr><th id="13391">13391</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13392">13392</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13393">13393</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="13394">13394</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="13395">13395</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="13396">13396</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>5</var>,</td></tr>
<tr><th id="13397">13397</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>6</var>,</td></tr>
<tr><th id="13398">13398</th><td>        <i>// (shl:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$ws, (and:{ *:[v4i32] } (build_vector:{ *:[v4i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;), v4i32:{ *:[v4i32] }:$wt))  =&gt;  (SLL_W:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$ws, v4i32:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="13399">13399</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLL_W,</td></tr>
<tr><th id="13400">13400</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="13401">13401</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="13402">13402</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="13403">13403</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13404">13404</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13405">13405</th><td>        <i>// GIR_Coverage, 2418,</i></td></tr>
<tr><th id="13406">13406</th><td>        GIR_Done,</td></tr>
<tr><th id="13407">13407</th><td>      <i>// Label 862: @32542</i></td></tr>
<tr><th id="13408">13408</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 863*/</i> <var>32659</var>, <i>// Rule ID 2029 //</i></td></tr>
<tr><th id="13409">13409</th><td>        GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="13410">13410</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="13411">13411</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="13412">13412</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="13413">13413</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="13414">13414</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="13415">13415</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR,</td></tr>
<tr><th id="13416">13416</th><td>        GIM_CheckNumOperands, <i>/*MI*/</i><var>2</var>, <i>/*Expected*/</i><var>5</var>,</td></tr>
<tr><th id="13417">13417</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13418">13418</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13419">13419</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13420">13420</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13421">13421</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="13422">13422</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13423">13423</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>3</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="13424">13424</th><td>        <i>// MIs[3] Operand 1</i></td></tr>
<tr><th id="13425">13425</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13426">13426</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>4</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[4]</i></td></tr>
<tr><th id="13427">13427</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>4</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13428">13428</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>4</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="13429">13429</th><td>        <i>// MIs[4] Operand 1</i></td></tr>
<tr><th id="13430">13430</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13431">13431</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>5</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[5]</i></td></tr>
<tr><th id="13432">13432</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>5</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13433">13433</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>5</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="13434">13434</th><td>        <i>// MIs[5] Operand 1</i></td></tr>
<tr><th id="13435">13435</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13436">13436</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>6</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[6]</i></td></tr>
<tr><th id="13437">13437</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>6</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13438">13438</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>6</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="13439">13439</th><td>        <i>// MIs[6] Operand 1</i></td></tr>
<tr><th id="13440">13440</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13441">13441</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13442">13442</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="13443">13443</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="13444">13444</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="13445">13445</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>5</var>,</td></tr>
<tr><th id="13446">13446</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>6</var>,</td></tr>
<tr><th id="13447">13447</th><td>        <i>// (shl:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$ws, (and:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$wt, (build_vector:{ *:[v4i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;)))  =&gt;  (SLL_W:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$ws, v4i32:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="13448">13448</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLL_W,</td></tr>
<tr><th id="13449">13449</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="13450">13450</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="13451">13451</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wt</i></td></tr>
<tr><th id="13452">13452</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13453">13453</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13454">13454</th><td>        <i>// GIR_Coverage, 2029,</i></td></tr>
<tr><th id="13455">13455</th><td>        GIR_Done,</td></tr>
<tr><th id="13456">13456</th><td>      <i>// Label 863: @32659</i></td></tr>
<tr><th id="13457">13457</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 864*/</i> <var>32678</var>, <i>// Rule ID 947 //</i></td></tr>
<tr><th id="13458">13458</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="13459">13459</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="13460">13460</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="13461">13461</th><td>        <i>// (shl:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (SLL_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="13462">13462</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLL_W,</td></tr>
<tr><th id="13463">13463</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13464">13464</th><td>        <i>// GIR_Coverage, 947,</i></td></tr>
<tr><th id="13465">13465</th><td>        GIR_Done,</td></tr>
<tr><th id="13466">13466</th><td>      <i>// Label 864: @32678</i></td></tr>
<tr><th id="13467">13467</th><td>      GIM_Reject,</td></tr>
<tr><th id="13468">13468</th><td>    <i>// Label 861: @32679</i></td></tr>
<tr><th id="13469">13469</th><td>    GIM_Reject,</td></tr>
<tr><th id="13470">13470</th><td>    <i>// Label 845: @32680</i></td></tr>
<tr><th id="13471">13471</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 865*/</i> <var>33076</var>,</td></tr>
<tr><th id="13472">13472</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="13473">13473</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="13474">13474</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="13475">13475</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 866*/</i> <var>32875</var>, <i>// Rule ID 2417 //</i></td></tr>
<tr><th id="13476">13476</th><td>        GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="13477">13477</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="13478">13478</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="13479">13479</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="13480">13480</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="13481">13481</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="13482">13482</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR,</td></tr>
<tr><th id="13483">13483</th><td>        GIM_CheckNumOperands, <i>/*MI*/</i><var>2</var>, <i>/*Expected*/</i><var>9</var>,</td></tr>
<tr><th id="13484">13484</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13485">13485</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13486">13486</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13487">13487</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13488">13488</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>5</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13489">13489</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>6</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13490">13490</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>7</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13491">13491</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>8</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13492">13492</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="13493">13493</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13494">13494</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>3</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="13495">13495</th><td>        <i>// MIs[3] Operand 1</i></td></tr>
<tr><th id="13496">13496</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13497">13497</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>4</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[4]</i></td></tr>
<tr><th id="13498">13498</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>4</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13499">13499</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>4</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="13500">13500</th><td>        <i>// MIs[4] Operand 1</i></td></tr>
<tr><th id="13501">13501</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13502">13502</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>5</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[5]</i></td></tr>
<tr><th id="13503">13503</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>5</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13504">13504</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>5</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="13505">13505</th><td>        <i>// MIs[5] Operand 1</i></td></tr>
<tr><th id="13506">13506</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13507">13507</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>6</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[6]</i></td></tr>
<tr><th id="13508">13508</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>6</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13509">13509</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>6</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="13510">13510</th><td>        <i>// MIs[6] Operand 1</i></td></tr>
<tr><th id="13511">13511</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13512">13512</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>7</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>5</var>, <i>// MIs[7]</i></td></tr>
<tr><th id="13513">13513</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>7</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13514">13514</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>7</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="13515">13515</th><td>        <i>// MIs[7] Operand 1</i></td></tr>
<tr><th id="13516">13516</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13517">13517</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>8</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>6</var>, <i>// MIs[8]</i></td></tr>
<tr><th id="13518">13518</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>8</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13519">13519</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>8</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="13520">13520</th><td>        <i>// MIs[8] Operand 1</i></td></tr>
<tr><th id="13521">13521</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13522">13522</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>9</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>7</var>, <i>// MIs[9]</i></td></tr>
<tr><th id="13523">13523</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>9</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13524">13524</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>9</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="13525">13525</th><td>        <i>// MIs[9] Operand 1</i></td></tr>
<tr><th id="13526">13526</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13527">13527</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>10</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>8</var>, <i>// MIs[10]</i></td></tr>
<tr><th id="13528">13528</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>10</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13529">13529</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>10</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="13530">13530</th><td>        <i>// MIs[10] Operand 1</i></td></tr>
<tr><th id="13531">13531</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13532">13532</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13533">13533</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="13534">13534</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="13535">13535</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="13536">13536</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>5</var>,</td></tr>
<tr><th id="13537">13537</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>6</var>,</td></tr>
<tr><th id="13538">13538</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>7</var>,</td></tr>
<tr><th id="13539">13539</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>8</var>,</td></tr>
<tr><th id="13540">13540</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>9</var>,</td></tr>
<tr><th id="13541">13541</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>10</var>,</td></tr>
<tr><th id="13542">13542</th><td>        <i>// (shl:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$ws, (and:{ *:[v8i16] } (build_vector:{ *:[v8i16] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;), v8i16:{ *:[v8i16] }:$wt))  =&gt;  (SLL_H:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$ws, v8i16:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="13543">13543</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLL_H,</td></tr>
<tr><th id="13544">13544</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="13545">13545</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="13546">13546</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="13547">13547</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13548">13548</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13549">13549</th><td>        <i>// GIR_Coverage, 2417,</i></td></tr>
<tr><th id="13550">13550</th><td>        GIR_Done,</td></tr>
<tr><th id="13551">13551</th><td>      <i>// Label 866: @32875</i></td></tr>
<tr><th id="13552">13552</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 867*/</i> <var>33056</var>, <i>// Rule ID 2028 //</i></td></tr>
<tr><th id="13553">13553</th><td>        GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="13554">13554</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="13555">13555</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="13556">13556</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="13557">13557</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="13558">13558</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="13559">13559</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR,</td></tr>
<tr><th id="13560">13560</th><td>        GIM_CheckNumOperands, <i>/*MI*/</i><var>2</var>, <i>/*Expected*/</i><var>9</var>,</td></tr>
<tr><th id="13561">13561</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13562">13562</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13563">13563</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13564">13564</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13565">13565</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>5</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13566">13566</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>6</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13567">13567</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>7</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13568">13568</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>8</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13569">13569</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="13570">13570</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13571">13571</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>3</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="13572">13572</th><td>        <i>// MIs[3] Operand 1</i></td></tr>
<tr><th id="13573">13573</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13574">13574</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>4</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[4]</i></td></tr>
<tr><th id="13575">13575</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>4</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13576">13576</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>4</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="13577">13577</th><td>        <i>// MIs[4] Operand 1</i></td></tr>
<tr><th id="13578">13578</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13579">13579</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>5</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[5]</i></td></tr>
<tr><th id="13580">13580</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>5</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13581">13581</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>5</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="13582">13582</th><td>        <i>// MIs[5] Operand 1</i></td></tr>
<tr><th id="13583">13583</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13584">13584</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>6</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[6]</i></td></tr>
<tr><th id="13585">13585</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>6</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13586">13586</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>6</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="13587">13587</th><td>        <i>// MIs[6] Operand 1</i></td></tr>
<tr><th id="13588">13588</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13589">13589</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>7</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>5</var>, <i>// MIs[7]</i></td></tr>
<tr><th id="13590">13590</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>7</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13591">13591</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>7</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="13592">13592</th><td>        <i>// MIs[7] Operand 1</i></td></tr>
<tr><th id="13593">13593</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13594">13594</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>8</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>6</var>, <i>// MIs[8]</i></td></tr>
<tr><th id="13595">13595</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>8</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13596">13596</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>8</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="13597">13597</th><td>        <i>// MIs[8] Operand 1</i></td></tr>
<tr><th id="13598">13598</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13599">13599</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>9</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>7</var>, <i>// MIs[9]</i></td></tr>
<tr><th id="13600">13600</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>9</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13601">13601</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>9</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="13602">13602</th><td>        <i>// MIs[9] Operand 1</i></td></tr>
<tr><th id="13603">13603</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13604">13604</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>10</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>8</var>, <i>// MIs[10]</i></td></tr>
<tr><th id="13605">13605</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>10</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13606">13606</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>10</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="13607">13607</th><td>        <i>// MIs[10] Operand 1</i></td></tr>
<tr><th id="13608">13608</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13609">13609</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13610">13610</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="13611">13611</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="13612">13612</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="13613">13613</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>5</var>,</td></tr>
<tr><th id="13614">13614</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>6</var>,</td></tr>
<tr><th id="13615">13615</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>7</var>,</td></tr>
<tr><th id="13616">13616</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>8</var>,</td></tr>
<tr><th id="13617">13617</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>9</var>,</td></tr>
<tr><th id="13618">13618</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>10</var>,</td></tr>
<tr><th id="13619">13619</th><td>        <i>// (shl:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$ws, (and:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$wt, (build_vector:{ *:[v8i16] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;)))  =&gt;  (SLL_H:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$ws, v8i16:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="13620">13620</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLL_H,</td></tr>
<tr><th id="13621">13621</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="13622">13622</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="13623">13623</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wt</i></td></tr>
<tr><th id="13624">13624</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13625">13625</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13626">13626</th><td>        <i>// GIR_Coverage, 2028,</i></td></tr>
<tr><th id="13627">13627</th><td>        GIR_Done,</td></tr>
<tr><th id="13628">13628</th><td>      <i>// Label 867: @33056</i></td></tr>
<tr><th id="13629">13629</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 868*/</i> <var>33075</var>, <i>// Rule ID 946 //</i></td></tr>
<tr><th id="13630">13630</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="13631">13631</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="13632">13632</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="13633">13633</th><td>        <i>// (shl:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (SLL_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="13634">13634</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLL_H,</td></tr>
<tr><th id="13635">13635</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13636">13636</th><td>        <i>// GIR_Coverage, 946,</i></td></tr>
<tr><th id="13637">13637</th><td>        GIR_Done,</td></tr>
<tr><th id="13638">13638</th><td>      <i>// Label 868: @33075</i></td></tr>
<tr><th id="13639">13639</th><td>      GIM_Reject,</td></tr>
<tr><th id="13640">13640</th><td>    <i>// Label 865: @33076</i></td></tr>
<tr><th id="13641">13641</th><td>    GIM_Reject,</td></tr>
<tr><th id="13642">13642</th><td>    <i>// Label 846: @33077</i></td></tr>
<tr><th id="13643">13643</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 869*/</i> <var>33729</var>,</td></tr>
<tr><th id="13644">13644</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="13645">13645</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="13646">13646</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="13647">13647</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 870*/</i> <var>33400</var>, <i>// Rule ID 2416 //</i></td></tr>
<tr><th id="13648">13648</th><td>        GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="13649">13649</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="13650">13650</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="13651">13651</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="13652">13652</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="13653">13653</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="13654">13654</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR,</td></tr>
<tr><th id="13655">13655</th><td>        GIM_CheckNumOperands, <i>/*MI*/</i><var>2</var>, <i>/*Expected*/</i><var>17</var>,</td></tr>
<tr><th id="13656">13656</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13657">13657</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13658">13658</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13659">13659</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13660">13660</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>5</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13661">13661</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>6</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13662">13662</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>7</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13663">13663</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>8</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13664">13664</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>9</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13665">13665</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>10</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13666">13666</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>11</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13667">13667</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>12</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13668">13668</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>13</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13669">13669</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>14</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13670">13670</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>15</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13671">13671</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>16</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13672">13672</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="13673">13673</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13674">13674</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>3</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13675">13675</th><td>        <i>// MIs[3] Operand 1</i></td></tr>
<tr><th id="13676">13676</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13677">13677</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>4</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[4]</i></td></tr>
<tr><th id="13678">13678</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>4</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13679">13679</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>4</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13680">13680</th><td>        <i>// MIs[4] Operand 1</i></td></tr>
<tr><th id="13681">13681</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13682">13682</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>5</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[5]</i></td></tr>
<tr><th id="13683">13683</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>5</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13684">13684</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>5</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13685">13685</th><td>        <i>// MIs[5] Operand 1</i></td></tr>
<tr><th id="13686">13686</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13687">13687</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>6</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[6]</i></td></tr>
<tr><th id="13688">13688</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>6</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13689">13689</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>6</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13690">13690</th><td>        <i>// MIs[6] Operand 1</i></td></tr>
<tr><th id="13691">13691</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13692">13692</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>7</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>5</var>, <i>// MIs[7]</i></td></tr>
<tr><th id="13693">13693</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>7</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13694">13694</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>7</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13695">13695</th><td>        <i>// MIs[7] Operand 1</i></td></tr>
<tr><th id="13696">13696</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13697">13697</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>8</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>6</var>, <i>// MIs[8]</i></td></tr>
<tr><th id="13698">13698</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>8</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13699">13699</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>8</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13700">13700</th><td>        <i>// MIs[8] Operand 1</i></td></tr>
<tr><th id="13701">13701</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13702">13702</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>9</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>7</var>, <i>// MIs[9]</i></td></tr>
<tr><th id="13703">13703</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>9</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13704">13704</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>9</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13705">13705</th><td>        <i>// MIs[9] Operand 1</i></td></tr>
<tr><th id="13706">13706</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13707">13707</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>10</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>8</var>, <i>// MIs[10]</i></td></tr>
<tr><th id="13708">13708</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>10</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13709">13709</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>10</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13710">13710</th><td>        <i>// MIs[10] Operand 1</i></td></tr>
<tr><th id="13711">13711</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13712">13712</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>11</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>9</var>, <i>// MIs[11]</i></td></tr>
<tr><th id="13713">13713</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>11</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13714">13714</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>11</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13715">13715</th><td>        <i>// MIs[11] Operand 1</i></td></tr>
<tr><th id="13716">13716</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13717">13717</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>12</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>10</var>, <i>// MIs[12]</i></td></tr>
<tr><th id="13718">13718</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>12</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13719">13719</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>12</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13720">13720</th><td>        <i>// MIs[12] Operand 1</i></td></tr>
<tr><th id="13721">13721</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13722">13722</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>13</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>11</var>, <i>// MIs[13]</i></td></tr>
<tr><th id="13723">13723</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>13</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13724">13724</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>13</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13725">13725</th><td>        <i>// MIs[13] Operand 1</i></td></tr>
<tr><th id="13726">13726</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13727">13727</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>14</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>12</var>, <i>// MIs[14]</i></td></tr>
<tr><th id="13728">13728</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>14</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13729">13729</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>14</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13730">13730</th><td>        <i>// MIs[14] Operand 1</i></td></tr>
<tr><th id="13731">13731</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13732">13732</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>15</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>13</var>, <i>// MIs[15]</i></td></tr>
<tr><th id="13733">13733</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>15</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13734">13734</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>15</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13735">13735</th><td>        <i>// MIs[15] Operand 1</i></td></tr>
<tr><th id="13736">13736</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13737">13737</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>16</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>14</var>, <i>// MIs[16]</i></td></tr>
<tr><th id="13738">13738</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>16</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13739">13739</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>16</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13740">13740</th><td>        <i>// MIs[16] Operand 1</i></td></tr>
<tr><th id="13741">13741</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13742">13742</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>17</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>15</var>, <i>// MIs[17]</i></td></tr>
<tr><th id="13743">13743</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>17</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13744">13744</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>17</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13745">13745</th><td>        <i>// MIs[17] Operand 1</i></td></tr>
<tr><th id="13746">13746</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13747">13747</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>18</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>16</var>, <i>// MIs[18]</i></td></tr>
<tr><th id="13748">13748</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>18</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13749">13749</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>18</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13750">13750</th><td>        <i>// MIs[18] Operand 1</i></td></tr>
<tr><th id="13751">13751</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13752">13752</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13753">13753</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="13754">13754</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="13755">13755</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="13756">13756</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>5</var>,</td></tr>
<tr><th id="13757">13757</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>6</var>,</td></tr>
<tr><th id="13758">13758</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>7</var>,</td></tr>
<tr><th id="13759">13759</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>8</var>,</td></tr>
<tr><th id="13760">13760</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>9</var>,</td></tr>
<tr><th id="13761">13761</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>10</var>,</td></tr>
<tr><th id="13762">13762</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>11</var>,</td></tr>
<tr><th id="13763">13763</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>12</var>,</td></tr>
<tr><th id="13764">13764</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>13</var>,</td></tr>
<tr><th id="13765">13765</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>14</var>,</td></tr>
<tr><th id="13766">13766</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>15</var>,</td></tr>
<tr><th id="13767">13767</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>16</var>,</td></tr>
<tr><th id="13768">13768</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>17</var>,</td></tr>
<tr><th id="13769">13769</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>18</var>,</td></tr>
<tr><th id="13770">13770</th><td>        <i>// (shl:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$ws, (and:{ *:[v16i8] } (build_vector:{ *:[v16i8] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;), v16i8:{ *:[v16i8] }:$wt))  =&gt;  (SLL_B:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$ws, v16i8:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="13771">13771</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLL_B,</td></tr>
<tr><th id="13772">13772</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="13773">13773</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="13774">13774</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="13775">13775</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13776">13776</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13777">13777</th><td>        <i>// GIR_Coverage, 2416,</i></td></tr>
<tr><th id="13778">13778</th><td>        GIR_Done,</td></tr>
<tr><th id="13779">13779</th><td>      <i>// Label 870: @33400</i></td></tr>
<tr><th id="13780">13780</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 871*/</i> <var>33709</var>, <i>// Rule ID 2027 //</i></td></tr>
<tr><th id="13781">13781</th><td>        GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="13782">13782</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="13783">13783</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="13784">13784</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="13785">13785</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="13786">13786</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="13787">13787</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR,</td></tr>
<tr><th id="13788">13788</th><td>        GIM_CheckNumOperands, <i>/*MI*/</i><var>2</var>, <i>/*Expected*/</i><var>17</var>,</td></tr>
<tr><th id="13789">13789</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13790">13790</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13791">13791</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13792">13792</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13793">13793</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>5</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13794">13794</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>6</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13795">13795</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>7</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13796">13796</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>8</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13797">13797</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>9</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13798">13798</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>10</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13799">13799</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>11</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13800">13800</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>12</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13801">13801</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>13</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13802">13802</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>14</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13803">13803</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>15</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13804">13804</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>16</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13805">13805</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="13806">13806</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13807">13807</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>3</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13808">13808</th><td>        <i>// MIs[3] Operand 1</i></td></tr>
<tr><th id="13809">13809</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13810">13810</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>4</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[4]</i></td></tr>
<tr><th id="13811">13811</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>4</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13812">13812</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>4</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13813">13813</th><td>        <i>// MIs[4] Operand 1</i></td></tr>
<tr><th id="13814">13814</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13815">13815</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>5</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[5]</i></td></tr>
<tr><th id="13816">13816</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>5</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13817">13817</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>5</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13818">13818</th><td>        <i>// MIs[5] Operand 1</i></td></tr>
<tr><th id="13819">13819</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13820">13820</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>6</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[6]</i></td></tr>
<tr><th id="13821">13821</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>6</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13822">13822</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>6</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13823">13823</th><td>        <i>// MIs[6] Operand 1</i></td></tr>
<tr><th id="13824">13824</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13825">13825</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>7</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>5</var>, <i>// MIs[7]</i></td></tr>
<tr><th id="13826">13826</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>7</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13827">13827</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>7</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13828">13828</th><td>        <i>// MIs[7] Operand 1</i></td></tr>
<tr><th id="13829">13829</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13830">13830</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>8</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>6</var>, <i>// MIs[8]</i></td></tr>
<tr><th id="13831">13831</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>8</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13832">13832</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>8</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13833">13833</th><td>        <i>// MIs[8] Operand 1</i></td></tr>
<tr><th id="13834">13834</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13835">13835</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>9</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>7</var>, <i>// MIs[9]</i></td></tr>
<tr><th id="13836">13836</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>9</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13837">13837</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>9</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13838">13838</th><td>        <i>// MIs[9] Operand 1</i></td></tr>
<tr><th id="13839">13839</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13840">13840</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>10</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>8</var>, <i>// MIs[10]</i></td></tr>
<tr><th id="13841">13841</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>10</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13842">13842</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>10</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13843">13843</th><td>        <i>// MIs[10] Operand 1</i></td></tr>
<tr><th id="13844">13844</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13845">13845</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>11</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>9</var>, <i>// MIs[11]</i></td></tr>
<tr><th id="13846">13846</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>11</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13847">13847</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>11</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13848">13848</th><td>        <i>// MIs[11] Operand 1</i></td></tr>
<tr><th id="13849">13849</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13850">13850</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>12</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>10</var>, <i>// MIs[12]</i></td></tr>
<tr><th id="13851">13851</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>12</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13852">13852</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>12</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13853">13853</th><td>        <i>// MIs[12] Operand 1</i></td></tr>
<tr><th id="13854">13854</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13855">13855</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>13</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>11</var>, <i>// MIs[13]</i></td></tr>
<tr><th id="13856">13856</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>13</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13857">13857</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>13</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13858">13858</th><td>        <i>// MIs[13] Operand 1</i></td></tr>
<tr><th id="13859">13859</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13860">13860</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>14</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>12</var>, <i>// MIs[14]</i></td></tr>
<tr><th id="13861">13861</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>14</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13862">13862</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>14</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13863">13863</th><td>        <i>// MIs[14] Operand 1</i></td></tr>
<tr><th id="13864">13864</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13865">13865</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>15</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>13</var>, <i>// MIs[15]</i></td></tr>
<tr><th id="13866">13866</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>15</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13867">13867</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>15</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13868">13868</th><td>        <i>// MIs[15] Operand 1</i></td></tr>
<tr><th id="13869">13869</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13870">13870</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>16</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>14</var>, <i>// MIs[16]</i></td></tr>
<tr><th id="13871">13871</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>16</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13872">13872</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>16</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13873">13873</th><td>        <i>// MIs[16] Operand 1</i></td></tr>
<tr><th id="13874">13874</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13875">13875</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>17</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>15</var>, <i>// MIs[17]</i></td></tr>
<tr><th id="13876">13876</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>17</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13877">13877</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>17</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13878">13878</th><td>        <i>// MIs[17] Operand 1</i></td></tr>
<tr><th id="13879">13879</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13880">13880</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>18</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>16</var>, <i>// MIs[18]</i></td></tr>
<tr><th id="13881">13881</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>18</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13882">13882</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>18</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="13883">13883</th><td>        <i>// MIs[18] Operand 1</i></td></tr>
<tr><th id="13884">13884</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13885">13885</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13886">13886</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="13887">13887</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="13888">13888</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="13889">13889</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>5</var>,</td></tr>
<tr><th id="13890">13890</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>6</var>,</td></tr>
<tr><th id="13891">13891</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>7</var>,</td></tr>
<tr><th id="13892">13892</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>8</var>,</td></tr>
<tr><th id="13893">13893</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>9</var>,</td></tr>
<tr><th id="13894">13894</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>10</var>,</td></tr>
<tr><th id="13895">13895</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>11</var>,</td></tr>
<tr><th id="13896">13896</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>12</var>,</td></tr>
<tr><th id="13897">13897</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>13</var>,</td></tr>
<tr><th id="13898">13898</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>14</var>,</td></tr>
<tr><th id="13899">13899</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>15</var>,</td></tr>
<tr><th id="13900">13900</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>16</var>,</td></tr>
<tr><th id="13901">13901</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>17</var>,</td></tr>
<tr><th id="13902">13902</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>18</var>,</td></tr>
<tr><th id="13903">13903</th><td>        <i>// (shl:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$ws, (and:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$wt, (build_vector:{ *:[v16i8] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;)))  =&gt;  (SLL_B:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$ws, v16i8:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="13904">13904</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLL_B,</td></tr>
<tr><th id="13905">13905</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="13906">13906</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="13907">13907</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wt</i></td></tr>
<tr><th id="13908">13908</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13909">13909</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13910">13910</th><td>        <i>// GIR_Coverage, 2027,</i></td></tr>
<tr><th id="13911">13911</th><td>        GIR_Done,</td></tr>
<tr><th id="13912">13912</th><td>      <i>// Label 871: @33709</i></td></tr>
<tr><th id="13913">13913</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 872*/</i> <var>33728</var>, <i>// Rule ID 945 //</i></td></tr>
<tr><th id="13914">13914</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="13915">13915</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="13916">13916</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="13917">13917</th><td>        <i>// (shl:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (SLL_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="13918">13918</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLL_B,</td></tr>
<tr><th id="13919">13919</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13920">13920</th><td>        <i>// GIR_Coverage, 945,</i></td></tr>
<tr><th id="13921">13921</th><td>        GIR_Done,</td></tr>
<tr><th id="13922">13922</th><td>      <i>// Label 872: @33728</i></td></tr>
<tr><th id="13923">13923</th><td>      GIM_Reject,</td></tr>
<tr><th id="13924">13924</th><td>    <i>// Label 869: @33729</i></td></tr>
<tr><th id="13925">13925</th><td>    GIM_Reject,</td></tr>
<tr><th id="13926">13926</th><td>    <i>// Label 847: @33730</i></td></tr>
<tr><th id="13927">13927</th><td>    GIM_Reject,</td></tr>
<tr><th id="13928">13928</th><td>    <i>// Label 24: @33731</i></td></tr>
<tr><th id="13929">13929</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>9</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 879*/</i> <var>35483</var>,</td></tr>
<tr><th id="13930">13930</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 873*/</i> <var>33745</var>,</td></tr>
<tr><th id="13931">13931</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 874*/</i> <var>33998</var>, <var>0</var>,</td></tr>
<tr><th id="13932">13932</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 875*/</i> <var>34132</var>, <var>0</var>,</td></tr>
<tr><th id="13933">13933</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 876*/</i> <var>34164</var>,</td></tr>
<tr><th id="13934">13934</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 877*/</i> <var>34433</var>,</td></tr>
<tr><th id="13935">13935</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 878*/</i> <var>34830</var>,</td></tr>
<tr><th id="13936">13936</th><td>    <i>// Label 873: @33745</i></td></tr>
<tr><th id="13937">13937</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 880*/</i> <var>33997</var>,</td></tr>
<tr><th id="13938">13938</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13939">13939</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="13940">13940</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 881*/</i> <var>33798</var>, <i>// Rule ID 56 //</i></td></tr>
<tr><th id="13941">13941</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="13942">13942</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="13943">13943</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="13944">13944</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="13945">13945</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13946">13946</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt5,</td></tr>
<tr><th id="13947">13947</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="13948">13948</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13949">13949</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13950">13950</th><td>        <i>// (srl:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$shamt)  =&gt;  (SRL:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt, (imm:{ *:[i32] }):$shamt)</i></td></tr>
<tr><th id="13951">13951</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRL,</td></tr>
<tr><th id="13952">13952</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="13953">13953</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rt</i></td></tr>
<tr><th id="13954">13954</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// shamt</i></td></tr>
<tr><th id="13955">13955</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13956">13956</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13957">13957</th><td>        <i>// GIR_Coverage, 56,</i></td></tr>
<tr><th id="13958">13958</th><td>        GIR_Done,</td></tr>
<tr><th id="13959">13959</th><td>      <i>// Label 881: @33798</i></td></tr>
<tr><th id="13960">13960</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 882*/</i> <var>33841</var>, <i>// Rule ID 1790 //</i></td></tr>
<tr><th id="13961">13961</th><td>        GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="13962">13962</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="13963">13963</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="13964">13964</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="13965">13965</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13966">13966</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt5,</td></tr>
<tr><th id="13967">13967</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="13968">13968</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13969">13969</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13970">13970</th><td>        <i>// (srl:{ *:[i32] } CPU16Regs:{ *:[i32] }:$in, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$imm)  =&gt;  (SrlX16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$in, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$imm)</i></td></tr>
<tr><th id="13971">13971</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SrlX16,</td></tr>
<tr><th id="13972">13972</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rx</i></td></tr>
<tr><th id="13973">13973</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// in</i></td></tr>
<tr><th id="13974">13974</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm</i></td></tr>
<tr><th id="13975">13975</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13976">13976</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13977">13977</th><td>        <i>// GIR_Coverage, 1790,</i></td></tr>
<tr><th id="13978">13978</th><td>        GIR_Done,</td></tr>
<tr><th id="13979">13979</th><td>      <i>// Label 882: @33841</i></td></tr>
<tr><th id="13980">13980</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 883*/</i> <var>33884</var>, <i>// Rule ID 2129 //</i></td></tr>
<tr><th id="13981">13981</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="13982">13982</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="13983">13983</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPRMM16RegClassID,</td></tr>
<tr><th id="13984">13984</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="13985">13985</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="13986">13986</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt2Shift,</td></tr>
<tr><th id="13987">13987</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="13988">13988</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="13989">13989</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="13990">13990</th><td>        <i>// (srl:{ *:[i32] } GPRMM16:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt2Shift&gt;&gt;:$imm)  =&gt;  (SRL16_MM:{ *:[i32] } GPRMM16:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt2Shift&gt;&gt;:$imm)</i></td></tr>
<tr><th id="13991">13991</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRL16_MM,</td></tr>
<tr><th id="13992">13992</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="13993">13993</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="13994">13994</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm</i></td></tr>
<tr><th id="13995">13995</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13996">13996</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="13997">13997</th><td>        <i>// GIR_Coverage, 2129,</i></td></tr>
<tr><th id="13998">13998</th><td>        GIR_Done,</td></tr>
<tr><th id="13999">13999</th><td>      <i>// Label 883: @33884</i></td></tr>
<tr><th id="14000">14000</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 884*/</i> <var>33927</var>, <i>// Rule ID 2130 //</i></td></tr>
<tr><th id="14001">14001</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="14002">14002</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="14003">14003</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="14004">14004</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="14005">14005</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14006">14006</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt5,</td></tr>
<tr><th id="14007">14007</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="14008">14008</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14009">14009</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="14010">14010</th><td>        <i>// (srl:{ *:[i32] } GPR32:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$imm)  =&gt;  (SRL_MM:{ *:[i32] } GPR32:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$imm)</i></td></tr>
<tr><th id="14011">14011</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRL_MM,</td></tr>
<tr><th id="14012">14012</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="14013">14013</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="14014">14014</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm</i></td></tr>
<tr><th id="14015">14015</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14016">14016</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14017">14017</th><td>        <i>// GIR_Coverage, 2130,</i></td></tr>
<tr><th id="14018">14018</th><td>        GIR_Done,</td></tr>
<tr><th id="14019">14019</th><td>      <i>// Label 884: @33927</i></td></tr>
<tr><th id="14020">14020</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 885*/</i> <var>33950</var>, <i>// Rule ID 59 //</i></td></tr>
<tr><th id="14021">14021</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="14022">14022</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="14023">14023</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="14024">14024</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="14025">14025</th><td>        <i>// (srl:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (SRLV:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="14026">14026</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRLV,</td></tr>
<tr><th id="14027">14027</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14028">14028</th><td>        <i>// GIR_Coverage, 59,</i></td></tr>
<tr><th id="14029">14029</th><td>        GIR_Done,</td></tr>
<tr><th id="14030">14030</th><td>      <i>// Label 885: @33950</i></td></tr>
<tr><th id="14031">14031</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 886*/</i> <var>33973</var>, <i>// Rule ID 1794 //</i></td></tr>
<tr><th id="14032">14032</th><td>        GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="14033">14033</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="14034">14034</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="14035">14035</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="14036">14036</th><td>        <i>// (srl:{ *:[i32] } CPU16Regs:{ *:[i32] }:$r, CPU16Regs:{ *:[i32] }:$ra)  =&gt;  (SrlvRxRy16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$r, CPU16Regs:{ *:[i32] }:$ra)</i></td></tr>
<tr><th id="14037">14037</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SrlvRxRy16,</td></tr>
<tr><th id="14038">14038</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14039">14039</th><td>        <i>// GIR_Coverage, 1794,</i></td></tr>
<tr><th id="14040">14040</th><td>        GIR_Done,</td></tr>
<tr><th id="14041">14041</th><td>      <i>// Label 886: @33973</i></td></tr>
<tr><th id="14042">14042</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 887*/</i> <var>33996</var>, <i>// Rule ID 2131 //</i></td></tr>
<tr><th id="14043">14043</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="14044">14044</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="14045">14045</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="14046">14046</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="14047">14047</th><td>        <i>// (srl:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs)  =&gt;  (SRLV_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs)</i></td></tr>
<tr><th id="14048">14048</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRLV_MM,</td></tr>
<tr><th id="14049">14049</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14050">14050</th><td>        <i>// GIR_Coverage, 2131,</i></td></tr>
<tr><th id="14051">14051</th><td>        GIR_Done,</td></tr>
<tr><th id="14052">14052</th><td>      <i>// Label 887: @33996</i></td></tr>
<tr><th id="14053">14053</th><td>      GIM_Reject,</td></tr>
<tr><th id="14054">14054</th><td>    <i>// Label 880: @33997</i></td></tr>
<tr><th id="14055">14055</th><td>    GIM_Reject,</td></tr>
<tr><th id="14056">14056</th><td>    <i>// Label 874: @33998</i></td></tr>
<tr><th id="14057">14057</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 888*/</i> <var>34131</var>,</td></tr>
<tr><th id="14058">14058</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="14059">14059</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14060">14060</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="14061">14061</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="14062">14062</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 889*/</i> <var>34051</var>, <i>// Rule ID 205 //</i></td></tr>
<tr><th id="14063">14063</th><td>        GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="14064">14064</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="14065">14065</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14066">14066</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt6,</td></tr>
<tr><th id="14067">14067</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="14068">14068</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14069">14069</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="14070">14070</th><td>        <i>// (srl:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rt, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt6&gt;&gt;:$shamt)  =&gt;  (DSRL:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rt, (imm:{ *:[i32] }):$shamt)</i></td></tr>
<tr><th id="14071">14071</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DSRL,</td></tr>
<tr><th id="14072">14072</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="14073">14073</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rt</i></td></tr>
<tr><th id="14074">14074</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// shamt</i></td></tr>
<tr><th id="14075">14075</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14076">14076</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14077">14077</th><td>        <i>// GIR_Coverage, 205,</i></td></tr>
<tr><th id="14078">14078</th><td>        GIR_Done,</td></tr>
<tr><th id="14079">14079</th><td>      <i>// Label 889: @34051</i></td></tr>
<tr><th id="14080">14080</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 890*/</i> <var>34115</var>, <i>// Rule ID 1561 //</i></td></tr>
<tr><th id="14081">14081</th><td>        GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_IsGP64bit,</td></tr>
<tr><th id="14082">14082</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="14083">14083</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_TRUNC,</td></tr>
<tr><th id="14084">14084</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="14085">14085</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="14086">14086</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="14087">14087</th><td>        <i>// (srl:{ *:[i64] } GPR64:{ *:[i64] }:$rt, (trunc:{ *:[i32] } GPR64:{ *:[i64] }:$rs))  =&gt;  (DSRLV:{ *:[i64] } GPR64:{ *:[i64] }:$rt, (EXTRACT_SUBREG:{ *:[i32] } GPR64:{ *:[i64] }:$rs, sub_32:{ *:[i32] }))</i></td></tr>
<tr><th id="14088">14088</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="14089">14089</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="14090">14090</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="14091">14091</th><td>        GIR_CopySubReg, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>/*SubRegIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="14092">14092</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>1</var>, <i>/*Op*/</i><var>0</var>, Mips::GPR32RegClassID,</td></tr>
<tr><th id="14093">14093</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="14094">14094</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DSRLV,</td></tr>
<tr><th id="14095">14095</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="14096">14096</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rt</i></td></tr>
<tr><th id="14097">14097</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="14098">14098</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14099">14099</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14100">14100</th><td>        <i>// GIR_Coverage, 1561,</i></td></tr>
<tr><th id="14101">14101</th><td>        GIR_Done,</td></tr>
<tr><th id="14102">14102</th><td>      <i>// Label 890: @34115</i></td></tr>
<tr><th id="14103">14103</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 891*/</i> <var>34130</var>, <i>// Rule ID 209 //</i></td></tr>
<tr><th id="14104">14104</th><td>        GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="14105">14105</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="14106">14106</th><td>        <i>// (srl:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (DSRLV:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="14107">14107</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DSRLV,</td></tr>
<tr><th id="14108">14108</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14109">14109</th><td>        <i>// GIR_Coverage, 209,</i></td></tr>
<tr><th id="14110">14110</th><td>        GIR_Done,</td></tr>
<tr><th id="14111">14111</th><td>      <i>// Label 891: @34130</i></td></tr>
<tr><th id="14112">14112</th><td>      GIM_Reject,</td></tr>
<tr><th id="14113">14113</th><td>    <i>// Label 888: @34131</i></td></tr>
<tr><th id="14114">14114</th><td>    GIM_Reject,</td></tr>
<tr><th id="14115">14115</th><td>    <i>// Label 875: @34132</i></td></tr>
<tr><th id="14116">14116</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 892*/</i> <var>34163</var>, <i>// Rule ID 980 //</i></td></tr>
<tr><th id="14117">14117</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="14118">14118</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="14119">14119</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="14120">14120</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="14121">14121</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="14122">14122</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="14123">14123</th><td>      <i>// (srl:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (SRL_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="14124">14124</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRL_D,</td></tr>
<tr><th id="14125">14125</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14126">14126</th><td>      <i>// GIR_Coverage, 980,</i></td></tr>
<tr><th id="14127">14127</th><td>      GIR_Done,</td></tr>
<tr><th id="14128">14128</th><td>    <i>// Label 892: @34163</i></td></tr>
<tr><th id="14129">14129</th><td>    GIM_Reject,</td></tr>
<tr><th id="14130">14130</th><td>    <i>// Label 876: @34164</i></td></tr>
<tr><th id="14131">14131</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 893*/</i> <var>34432</var>,</td></tr>
<tr><th id="14132">14132</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="14133">14133</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="14134">14134</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="14135">14135</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 894*/</i> <var>34295</var>, <i>// Rule ID 2434 //</i></td></tr>
<tr><th id="14136">14136</th><td>        GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="14137">14137</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="14138">14138</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="14139">14139</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="14140">14140</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="14141">14141</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="14142">14142</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR,</td></tr>
<tr><th id="14143">14143</th><td>        GIM_CheckNumOperands, <i>/*MI*/</i><var>2</var>, <i>/*Expected*/</i><var>5</var>,</td></tr>
<tr><th id="14144">14144</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14145">14145</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14146">14146</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14147">14147</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14148">14148</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="14149">14149</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14150">14150</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>3</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="14151">14151</th><td>        <i>// MIs[3] Operand 1</i></td></tr>
<tr><th id="14152">14152</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14153">14153</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>4</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[4]</i></td></tr>
<tr><th id="14154">14154</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>4</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14155">14155</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>4</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="14156">14156</th><td>        <i>// MIs[4] Operand 1</i></td></tr>
<tr><th id="14157">14157</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14158">14158</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>5</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[5]</i></td></tr>
<tr><th id="14159">14159</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>5</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14160">14160</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>5</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="14161">14161</th><td>        <i>// MIs[5] Operand 1</i></td></tr>
<tr><th id="14162">14162</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14163">14163</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>6</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[6]</i></td></tr>
<tr><th id="14164">14164</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>6</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14165">14165</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>6</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="14166">14166</th><td>        <i>// MIs[6] Operand 1</i></td></tr>
<tr><th id="14167">14167</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14168">14168</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="14169">14169</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="14170">14170</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="14171">14171</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="14172">14172</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>5</var>,</td></tr>
<tr><th id="14173">14173</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>6</var>,</td></tr>
<tr><th id="14174">14174</th><td>        <i>// (srl:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$ws, (and:{ *:[v4i32] } (build_vector:{ *:[v4i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;), v4i32:{ *:[v4i32] }:$wt))  =&gt;  (SRL_W:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$ws, v4i32:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="14175">14175</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRL_W,</td></tr>
<tr><th id="14176">14176</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="14177">14177</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="14178">14178</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="14179">14179</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14180">14180</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14181">14181</th><td>        <i>// GIR_Coverage, 2434,</i></td></tr>
<tr><th id="14182">14182</th><td>        GIR_Done,</td></tr>
<tr><th id="14183">14183</th><td>      <i>// Label 894: @34295</i></td></tr>
<tr><th id="14184">14184</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 895*/</i> <var>34412</var>, <i>// Rule ID 2037 //</i></td></tr>
<tr><th id="14185">14185</th><td>        GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="14186">14186</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="14187">14187</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="14188">14188</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="14189">14189</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="14190">14190</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="14191">14191</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR,</td></tr>
<tr><th id="14192">14192</th><td>        GIM_CheckNumOperands, <i>/*MI*/</i><var>2</var>, <i>/*Expected*/</i><var>5</var>,</td></tr>
<tr><th id="14193">14193</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14194">14194</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14195">14195</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14196">14196</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14197">14197</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="14198">14198</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14199">14199</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>3</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="14200">14200</th><td>        <i>// MIs[3] Operand 1</i></td></tr>
<tr><th id="14201">14201</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14202">14202</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>4</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[4]</i></td></tr>
<tr><th id="14203">14203</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>4</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14204">14204</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>4</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="14205">14205</th><td>        <i>// MIs[4] Operand 1</i></td></tr>
<tr><th id="14206">14206</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14207">14207</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>5</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[5]</i></td></tr>
<tr><th id="14208">14208</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>5</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14209">14209</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>5</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="14210">14210</th><td>        <i>// MIs[5] Operand 1</i></td></tr>
<tr><th id="14211">14211</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14212">14212</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>6</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[6]</i></td></tr>
<tr><th id="14213">14213</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>6</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14214">14214</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>6</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="14215">14215</th><td>        <i>// MIs[6] Operand 1</i></td></tr>
<tr><th id="14216">14216</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14217">14217</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="14218">14218</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="14219">14219</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="14220">14220</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="14221">14221</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>5</var>,</td></tr>
<tr><th id="14222">14222</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>6</var>,</td></tr>
<tr><th id="14223">14223</th><td>        <i>// (srl:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$ws, (and:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$wt, (build_vector:{ *:[v4i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;)))  =&gt;  (SRL_W:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$ws, v4i32:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="14224">14224</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRL_W,</td></tr>
<tr><th id="14225">14225</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="14226">14226</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="14227">14227</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wt</i></td></tr>
<tr><th id="14228">14228</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14229">14229</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14230">14230</th><td>        <i>// GIR_Coverage, 2037,</i></td></tr>
<tr><th id="14231">14231</th><td>        GIR_Done,</td></tr>
<tr><th id="14232">14232</th><td>      <i>// Label 895: @34412</i></td></tr>
<tr><th id="14233">14233</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 896*/</i> <var>34431</var>, <i>// Rule ID 979 //</i></td></tr>
<tr><th id="14234">14234</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="14235">14235</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="14236">14236</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="14237">14237</th><td>        <i>// (srl:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (SRL_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="14238">14238</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRL_W,</td></tr>
<tr><th id="14239">14239</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14240">14240</th><td>        <i>// GIR_Coverage, 979,</i></td></tr>
<tr><th id="14241">14241</th><td>        GIR_Done,</td></tr>
<tr><th id="14242">14242</th><td>      <i>// Label 896: @34431</i></td></tr>
<tr><th id="14243">14243</th><td>      GIM_Reject,</td></tr>
<tr><th id="14244">14244</th><td>    <i>// Label 893: @34432</i></td></tr>
<tr><th id="14245">14245</th><td>    GIM_Reject,</td></tr>
<tr><th id="14246">14246</th><td>    <i>// Label 877: @34433</i></td></tr>
<tr><th id="14247">14247</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 897*/</i> <var>34829</var>,</td></tr>
<tr><th id="14248">14248</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="14249">14249</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="14250">14250</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="14251">14251</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 898*/</i> <var>34628</var>, <i>// Rule ID 2433 //</i></td></tr>
<tr><th id="14252">14252</th><td>        GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="14253">14253</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="14254">14254</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="14255">14255</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="14256">14256</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="14257">14257</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="14258">14258</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR,</td></tr>
<tr><th id="14259">14259</th><td>        GIM_CheckNumOperands, <i>/*MI*/</i><var>2</var>, <i>/*Expected*/</i><var>9</var>,</td></tr>
<tr><th id="14260">14260</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14261">14261</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14262">14262</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14263">14263</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14264">14264</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>5</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14265">14265</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>6</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14266">14266</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>7</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14267">14267</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>8</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14268">14268</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="14269">14269</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14270">14270</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>3</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="14271">14271</th><td>        <i>// MIs[3] Operand 1</i></td></tr>
<tr><th id="14272">14272</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14273">14273</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>4</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[4]</i></td></tr>
<tr><th id="14274">14274</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>4</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14275">14275</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>4</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="14276">14276</th><td>        <i>// MIs[4] Operand 1</i></td></tr>
<tr><th id="14277">14277</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14278">14278</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>5</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[5]</i></td></tr>
<tr><th id="14279">14279</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>5</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14280">14280</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>5</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="14281">14281</th><td>        <i>// MIs[5] Operand 1</i></td></tr>
<tr><th id="14282">14282</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14283">14283</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>6</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[6]</i></td></tr>
<tr><th id="14284">14284</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>6</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14285">14285</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>6</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="14286">14286</th><td>        <i>// MIs[6] Operand 1</i></td></tr>
<tr><th id="14287">14287</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14288">14288</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>7</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>5</var>, <i>// MIs[7]</i></td></tr>
<tr><th id="14289">14289</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>7</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14290">14290</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>7</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="14291">14291</th><td>        <i>// MIs[7] Operand 1</i></td></tr>
<tr><th id="14292">14292</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14293">14293</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>8</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>6</var>, <i>// MIs[8]</i></td></tr>
<tr><th id="14294">14294</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>8</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14295">14295</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>8</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="14296">14296</th><td>        <i>// MIs[8] Operand 1</i></td></tr>
<tr><th id="14297">14297</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14298">14298</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>9</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>7</var>, <i>// MIs[9]</i></td></tr>
<tr><th id="14299">14299</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>9</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14300">14300</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>9</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="14301">14301</th><td>        <i>// MIs[9] Operand 1</i></td></tr>
<tr><th id="14302">14302</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14303">14303</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>10</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>8</var>, <i>// MIs[10]</i></td></tr>
<tr><th id="14304">14304</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>10</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14305">14305</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>10</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="14306">14306</th><td>        <i>// MIs[10] Operand 1</i></td></tr>
<tr><th id="14307">14307</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14308">14308</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="14309">14309</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="14310">14310</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="14311">14311</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="14312">14312</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>5</var>,</td></tr>
<tr><th id="14313">14313</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>6</var>,</td></tr>
<tr><th id="14314">14314</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>7</var>,</td></tr>
<tr><th id="14315">14315</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>8</var>,</td></tr>
<tr><th id="14316">14316</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>9</var>,</td></tr>
<tr><th id="14317">14317</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>10</var>,</td></tr>
<tr><th id="14318">14318</th><td>        <i>// (srl:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$ws, (and:{ *:[v8i16] } (build_vector:{ *:[v8i16] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;), v8i16:{ *:[v8i16] }:$wt))  =&gt;  (SRL_H:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$ws, v8i16:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="14319">14319</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRL_H,</td></tr>
<tr><th id="14320">14320</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="14321">14321</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="14322">14322</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="14323">14323</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14324">14324</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14325">14325</th><td>        <i>// GIR_Coverage, 2433,</i></td></tr>
<tr><th id="14326">14326</th><td>        GIR_Done,</td></tr>
<tr><th id="14327">14327</th><td>      <i>// Label 898: @34628</i></td></tr>
<tr><th id="14328">14328</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 899*/</i> <var>34809</var>, <i>// Rule ID 2036 //</i></td></tr>
<tr><th id="14329">14329</th><td>        GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="14330">14330</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="14331">14331</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="14332">14332</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="14333">14333</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="14334">14334</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="14335">14335</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR,</td></tr>
<tr><th id="14336">14336</th><td>        GIM_CheckNumOperands, <i>/*MI*/</i><var>2</var>, <i>/*Expected*/</i><var>9</var>,</td></tr>
<tr><th id="14337">14337</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14338">14338</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14339">14339</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14340">14340</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14341">14341</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>5</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14342">14342</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>6</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14343">14343</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>7</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14344">14344</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>8</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14345">14345</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="14346">14346</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14347">14347</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>3</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="14348">14348</th><td>        <i>// MIs[3] Operand 1</i></td></tr>
<tr><th id="14349">14349</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14350">14350</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>4</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[4]</i></td></tr>
<tr><th id="14351">14351</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>4</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14352">14352</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>4</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="14353">14353</th><td>        <i>// MIs[4] Operand 1</i></td></tr>
<tr><th id="14354">14354</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14355">14355</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>5</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[5]</i></td></tr>
<tr><th id="14356">14356</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>5</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14357">14357</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>5</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="14358">14358</th><td>        <i>// MIs[5] Operand 1</i></td></tr>
<tr><th id="14359">14359</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14360">14360</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>6</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[6]</i></td></tr>
<tr><th id="14361">14361</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>6</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14362">14362</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>6</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="14363">14363</th><td>        <i>// MIs[6] Operand 1</i></td></tr>
<tr><th id="14364">14364</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14365">14365</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>7</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>5</var>, <i>// MIs[7]</i></td></tr>
<tr><th id="14366">14366</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>7</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14367">14367</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>7</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="14368">14368</th><td>        <i>// MIs[7] Operand 1</i></td></tr>
<tr><th id="14369">14369</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14370">14370</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>8</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>6</var>, <i>// MIs[8]</i></td></tr>
<tr><th id="14371">14371</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>8</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14372">14372</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>8</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="14373">14373</th><td>        <i>// MIs[8] Operand 1</i></td></tr>
<tr><th id="14374">14374</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14375">14375</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>9</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>7</var>, <i>// MIs[9]</i></td></tr>
<tr><th id="14376">14376</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>9</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14377">14377</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>9</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="14378">14378</th><td>        <i>// MIs[9] Operand 1</i></td></tr>
<tr><th id="14379">14379</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14380">14380</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>10</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>8</var>, <i>// MIs[10]</i></td></tr>
<tr><th id="14381">14381</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>10</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14382">14382</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>10</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="14383">14383</th><td>        <i>// MIs[10] Operand 1</i></td></tr>
<tr><th id="14384">14384</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14385">14385</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="14386">14386</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="14387">14387</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="14388">14388</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="14389">14389</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>5</var>,</td></tr>
<tr><th id="14390">14390</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>6</var>,</td></tr>
<tr><th id="14391">14391</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>7</var>,</td></tr>
<tr><th id="14392">14392</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>8</var>,</td></tr>
<tr><th id="14393">14393</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>9</var>,</td></tr>
<tr><th id="14394">14394</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>10</var>,</td></tr>
<tr><th id="14395">14395</th><td>        <i>// (srl:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$ws, (and:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$wt, (build_vector:{ *:[v8i16] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;)))  =&gt;  (SRL_H:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$ws, v8i16:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="14396">14396</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRL_H,</td></tr>
<tr><th id="14397">14397</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="14398">14398</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="14399">14399</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wt</i></td></tr>
<tr><th id="14400">14400</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14401">14401</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14402">14402</th><td>        <i>// GIR_Coverage, 2036,</i></td></tr>
<tr><th id="14403">14403</th><td>        GIR_Done,</td></tr>
<tr><th id="14404">14404</th><td>      <i>// Label 899: @34809</i></td></tr>
<tr><th id="14405">14405</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 900*/</i> <var>34828</var>, <i>// Rule ID 978 //</i></td></tr>
<tr><th id="14406">14406</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="14407">14407</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="14408">14408</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="14409">14409</th><td>        <i>// (srl:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (SRL_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="14410">14410</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRL_H,</td></tr>
<tr><th id="14411">14411</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14412">14412</th><td>        <i>// GIR_Coverage, 978,</i></td></tr>
<tr><th id="14413">14413</th><td>        GIR_Done,</td></tr>
<tr><th id="14414">14414</th><td>      <i>// Label 900: @34828</i></td></tr>
<tr><th id="14415">14415</th><td>      GIM_Reject,</td></tr>
<tr><th id="14416">14416</th><td>    <i>// Label 897: @34829</i></td></tr>
<tr><th id="14417">14417</th><td>    GIM_Reject,</td></tr>
<tr><th id="14418">14418</th><td>    <i>// Label 878: @34830</i></td></tr>
<tr><th id="14419">14419</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 901*/</i> <var>35482</var>,</td></tr>
<tr><th id="14420">14420</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="14421">14421</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="14422">14422</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="14423">14423</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 902*/</i> <var>35153</var>, <i>// Rule ID 2432 //</i></td></tr>
<tr><th id="14424">14424</th><td>        GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="14425">14425</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="14426">14426</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="14427">14427</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="14428">14428</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="14429">14429</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="14430">14430</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR,</td></tr>
<tr><th id="14431">14431</th><td>        GIM_CheckNumOperands, <i>/*MI*/</i><var>2</var>, <i>/*Expected*/</i><var>17</var>,</td></tr>
<tr><th id="14432">14432</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14433">14433</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14434">14434</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14435">14435</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14436">14436</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>5</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14437">14437</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>6</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14438">14438</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>7</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14439">14439</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>8</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14440">14440</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>9</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14441">14441</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>10</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14442">14442</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>11</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14443">14443</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>12</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14444">14444</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>13</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14445">14445</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>14</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14446">14446</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>15</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14447">14447</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>16</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14448">14448</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="14449">14449</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14450">14450</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>3</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14451">14451</th><td>        <i>// MIs[3] Operand 1</i></td></tr>
<tr><th id="14452">14452</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14453">14453</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>4</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[4]</i></td></tr>
<tr><th id="14454">14454</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>4</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14455">14455</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>4</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14456">14456</th><td>        <i>// MIs[4] Operand 1</i></td></tr>
<tr><th id="14457">14457</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14458">14458</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>5</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[5]</i></td></tr>
<tr><th id="14459">14459</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>5</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14460">14460</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>5</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14461">14461</th><td>        <i>// MIs[5] Operand 1</i></td></tr>
<tr><th id="14462">14462</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14463">14463</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>6</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[6]</i></td></tr>
<tr><th id="14464">14464</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>6</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14465">14465</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>6</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14466">14466</th><td>        <i>// MIs[6] Operand 1</i></td></tr>
<tr><th id="14467">14467</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14468">14468</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>7</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>5</var>, <i>// MIs[7]</i></td></tr>
<tr><th id="14469">14469</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>7</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14470">14470</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>7</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14471">14471</th><td>        <i>// MIs[7] Operand 1</i></td></tr>
<tr><th id="14472">14472</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14473">14473</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>8</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>6</var>, <i>// MIs[8]</i></td></tr>
<tr><th id="14474">14474</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>8</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14475">14475</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>8</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14476">14476</th><td>        <i>// MIs[8] Operand 1</i></td></tr>
<tr><th id="14477">14477</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14478">14478</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>9</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>7</var>, <i>// MIs[9]</i></td></tr>
<tr><th id="14479">14479</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>9</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14480">14480</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>9</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14481">14481</th><td>        <i>// MIs[9] Operand 1</i></td></tr>
<tr><th id="14482">14482</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14483">14483</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>10</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>8</var>, <i>// MIs[10]</i></td></tr>
<tr><th id="14484">14484</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>10</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14485">14485</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>10</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14486">14486</th><td>        <i>// MIs[10] Operand 1</i></td></tr>
<tr><th id="14487">14487</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14488">14488</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>11</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>9</var>, <i>// MIs[11]</i></td></tr>
<tr><th id="14489">14489</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>11</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14490">14490</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>11</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14491">14491</th><td>        <i>// MIs[11] Operand 1</i></td></tr>
<tr><th id="14492">14492</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14493">14493</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>12</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>10</var>, <i>// MIs[12]</i></td></tr>
<tr><th id="14494">14494</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>12</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14495">14495</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>12</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14496">14496</th><td>        <i>// MIs[12] Operand 1</i></td></tr>
<tr><th id="14497">14497</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14498">14498</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>13</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>11</var>, <i>// MIs[13]</i></td></tr>
<tr><th id="14499">14499</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>13</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14500">14500</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>13</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14501">14501</th><td>        <i>// MIs[13] Operand 1</i></td></tr>
<tr><th id="14502">14502</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14503">14503</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>14</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>12</var>, <i>// MIs[14]</i></td></tr>
<tr><th id="14504">14504</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>14</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14505">14505</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>14</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14506">14506</th><td>        <i>// MIs[14] Operand 1</i></td></tr>
<tr><th id="14507">14507</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14508">14508</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>15</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>13</var>, <i>// MIs[15]</i></td></tr>
<tr><th id="14509">14509</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>15</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14510">14510</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>15</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14511">14511</th><td>        <i>// MIs[15] Operand 1</i></td></tr>
<tr><th id="14512">14512</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14513">14513</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>16</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>14</var>, <i>// MIs[16]</i></td></tr>
<tr><th id="14514">14514</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>16</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14515">14515</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>16</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14516">14516</th><td>        <i>// MIs[16] Operand 1</i></td></tr>
<tr><th id="14517">14517</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14518">14518</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>17</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>15</var>, <i>// MIs[17]</i></td></tr>
<tr><th id="14519">14519</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>17</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14520">14520</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>17</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14521">14521</th><td>        <i>// MIs[17] Operand 1</i></td></tr>
<tr><th id="14522">14522</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14523">14523</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>18</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>16</var>, <i>// MIs[18]</i></td></tr>
<tr><th id="14524">14524</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>18</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14525">14525</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>18</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14526">14526</th><td>        <i>// MIs[18] Operand 1</i></td></tr>
<tr><th id="14527">14527</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14528">14528</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="14529">14529</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="14530">14530</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="14531">14531</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="14532">14532</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>5</var>,</td></tr>
<tr><th id="14533">14533</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>6</var>,</td></tr>
<tr><th id="14534">14534</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>7</var>,</td></tr>
<tr><th id="14535">14535</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>8</var>,</td></tr>
<tr><th id="14536">14536</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>9</var>,</td></tr>
<tr><th id="14537">14537</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>10</var>,</td></tr>
<tr><th id="14538">14538</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>11</var>,</td></tr>
<tr><th id="14539">14539</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>12</var>,</td></tr>
<tr><th id="14540">14540</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>13</var>,</td></tr>
<tr><th id="14541">14541</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>14</var>,</td></tr>
<tr><th id="14542">14542</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>15</var>,</td></tr>
<tr><th id="14543">14543</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>16</var>,</td></tr>
<tr><th id="14544">14544</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>17</var>,</td></tr>
<tr><th id="14545">14545</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>18</var>,</td></tr>
<tr><th id="14546">14546</th><td>        <i>// (srl:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$ws, (and:{ *:[v16i8] } (build_vector:{ *:[v16i8] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;), v16i8:{ *:[v16i8] }:$wt))  =&gt;  (SRL_B:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$ws, v16i8:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="14547">14547</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRL_B,</td></tr>
<tr><th id="14548">14548</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="14549">14549</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="14550">14550</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="14551">14551</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14552">14552</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14553">14553</th><td>        <i>// GIR_Coverage, 2432,</i></td></tr>
<tr><th id="14554">14554</th><td>        GIR_Done,</td></tr>
<tr><th id="14555">14555</th><td>      <i>// Label 902: @35153</i></td></tr>
<tr><th id="14556">14556</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 903*/</i> <var>35462</var>, <i>// Rule ID 2035 //</i></td></tr>
<tr><th id="14557">14557</th><td>        GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="14558">14558</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="14559">14559</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="14560">14560</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="14561">14561</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="14562">14562</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="14563">14563</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR,</td></tr>
<tr><th id="14564">14564</th><td>        GIM_CheckNumOperands, <i>/*MI*/</i><var>2</var>, <i>/*Expected*/</i><var>17</var>,</td></tr>
<tr><th id="14565">14565</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14566">14566</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14567">14567</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14568">14568</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14569">14569</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>5</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14570">14570</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>6</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14571">14571</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>7</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14572">14572</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>8</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14573">14573</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>9</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14574">14574</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>10</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14575">14575</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>11</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14576">14576</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>12</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14577">14577</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>13</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14578">14578</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>14</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14579">14579</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>15</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14580">14580</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>16</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14581">14581</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="14582">14582</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14583">14583</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>3</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14584">14584</th><td>        <i>// MIs[3] Operand 1</i></td></tr>
<tr><th id="14585">14585</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14586">14586</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>4</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[4]</i></td></tr>
<tr><th id="14587">14587</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>4</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14588">14588</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>4</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14589">14589</th><td>        <i>// MIs[4] Operand 1</i></td></tr>
<tr><th id="14590">14590</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14591">14591</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>5</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[5]</i></td></tr>
<tr><th id="14592">14592</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>5</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14593">14593</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>5</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14594">14594</th><td>        <i>// MIs[5] Operand 1</i></td></tr>
<tr><th id="14595">14595</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14596">14596</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>6</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[6]</i></td></tr>
<tr><th id="14597">14597</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>6</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14598">14598</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>6</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14599">14599</th><td>        <i>// MIs[6] Operand 1</i></td></tr>
<tr><th id="14600">14600</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14601">14601</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>7</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>5</var>, <i>// MIs[7]</i></td></tr>
<tr><th id="14602">14602</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>7</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14603">14603</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>7</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14604">14604</th><td>        <i>// MIs[7] Operand 1</i></td></tr>
<tr><th id="14605">14605</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14606">14606</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>8</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>6</var>, <i>// MIs[8]</i></td></tr>
<tr><th id="14607">14607</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>8</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14608">14608</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>8</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14609">14609</th><td>        <i>// MIs[8] Operand 1</i></td></tr>
<tr><th id="14610">14610</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14611">14611</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>9</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>7</var>, <i>// MIs[9]</i></td></tr>
<tr><th id="14612">14612</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>9</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14613">14613</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>9</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14614">14614</th><td>        <i>// MIs[9] Operand 1</i></td></tr>
<tr><th id="14615">14615</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14616">14616</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>10</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>8</var>, <i>// MIs[10]</i></td></tr>
<tr><th id="14617">14617</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>10</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14618">14618</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>10</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14619">14619</th><td>        <i>// MIs[10] Operand 1</i></td></tr>
<tr><th id="14620">14620</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14621">14621</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>11</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>9</var>, <i>// MIs[11]</i></td></tr>
<tr><th id="14622">14622</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>11</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14623">14623</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>11</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14624">14624</th><td>        <i>// MIs[11] Operand 1</i></td></tr>
<tr><th id="14625">14625</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14626">14626</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>12</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>10</var>, <i>// MIs[12]</i></td></tr>
<tr><th id="14627">14627</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>12</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14628">14628</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>12</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14629">14629</th><td>        <i>// MIs[12] Operand 1</i></td></tr>
<tr><th id="14630">14630</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14631">14631</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>13</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>11</var>, <i>// MIs[13]</i></td></tr>
<tr><th id="14632">14632</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>13</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14633">14633</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>13</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14634">14634</th><td>        <i>// MIs[13] Operand 1</i></td></tr>
<tr><th id="14635">14635</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14636">14636</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>14</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>12</var>, <i>// MIs[14]</i></td></tr>
<tr><th id="14637">14637</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>14</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14638">14638</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>14</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14639">14639</th><td>        <i>// MIs[14] Operand 1</i></td></tr>
<tr><th id="14640">14640</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14641">14641</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>15</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>13</var>, <i>// MIs[15]</i></td></tr>
<tr><th id="14642">14642</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>15</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14643">14643</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>15</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14644">14644</th><td>        <i>// MIs[15] Operand 1</i></td></tr>
<tr><th id="14645">14645</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14646">14646</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>16</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>14</var>, <i>// MIs[16]</i></td></tr>
<tr><th id="14647">14647</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>16</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14648">14648</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>16</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14649">14649</th><td>        <i>// MIs[16] Operand 1</i></td></tr>
<tr><th id="14650">14650</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14651">14651</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>17</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>15</var>, <i>// MIs[17]</i></td></tr>
<tr><th id="14652">14652</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>17</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14653">14653</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>17</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14654">14654</th><td>        <i>// MIs[17] Operand 1</i></td></tr>
<tr><th id="14655">14655</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14656">14656</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>18</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>16</var>, <i>// MIs[18]</i></td></tr>
<tr><th id="14657">14657</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>18</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14658">14658</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>18</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="14659">14659</th><td>        <i>// MIs[18] Operand 1</i></td></tr>
<tr><th id="14660">14660</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14661">14661</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="14662">14662</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="14663">14663</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="14664">14664</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="14665">14665</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>5</var>,</td></tr>
<tr><th id="14666">14666</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>6</var>,</td></tr>
<tr><th id="14667">14667</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>7</var>,</td></tr>
<tr><th id="14668">14668</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>8</var>,</td></tr>
<tr><th id="14669">14669</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>9</var>,</td></tr>
<tr><th id="14670">14670</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>10</var>,</td></tr>
<tr><th id="14671">14671</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>11</var>,</td></tr>
<tr><th id="14672">14672</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>12</var>,</td></tr>
<tr><th id="14673">14673</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>13</var>,</td></tr>
<tr><th id="14674">14674</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>14</var>,</td></tr>
<tr><th id="14675">14675</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>15</var>,</td></tr>
<tr><th id="14676">14676</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>16</var>,</td></tr>
<tr><th id="14677">14677</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>17</var>,</td></tr>
<tr><th id="14678">14678</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>18</var>,</td></tr>
<tr><th id="14679">14679</th><td>        <i>// (srl:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$ws, (and:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$wt, (build_vector:{ *:[v16i8] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;)))  =&gt;  (SRL_B:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$ws, v16i8:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="14680">14680</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRL_B,</td></tr>
<tr><th id="14681">14681</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="14682">14682</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="14683">14683</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wt</i></td></tr>
<tr><th id="14684">14684</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14685">14685</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14686">14686</th><td>        <i>// GIR_Coverage, 2035,</i></td></tr>
<tr><th id="14687">14687</th><td>        GIR_Done,</td></tr>
<tr><th id="14688">14688</th><td>      <i>// Label 903: @35462</i></td></tr>
<tr><th id="14689">14689</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 904*/</i> <var>35481</var>, <i>// Rule ID 977 //</i></td></tr>
<tr><th id="14690">14690</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="14691">14691</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="14692">14692</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="14693">14693</th><td>        <i>// (srl:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (SRL_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="14694">14694</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRL_B,</td></tr>
<tr><th id="14695">14695</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14696">14696</th><td>        <i>// GIR_Coverage, 977,</i></td></tr>
<tr><th id="14697">14697</th><td>        GIR_Done,</td></tr>
<tr><th id="14698">14698</th><td>      <i>// Label 904: @35481</i></td></tr>
<tr><th id="14699">14699</th><td>      GIM_Reject,</td></tr>
<tr><th id="14700">14700</th><td>    <i>// Label 901: @35482</i></td></tr>
<tr><th id="14701">14701</th><td>    GIM_Reject,</td></tr>
<tr><th id="14702">14702</th><td>    <i>// Label 879: @35483</i></td></tr>
<tr><th id="14703">14703</th><td>    GIM_Reject,</td></tr>
<tr><th id="14704">14704</th><td>    <i>// Label 25: @35484</i></td></tr>
<tr><th id="14705">14705</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>9</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 911*/</i> <var>37193</var>,</td></tr>
<tr><th id="14706">14706</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 905*/</i> <var>35498</var>,</td></tr>
<tr><th id="14707">14707</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 906*/</i> <var>35708</var>, <var>0</var>,</td></tr>
<tr><th id="14708">14708</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 907*/</i> <var>35842</var>, <var>0</var>,</td></tr>
<tr><th id="14709">14709</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 908*/</i> <var>35874</var>,</td></tr>
<tr><th id="14710">14710</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 909*/</i> <var>36143</var>,</td></tr>
<tr><th id="14711">14711</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 910*/</i> <var>36540</var>,</td></tr>
<tr><th id="14712">14712</th><td>    <i>// Label 905: @35498</i></td></tr>
<tr><th id="14713">14713</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 912*/</i> <var>35707</var>,</td></tr>
<tr><th id="14714">14714</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14715">14715</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14716">14716</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 913*/</i> <var>35551</var>, <i>// Rule ID 57 //</i></td></tr>
<tr><th id="14717">14717</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="14718">14718</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="14719">14719</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="14720">14720</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="14721">14721</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14722">14722</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt5,</td></tr>
<tr><th id="14723">14723</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="14724">14724</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14725">14725</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="14726">14726</th><td>        <i>// (sra:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$shamt)  =&gt;  (SRA:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt, (imm:{ *:[i32] }):$shamt)</i></td></tr>
<tr><th id="14727">14727</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRA,</td></tr>
<tr><th id="14728">14728</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="14729">14729</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rt</i></td></tr>
<tr><th id="14730">14730</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// shamt</i></td></tr>
<tr><th id="14731">14731</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14732">14732</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14733">14733</th><td>        <i>// GIR_Coverage, 57,</i></td></tr>
<tr><th id="14734">14734</th><td>        GIR_Done,</td></tr>
<tr><th id="14735">14735</th><td>      <i>// Label 913: @35551</i></td></tr>
<tr><th id="14736">14736</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 914*/</i> <var>35594</var>, <i>// Rule ID 1791 //</i></td></tr>
<tr><th id="14737">14737</th><td>        GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="14738">14738</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="14739">14739</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="14740">14740</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="14741">14741</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14742">14742</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt5,</td></tr>
<tr><th id="14743">14743</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="14744">14744</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14745">14745</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="14746">14746</th><td>        <i>// (sra:{ *:[i32] } CPU16Regs:{ *:[i32] }:$in, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$imm)  =&gt;  (SraX16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$in, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$imm)</i></td></tr>
<tr><th id="14747">14747</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SraX16,</td></tr>
<tr><th id="14748">14748</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rx</i></td></tr>
<tr><th id="14749">14749</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// in</i></td></tr>
<tr><th id="14750">14750</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm</i></td></tr>
<tr><th id="14751">14751</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14752">14752</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14753">14753</th><td>        <i>// GIR_Coverage, 1791,</i></td></tr>
<tr><th id="14754">14754</th><td>        GIR_Done,</td></tr>
<tr><th id="14755">14755</th><td>      <i>// Label 914: @35594</i></td></tr>
<tr><th id="14756">14756</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 915*/</i> <var>35637</var>, <i>// Rule ID 2132 //</i></td></tr>
<tr><th id="14757">14757</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="14758">14758</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="14759">14759</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="14760">14760</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="14761">14761</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14762">14762</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt5,</td></tr>
<tr><th id="14763">14763</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="14764">14764</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14765">14765</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="14766">14766</th><td>        <i>// (sra:{ *:[i32] } GPR32:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$imm)  =&gt;  (SRA_MM:{ *:[i32] } GPR32:{ *:[i32] }:$src, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt5&gt;&gt;:$imm)</i></td></tr>
<tr><th id="14767">14767</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRA_MM,</td></tr>
<tr><th id="14768">14768</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="14769">14769</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="14770">14770</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// imm</i></td></tr>
<tr><th id="14771">14771</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14772">14772</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14773">14773</th><td>        <i>// GIR_Coverage, 2132,</i></td></tr>
<tr><th id="14774">14774</th><td>        GIR_Done,</td></tr>
<tr><th id="14775">14775</th><td>      <i>// Label 915: @35637</i></td></tr>
<tr><th id="14776">14776</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 916*/</i> <var>35660</var>, <i>// Rule ID 60 //</i></td></tr>
<tr><th id="14777">14777</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="14778">14778</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="14779">14779</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="14780">14780</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="14781">14781</th><td>        <i>// (sra:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (SRAV:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="14782">14782</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRAV,</td></tr>
<tr><th id="14783">14783</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14784">14784</th><td>        <i>// GIR_Coverage, 60,</i></td></tr>
<tr><th id="14785">14785</th><td>        GIR_Done,</td></tr>
<tr><th id="14786">14786</th><td>      <i>// Label 916: @35660</i></td></tr>
<tr><th id="14787">14787</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 917*/</i> <var>35683</var>, <i>// Rule ID 1793 //</i></td></tr>
<tr><th id="14788">14788</th><td>        GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="14789">14789</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="14790">14790</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="14791">14791</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="14792">14792</th><td>        <i>// (sra:{ *:[i32] } CPU16Regs:{ *:[i32] }:$r, CPU16Regs:{ *:[i32] }:$ra)  =&gt;  (SravRxRy16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$r, CPU16Regs:{ *:[i32] }:$ra)</i></td></tr>
<tr><th id="14793">14793</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SravRxRy16,</td></tr>
<tr><th id="14794">14794</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14795">14795</th><td>        <i>// GIR_Coverage, 1793,</i></td></tr>
<tr><th id="14796">14796</th><td>        GIR_Done,</td></tr>
<tr><th id="14797">14797</th><td>      <i>// Label 917: @35683</i></td></tr>
<tr><th id="14798">14798</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 918*/</i> <var>35706</var>, <i>// Rule ID 2133 //</i></td></tr>
<tr><th id="14799">14799</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="14800">14800</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="14801">14801</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="14802">14802</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="14803">14803</th><td>        <i>// (sra:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs)  =&gt;  (SRAV_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs)</i></td></tr>
<tr><th id="14804">14804</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRAV_MM,</td></tr>
<tr><th id="14805">14805</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14806">14806</th><td>        <i>// GIR_Coverage, 2133,</i></td></tr>
<tr><th id="14807">14807</th><td>        GIR_Done,</td></tr>
<tr><th id="14808">14808</th><td>      <i>// Label 918: @35706</i></td></tr>
<tr><th id="14809">14809</th><td>      GIM_Reject,</td></tr>
<tr><th id="14810">14810</th><td>    <i>// Label 912: @35707</i></td></tr>
<tr><th id="14811">14811</th><td>    GIM_Reject,</td></tr>
<tr><th id="14812">14812</th><td>    <i>// Label 906: @35708</i></td></tr>
<tr><th id="14813">14813</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 919*/</i> <var>35841</var>,</td></tr>
<tr><th id="14814">14814</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="14815">14815</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14816">14816</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="14817">14817</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="14818">14818</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 920*/</i> <var>35761</var>, <i>// Rule ID 206 //</i></td></tr>
<tr><th id="14819">14819</th><td>        GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="14820">14820</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="14821">14821</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14822">14822</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt6,</td></tr>
<tr><th id="14823">14823</th><td>        <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="14824">14824</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14825">14825</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="14826">14826</th><td>        <i>// (sra:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rt, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt6&gt;&gt;:$shamt)  =&gt;  (DSRA:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rt, (imm:{ *:[i32] }):$shamt)</i></td></tr>
<tr><th id="14827">14827</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DSRA,</td></tr>
<tr><th id="14828">14828</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="14829">14829</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rt</i></td></tr>
<tr><th id="14830">14830</th><td>        GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// shamt</i></td></tr>
<tr><th id="14831">14831</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14832">14832</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14833">14833</th><td>        <i>// GIR_Coverage, 206,</i></td></tr>
<tr><th id="14834">14834</th><td>        GIR_Done,</td></tr>
<tr><th id="14835">14835</th><td>      <i>// Label 920: @35761</i></td></tr>
<tr><th id="14836">14836</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 921*/</i> <var>35825</var>, <i>// Rule ID 1562 //</i></td></tr>
<tr><th id="14837">14837</th><td>        GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_IsGP64bit,</td></tr>
<tr><th id="14838">14838</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="14839">14839</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_TRUNC,</td></tr>
<tr><th id="14840">14840</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="14841">14841</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="14842">14842</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="14843">14843</th><td>        <i>// (sra:{ *:[i64] } GPR64:{ *:[i64] }:$rt, (trunc:{ *:[i32] } GPR64:{ *:[i64] }:$rs))  =&gt;  (DSRAV:{ *:[i64] } GPR64:{ *:[i64] }:$rt, (EXTRACT_SUBREG:{ *:[i32] } GPR64:{ *:[i64] }:$rs, sub_32:{ *:[i32] }))</i></td></tr>
<tr><th id="14844">14844</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="14845">14845</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="14846">14846</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="14847">14847</th><td>        GIR_CopySubReg, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>/*SubRegIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="14848">14848</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>1</var>, <i>/*Op*/</i><var>0</var>, Mips::GPR32RegClassID,</td></tr>
<tr><th id="14849">14849</th><td>        GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, Mips::GPR64RegClassID,</td></tr>
<tr><th id="14850">14850</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DSRAV,</td></tr>
<tr><th id="14851">14851</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="14852">14852</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rt</i></td></tr>
<tr><th id="14853">14853</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="14854">14854</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14855">14855</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14856">14856</th><td>        <i>// GIR_Coverage, 1562,</i></td></tr>
<tr><th id="14857">14857</th><td>        GIR_Done,</td></tr>
<tr><th id="14858">14858</th><td>      <i>// Label 921: @35825</i></td></tr>
<tr><th id="14859">14859</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 922*/</i> <var>35840</var>, <i>// Rule ID 208 //</i></td></tr>
<tr><th id="14860">14860</th><td>        GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="14861">14861</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="14862">14862</th><td>        <i>// (sra:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (DSRAV:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rt, GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="14863">14863</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DSRAV,</td></tr>
<tr><th id="14864">14864</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14865">14865</th><td>        <i>// GIR_Coverage, 208,</i></td></tr>
<tr><th id="14866">14866</th><td>        GIR_Done,</td></tr>
<tr><th id="14867">14867</th><td>      <i>// Label 922: @35840</i></td></tr>
<tr><th id="14868">14868</th><td>      GIM_Reject,</td></tr>
<tr><th id="14869">14869</th><td>    <i>// Label 919: @35841</i></td></tr>
<tr><th id="14870">14870</th><td>    GIM_Reject,</td></tr>
<tr><th id="14871">14871</th><td>    <i>// Label 907: @35842</i></td></tr>
<tr><th id="14872">14872</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 923*/</i> <var>35873</var>, <i>// Rule ID 964 //</i></td></tr>
<tr><th id="14873">14873</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="14874">14874</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="14875">14875</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="14876">14876</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="14877">14877</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="14878">14878</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="14879">14879</th><td>      <i>// (sra:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (SRA_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="14880">14880</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRA_D,</td></tr>
<tr><th id="14881">14881</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14882">14882</th><td>      <i>// GIR_Coverage, 964,</i></td></tr>
<tr><th id="14883">14883</th><td>      GIR_Done,</td></tr>
<tr><th id="14884">14884</th><td>    <i>// Label 923: @35873</i></td></tr>
<tr><th id="14885">14885</th><td>    GIM_Reject,</td></tr>
<tr><th id="14886">14886</th><td>    <i>// Label 908: @35874</i></td></tr>
<tr><th id="14887">14887</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 924*/</i> <var>36142</var>,</td></tr>
<tr><th id="14888">14888</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="14889">14889</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="14890">14890</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="14891">14891</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 925*/</i> <var>36005</var>, <i>// Rule ID 2438 //</i></td></tr>
<tr><th id="14892">14892</th><td>        GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="14893">14893</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="14894">14894</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="14895">14895</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="14896">14896</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="14897">14897</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="14898">14898</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR,</td></tr>
<tr><th id="14899">14899</th><td>        GIM_CheckNumOperands, <i>/*MI*/</i><var>2</var>, <i>/*Expected*/</i><var>5</var>,</td></tr>
<tr><th id="14900">14900</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14901">14901</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14902">14902</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14903">14903</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14904">14904</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="14905">14905</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14906">14906</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>3</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="14907">14907</th><td>        <i>// MIs[3] Operand 1</i></td></tr>
<tr><th id="14908">14908</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14909">14909</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>4</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[4]</i></td></tr>
<tr><th id="14910">14910</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>4</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14911">14911</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>4</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="14912">14912</th><td>        <i>// MIs[4] Operand 1</i></td></tr>
<tr><th id="14913">14913</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14914">14914</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>5</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[5]</i></td></tr>
<tr><th id="14915">14915</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>5</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14916">14916</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>5</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="14917">14917</th><td>        <i>// MIs[5] Operand 1</i></td></tr>
<tr><th id="14918">14918</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14919">14919</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>6</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[6]</i></td></tr>
<tr><th id="14920">14920</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>6</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14921">14921</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>6</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="14922">14922</th><td>        <i>// MIs[6] Operand 1</i></td></tr>
<tr><th id="14923">14923</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14924">14924</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="14925">14925</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="14926">14926</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="14927">14927</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="14928">14928</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>5</var>,</td></tr>
<tr><th id="14929">14929</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>6</var>,</td></tr>
<tr><th id="14930">14930</th><td>        <i>// (sra:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$ws, (and:{ *:[v4i32] } (build_vector:{ *:[v4i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;), v4i32:{ *:[v4i32] }:$wt))  =&gt;  (SRA_W:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$ws, v4i32:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="14931">14931</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRA_W,</td></tr>
<tr><th id="14932">14932</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="14933">14933</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="14934">14934</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="14935">14935</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14936">14936</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14937">14937</th><td>        <i>// GIR_Coverage, 2438,</i></td></tr>
<tr><th id="14938">14938</th><td>        GIR_Done,</td></tr>
<tr><th id="14939">14939</th><td>      <i>// Label 925: @36005</i></td></tr>
<tr><th id="14940">14940</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 926*/</i> <var>36122</var>, <i>// Rule ID 2041 //</i></td></tr>
<tr><th id="14941">14941</th><td>        GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="14942">14942</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="14943">14943</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="14944">14944</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="14945">14945</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="14946">14946</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="14947">14947</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR,</td></tr>
<tr><th id="14948">14948</th><td>        GIM_CheckNumOperands, <i>/*MI*/</i><var>2</var>, <i>/*Expected*/</i><var>5</var>,</td></tr>
<tr><th id="14949">14949</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14950">14950</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14951">14951</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14952">14952</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="14953">14953</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="14954">14954</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14955">14955</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>3</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="14956">14956</th><td>        <i>// MIs[3] Operand 1</i></td></tr>
<tr><th id="14957">14957</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14958">14958</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>4</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[4]</i></td></tr>
<tr><th id="14959">14959</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>4</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14960">14960</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>4</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="14961">14961</th><td>        <i>// MIs[4] Operand 1</i></td></tr>
<tr><th id="14962">14962</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14963">14963</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>5</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[5]</i></td></tr>
<tr><th id="14964">14964</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>5</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14965">14965</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>5</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="14966">14966</th><td>        <i>// MIs[5] Operand 1</i></td></tr>
<tr><th id="14967">14967</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14968">14968</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>6</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[6]</i></td></tr>
<tr><th id="14969">14969</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>6</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="14970">14970</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>6</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst31,</td></tr>
<tr><th id="14971">14971</th><td>        <i>// MIs[6] Operand 1</i></td></tr>
<tr><th id="14972">14972</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="14973">14973</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="14974">14974</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="14975">14975</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="14976">14976</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="14977">14977</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>5</var>,</td></tr>
<tr><th id="14978">14978</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>6</var>,</td></tr>
<tr><th id="14979">14979</th><td>        <i>// (sra:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$ws, (and:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$wt, (build_vector:{ *:[v4i32] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst31&gt;&gt;)))  =&gt;  (SRA_W:{ *:[v4i32] } v4i32:{ *:[v4i32] }:$ws, v4i32:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="14980">14980</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRA_W,</td></tr>
<tr><th id="14981">14981</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="14982">14982</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="14983">14983</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wt</i></td></tr>
<tr><th id="14984">14984</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14985">14985</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14986">14986</th><td>        <i>// GIR_Coverage, 2041,</i></td></tr>
<tr><th id="14987">14987</th><td>        GIR_Done,</td></tr>
<tr><th id="14988">14988</th><td>      <i>// Label 926: @36122</i></td></tr>
<tr><th id="14989">14989</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 927*/</i> <var>36141</var>, <i>// Rule ID 963 //</i></td></tr>
<tr><th id="14990">14990</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="14991">14991</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="14992">14992</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="14993">14993</th><td>        <i>// (sra:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (SRA_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="14994">14994</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRA_W,</td></tr>
<tr><th id="14995">14995</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="14996">14996</th><td>        <i>// GIR_Coverage, 963,</i></td></tr>
<tr><th id="14997">14997</th><td>        GIR_Done,</td></tr>
<tr><th id="14998">14998</th><td>      <i>// Label 927: @36141</i></td></tr>
<tr><th id="14999">14999</th><td>      GIM_Reject,</td></tr>
<tr><th id="15000">15000</th><td>    <i>// Label 924: @36142</i></td></tr>
<tr><th id="15001">15001</th><td>    GIM_Reject,</td></tr>
<tr><th id="15002">15002</th><td>    <i>// Label 909: @36143</i></td></tr>
<tr><th id="15003">15003</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 928*/</i> <var>36539</var>,</td></tr>
<tr><th id="15004">15004</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="15005">15005</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="15006">15006</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="15007">15007</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 929*/</i> <var>36338</var>, <i>// Rule ID 2437 //</i></td></tr>
<tr><th id="15008">15008</th><td>        GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="15009">15009</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="15010">15010</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="15011">15011</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="15012">15012</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="15013">15013</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="15014">15014</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR,</td></tr>
<tr><th id="15015">15015</th><td>        GIM_CheckNumOperands, <i>/*MI*/</i><var>2</var>, <i>/*Expected*/</i><var>9</var>,</td></tr>
<tr><th id="15016">15016</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15017">15017</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15018">15018</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15019">15019</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15020">15020</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>5</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15021">15021</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>6</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15022">15022</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>7</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15023">15023</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>8</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15024">15024</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="15025">15025</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15026">15026</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>3</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="15027">15027</th><td>        <i>// MIs[3] Operand 1</i></td></tr>
<tr><th id="15028">15028</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15029">15029</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>4</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[4]</i></td></tr>
<tr><th id="15030">15030</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>4</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15031">15031</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>4</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="15032">15032</th><td>        <i>// MIs[4] Operand 1</i></td></tr>
<tr><th id="15033">15033</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15034">15034</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>5</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[5]</i></td></tr>
<tr><th id="15035">15035</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>5</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15036">15036</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>5</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="15037">15037</th><td>        <i>// MIs[5] Operand 1</i></td></tr>
<tr><th id="15038">15038</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15039">15039</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>6</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[6]</i></td></tr>
<tr><th id="15040">15040</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>6</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15041">15041</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>6</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="15042">15042</th><td>        <i>// MIs[6] Operand 1</i></td></tr>
<tr><th id="15043">15043</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15044">15044</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>7</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>5</var>, <i>// MIs[7]</i></td></tr>
<tr><th id="15045">15045</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>7</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15046">15046</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>7</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="15047">15047</th><td>        <i>// MIs[7] Operand 1</i></td></tr>
<tr><th id="15048">15048</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15049">15049</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>8</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>6</var>, <i>// MIs[8]</i></td></tr>
<tr><th id="15050">15050</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>8</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15051">15051</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>8</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="15052">15052</th><td>        <i>// MIs[8] Operand 1</i></td></tr>
<tr><th id="15053">15053</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15054">15054</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>9</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>7</var>, <i>// MIs[9]</i></td></tr>
<tr><th id="15055">15055</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>9</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15056">15056</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>9</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="15057">15057</th><td>        <i>// MIs[9] Operand 1</i></td></tr>
<tr><th id="15058">15058</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15059">15059</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>10</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>8</var>, <i>// MIs[10]</i></td></tr>
<tr><th id="15060">15060</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>10</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15061">15061</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>10</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="15062">15062</th><td>        <i>// MIs[10] Operand 1</i></td></tr>
<tr><th id="15063">15063</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15064">15064</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="15065">15065</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="15066">15066</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="15067">15067</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="15068">15068</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>5</var>,</td></tr>
<tr><th id="15069">15069</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>6</var>,</td></tr>
<tr><th id="15070">15070</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>7</var>,</td></tr>
<tr><th id="15071">15071</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>8</var>,</td></tr>
<tr><th id="15072">15072</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>9</var>,</td></tr>
<tr><th id="15073">15073</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>10</var>,</td></tr>
<tr><th id="15074">15074</th><td>        <i>// (sra:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$ws, (and:{ *:[v8i16] } (build_vector:{ *:[v8i16] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;), v8i16:{ *:[v8i16] }:$wt))  =&gt;  (SRA_H:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$ws, v8i16:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="15075">15075</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRA_H,</td></tr>
<tr><th id="15076">15076</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="15077">15077</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="15078">15078</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="15079">15079</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15080">15080</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15081">15081</th><td>        <i>// GIR_Coverage, 2437,</i></td></tr>
<tr><th id="15082">15082</th><td>        GIR_Done,</td></tr>
<tr><th id="15083">15083</th><td>      <i>// Label 929: @36338</i></td></tr>
<tr><th id="15084">15084</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 930*/</i> <var>36519</var>, <i>// Rule ID 2040 //</i></td></tr>
<tr><th id="15085">15085</th><td>        GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="15086">15086</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="15087">15087</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="15088">15088</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="15089">15089</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="15090">15090</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="15091">15091</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR,</td></tr>
<tr><th id="15092">15092</th><td>        GIM_CheckNumOperands, <i>/*MI*/</i><var>2</var>, <i>/*Expected*/</i><var>9</var>,</td></tr>
<tr><th id="15093">15093</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15094">15094</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15095">15095</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15096">15096</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15097">15097</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>5</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15098">15098</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>6</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15099">15099</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>7</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15100">15100</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>8</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15101">15101</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="15102">15102</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15103">15103</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>3</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="15104">15104</th><td>        <i>// MIs[3] Operand 1</i></td></tr>
<tr><th id="15105">15105</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15106">15106</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>4</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[4]</i></td></tr>
<tr><th id="15107">15107</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>4</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15108">15108</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>4</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="15109">15109</th><td>        <i>// MIs[4] Operand 1</i></td></tr>
<tr><th id="15110">15110</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15111">15111</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>5</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[5]</i></td></tr>
<tr><th id="15112">15112</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>5</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15113">15113</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>5</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="15114">15114</th><td>        <i>// MIs[5] Operand 1</i></td></tr>
<tr><th id="15115">15115</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15116">15116</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>6</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[6]</i></td></tr>
<tr><th id="15117">15117</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>6</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15118">15118</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>6</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="15119">15119</th><td>        <i>// MIs[6] Operand 1</i></td></tr>
<tr><th id="15120">15120</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15121">15121</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>7</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>5</var>, <i>// MIs[7]</i></td></tr>
<tr><th id="15122">15122</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>7</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15123">15123</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>7</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="15124">15124</th><td>        <i>// MIs[7] Operand 1</i></td></tr>
<tr><th id="15125">15125</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15126">15126</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>8</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>6</var>, <i>// MIs[8]</i></td></tr>
<tr><th id="15127">15127</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>8</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15128">15128</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>8</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="15129">15129</th><td>        <i>// MIs[8] Operand 1</i></td></tr>
<tr><th id="15130">15130</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15131">15131</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>9</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>7</var>, <i>// MIs[9]</i></td></tr>
<tr><th id="15132">15132</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>9</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15133">15133</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>9</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="15134">15134</th><td>        <i>// MIs[9] Operand 1</i></td></tr>
<tr><th id="15135">15135</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15136">15136</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>10</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>8</var>, <i>// MIs[10]</i></td></tr>
<tr><th id="15137">15137</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>10</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15138">15138</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>10</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst15,</td></tr>
<tr><th id="15139">15139</th><td>        <i>// MIs[10] Operand 1</i></td></tr>
<tr><th id="15140">15140</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15141">15141</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="15142">15142</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="15143">15143</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="15144">15144</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="15145">15145</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>5</var>,</td></tr>
<tr><th id="15146">15146</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>6</var>,</td></tr>
<tr><th id="15147">15147</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>7</var>,</td></tr>
<tr><th id="15148">15148</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>8</var>,</td></tr>
<tr><th id="15149">15149</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>9</var>,</td></tr>
<tr><th id="15150">15150</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>10</var>,</td></tr>
<tr><th id="15151">15151</th><td>        <i>// (sra:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$ws, (and:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$wt, (build_vector:{ *:[v8i16] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst15&gt;&gt;)))  =&gt;  (SRA_H:{ *:[v8i16] } v8i16:{ *:[v8i16] }:$ws, v8i16:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="15152">15152</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRA_H,</td></tr>
<tr><th id="15153">15153</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="15154">15154</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="15155">15155</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wt</i></td></tr>
<tr><th id="15156">15156</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15157">15157</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15158">15158</th><td>        <i>// GIR_Coverage, 2040,</i></td></tr>
<tr><th id="15159">15159</th><td>        GIR_Done,</td></tr>
<tr><th id="15160">15160</th><td>      <i>// Label 930: @36519</i></td></tr>
<tr><th id="15161">15161</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 931*/</i> <var>36538</var>, <i>// Rule ID 962 //</i></td></tr>
<tr><th id="15162">15162</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="15163">15163</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="15164">15164</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="15165">15165</th><td>        <i>// (sra:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (SRA_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="15166">15166</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRA_H,</td></tr>
<tr><th id="15167">15167</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15168">15168</th><td>        <i>// GIR_Coverage, 962,</i></td></tr>
<tr><th id="15169">15169</th><td>        GIR_Done,</td></tr>
<tr><th id="15170">15170</th><td>      <i>// Label 931: @36538</i></td></tr>
<tr><th id="15171">15171</th><td>      GIM_Reject,</td></tr>
<tr><th id="15172">15172</th><td>    <i>// Label 928: @36539</i></td></tr>
<tr><th id="15173">15173</th><td>    GIM_Reject,</td></tr>
<tr><th id="15174">15174</th><td>    <i>// Label 910: @36540</i></td></tr>
<tr><th id="15175">15175</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 932*/</i> <var>37192</var>,</td></tr>
<tr><th id="15176">15176</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="15177">15177</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="15178">15178</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="15179">15179</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 933*/</i> <var>36863</var>, <i>// Rule ID 2436 //</i></td></tr>
<tr><th id="15180">15180</th><td>        GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="15181">15181</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="15182">15182</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="15183">15183</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="15184">15184</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="15185">15185</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="15186">15186</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR,</td></tr>
<tr><th id="15187">15187</th><td>        GIM_CheckNumOperands, <i>/*MI*/</i><var>2</var>, <i>/*Expected*/</i><var>17</var>,</td></tr>
<tr><th id="15188">15188</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15189">15189</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15190">15190</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15191">15191</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15192">15192</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>5</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15193">15193</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>6</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15194">15194</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>7</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15195">15195</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>8</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15196">15196</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>9</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15197">15197</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>10</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15198">15198</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>11</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15199">15199</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>12</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15200">15200</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>13</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15201">15201</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>14</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15202">15202</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>15</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15203">15203</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>16</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15204">15204</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="15205">15205</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15206">15206</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>3</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15207">15207</th><td>        <i>// MIs[3] Operand 1</i></td></tr>
<tr><th id="15208">15208</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15209">15209</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>4</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[4]</i></td></tr>
<tr><th id="15210">15210</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>4</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15211">15211</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>4</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15212">15212</th><td>        <i>// MIs[4] Operand 1</i></td></tr>
<tr><th id="15213">15213</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15214">15214</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>5</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[5]</i></td></tr>
<tr><th id="15215">15215</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>5</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15216">15216</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>5</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15217">15217</th><td>        <i>// MIs[5] Operand 1</i></td></tr>
<tr><th id="15218">15218</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15219">15219</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>6</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[6]</i></td></tr>
<tr><th id="15220">15220</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>6</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15221">15221</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>6</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15222">15222</th><td>        <i>// MIs[6] Operand 1</i></td></tr>
<tr><th id="15223">15223</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15224">15224</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>7</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>5</var>, <i>// MIs[7]</i></td></tr>
<tr><th id="15225">15225</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>7</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15226">15226</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>7</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15227">15227</th><td>        <i>// MIs[7] Operand 1</i></td></tr>
<tr><th id="15228">15228</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15229">15229</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>8</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>6</var>, <i>// MIs[8]</i></td></tr>
<tr><th id="15230">15230</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>8</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15231">15231</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>8</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15232">15232</th><td>        <i>// MIs[8] Operand 1</i></td></tr>
<tr><th id="15233">15233</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15234">15234</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>9</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>7</var>, <i>// MIs[9]</i></td></tr>
<tr><th id="15235">15235</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>9</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15236">15236</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>9</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15237">15237</th><td>        <i>// MIs[9] Operand 1</i></td></tr>
<tr><th id="15238">15238</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15239">15239</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>10</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>8</var>, <i>// MIs[10]</i></td></tr>
<tr><th id="15240">15240</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>10</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15241">15241</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>10</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15242">15242</th><td>        <i>// MIs[10] Operand 1</i></td></tr>
<tr><th id="15243">15243</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15244">15244</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>11</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>9</var>, <i>// MIs[11]</i></td></tr>
<tr><th id="15245">15245</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>11</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15246">15246</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>11</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15247">15247</th><td>        <i>// MIs[11] Operand 1</i></td></tr>
<tr><th id="15248">15248</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15249">15249</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>12</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>10</var>, <i>// MIs[12]</i></td></tr>
<tr><th id="15250">15250</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>12</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15251">15251</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>12</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15252">15252</th><td>        <i>// MIs[12] Operand 1</i></td></tr>
<tr><th id="15253">15253</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15254">15254</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>13</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>11</var>, <i>// MIs[13]</i></td></tr>
<tr><th id="15255">15255</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>13</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15256">15256</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>13</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15257">15257</th><td>        <i>// MIs[13] Operand 1</i></td></tr>
<tr><th id="15258">15258</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15259">15259</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>14</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>12</var>, <i>// MIs[14]</i></td></tr>
<tr><th id="15260">15260</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>14</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15261">15261</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>14</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15262">15262</th><td>        <i>// MIs[14] Operand 1</i></td></tr>
<tr><th id="15263">15263</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15264">15264</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>15</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>13</var>, <i>// MIs[15]</i></td></tr>
<tr><th id="15265">15265</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>15</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15266">15266</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>15</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15267">15267</th><td>        <i>// MIs[15] Operand 1</i></td></tr>
<tr><th id="15268">15268</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15269">15269</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>16</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>14</var>, <i>// MIs[16]</i></td></tr>
<tr><th id="15270">15270</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>16</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15271">15271</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>16</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15272">15272</th><td>        <i>// MIs[16] Operand 1</i></td></tr>
<tr><th id="15273">15273</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15274">15274</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>17</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>15</var>, <i>// MIs[17]</i></td></tr>
<tr><th id="15275">15275</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>17</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15276">15276</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>17</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15277">15277</th><td>        <i>// MIs[17] Operand 1</i></td></tr>
<tr><th id="15278">15278</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15279">15279</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>18</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>16</var>, <i>// MIs[18]</i></td></tr>
<tr><th id="15280">15280</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>18</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15281">15281</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>18</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15282">15282</th><td>        <i>// MIs[18] Operand 1</i></td></tr>
<tr><th id="15283">15283</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15284">15284</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="15285">15285</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="15286">15286</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="15287">15287</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="15288">15288</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>5</var>,</td></tr>
<tr><th id="15289">15289</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>6</var>,</td></tr>
<tr><th id="15290">15290</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>7</var>,</td></tr>
<tr><th id="15291">15291</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>8</var>,</td></tr>
<tr><th id="15292">15292</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>9</var>,</td></tr>
<tr><th id="15293">15293</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>10</var>,</td></tr>
<tr><th id="15294">15294</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>11</var>,</td></tr>
<tr><th id="15295">15295</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>12</var>,</td></tr>
<tr><th id="15296">15296</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>13</var>,</td></tr>
<tr><th id="15297">15297</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>14</var>,</td></tr>
<tr><th id="15298">15298</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>15</var>,</td></tr>
<tr><th id="15299">15299</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>16</var>,</td></tr>
<tr><th id="15300">15300</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>17</var>,</td></tr>
<tr><th id="15301">15301</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>18</var>,</td></tr>
<tr><th id="15302">15302</th><td>        <i>// (sra:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$ws, (and:{ *:[v16i8] } (build_vector:{ *:[v16i8] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;), v16i8:{ *:[v16i8] }:$wt))  =&gt;  (SRA_B:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$ws, v16i8:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="15303">15303</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRA_B,</td></tr>
<tr><th id="15304">15304</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="15305">15305</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="15306">15306</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="15307">15307</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15308">15308</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15309">15309</th><td>        <i>// GIR_Coverage, 2436,</i></td></tr>
<tr><th id="15310">15310</th><td>        GIR_Done,</td></tr>
<tr><th id="15311">15311</th><td>      <i>// Label 933: @36863</i></td></tr>
<tr><th id="15312">15312</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 934*/</i> <var>37172</var>, <i>// Rule ID 2039 //</i></td></tr>
<tr><th id="15313">15313</th><td>        GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="15314">15314</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="15315">15315</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_AND,</td></tr>
<tr><th id="15316">15316</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="15317">15317</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="15318">15318</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="15319">15319</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_BUILD_VECTOR,</td></tr>
<tr><th id="15320">15320</th><td>        GIM_CheckNumOperands, <i>/*MI*/</i><var>2</var>, <i>/*Expected*/</i><var>17</var>,</td></tr>
<tr><th id="15321">15321</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15322">15322</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15323">15323</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15324">15324</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>4</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15325">15325</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>5</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15326">15326</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>6</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15327">15327</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>7</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15328">15328</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>8</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15329">15329</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>9</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15330">15330</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>10</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15331">15331</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>11</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15332">15332</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>12</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15333">15333</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>13</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15334">15334</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>14</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15335">15335</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>15</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15336">15336</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>16</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15337">15337</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>3</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[3]</i></td></tr>
<tr><th id="15338">15338</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>3</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15339">15339</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>3</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15340">15340</th><td>        <i>// MIs[3] Operand 1</i></td></tr>
<tr><th id="15341">15341</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15342">15342</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>4</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[4]</i></td></tr>
<tr><th id="15343">15343</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>4</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15344">15344</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>4</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15345">15345</th><td>        <i>// MIs[4] Operand 1</i></td></tr>
<tr><th id="15346">15346</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15347">15347</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>5</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// MIs[5]</i></td></tr>
<tr><th id="15348">15348</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>5</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15349">15349</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>5</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15350">15350</th><td>        <i>// MIs[5] Operand 1</i></td></tr>
<tr><th id="15351">15351</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15352">15352</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>6</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>4</var>, <i>// MIs[6]</i></td></tr>
<tr><th id="15353">15353</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>6</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15354">15354</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>6</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15355">15355</th><td>        <i>// MIs[6] Operand 1</i></td></tr>
<tr><th id="15356">15356</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15357">15357</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>7</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>5</var>, <i>// MIs[7]</i></td></tr>
<tr><th id="15358">15358</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>7</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15359">15359</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>7</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15360">15360</th><td>        <i>// MIs[7] Operand 1</i></td></tr>
<tr><th id="15361">15361</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15362">15362</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>8</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>6</var>, <i>// MIs[8]</i></td></tr>
<tr><th id="15363">15363</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>8</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15364">15364</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>8</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15365">15365</th><td>        <i>// MIs[8] Operand 1</i></td></tr>
<tr><th id="15366">15366</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15367">15367</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>9</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>7</var>, <i>// MIs[9]</i></td></tr>
<tr><th id="15368">15368</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>9</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15369">15369</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>9</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15370">15370</th><td>        <i>// MIs[9] Operand 1</i></td></tr>
<tr><th id="15371">15371</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15372">15372</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>10</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>8</var>, <i>// MIs[10]</i></td></tr>
<tr><th id="15373">15373</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>10</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15374">15374</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>10</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15375">15375</th><td>        <i>// MIs[10] Operand 1</i></td></tr>
<tr><th id="15376">15376</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15377">15377</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>11</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>9</var>, <i>// MIs[11]</i></td></tr>
<tr><th id="15378">15378</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>11</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15379">15379</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>11</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15380">15380</th><td>        <i>// MIs[11] Operand 1</i></td></tr>
<tr><th id="15381">15381</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15382">15382</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>12</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>10</var>, <i>// MIs[12]</i></td></tr>
<tr><th id="15383">15383</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>12</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15384">15384</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>12</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15385">15385</th><td>        <i>// MIs[12] Operand 1</i></td></tr>
<tr><th id="15386">15386</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15387">15387</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>13</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>11</var>, <i>// MIs[13]</i></td></tr>
<tr><th id="15388">15388</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>13</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15389">15389</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>13</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15390">15390</th><td>        <i>// MIs[13] Operand 1</i></td></tr>
<tr><th id="15391">15391</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15392">15392</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>14</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>12</var>, <i>// MIs[14]</i></td></tr>
<tr><th id="15393">15393</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>14</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15394">15394</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>14</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15395">15395</th><td>        <i>// MIs[14] Operand 1</i></td></tr>
<tr><th id="15396">15396</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15397">15397</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>15</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>13</var>, <i>// MIs[15]</i></td></tr>
<tr><th id="15398">15398</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>15</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15399">15399</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>15</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15400">15400</th><td>        <i>// MIs[15] Operand 1</i></td></tr>
<tr><th id="15401">15401</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15402">15402</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>16</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>14</var>, <i>// MIs[16]</i></td></tr>
<tr><th id="15403">15403</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>16</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15404">15404</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>16</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15405">15405</th><td>        <i>// MIs[16] Operand 1</i></td></tr>
<tr><th id="15406">15406</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15407">15407</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>17</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>15</var>, <i>// MIs[17]</i></td></tr>
<tr><th id="15408">15408</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>17</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15409">15409</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>17</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15410">15410</th><td>        <i>// MIs[17] Operand 1</i></td></tr>
<tr><th id="15411">15411</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15412">15412</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>18</var>, <i>/*MI*/</i><var>2</var>, <i>/*OpIdx*/</i><var>16</var>, <i>// MIs[18]</i></td></tr>
<tr><th id="15413">15413</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>18</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="15414">15414</th><td>        GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>18</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immi32Cst7,</td></tr>
<tr><th id="15415">15415</th><td>        <i>// MIs[18] Operand 1</i></td></tr>
<tr><th id="15416">15416</th><td><i>        // No operand predicates</i></td></tr>
<tr><th id="15417">15417</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="15418">15418</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="15419">15419</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="15420">15420</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="15421">15421</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>5</var>,</td></tr>
<tr><th id="15422">15422</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>6</var>,</td></tr>
<tr><th id="15423">15423</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>7</var>,</td></tr>
<tr><th id="15424">15424</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>8</var>,</td></tr>
<tr><th id="15425">15425</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>9</var>,</td></tr>
<tr><th id="15426">15426</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>10</var>,</td></tr>
<tr><th id="15427">15427</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>11</var>,</td></tr>
<tr><th id="15428">15428</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>12</var>,</td></tr>
<tr><th id="15429">15429</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>13</var>,</td></tr>
<tr><th id="15430">15430</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>14</var>,</td></tr>
<tr><th id="15431">15431</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>15</var>,</td></tr>
<tr><th id="15432">15432</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>16</var>,</td></tr>
<tr><th id="15433">15433</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>17</var>,</td></tr>
<tr><th id="15434">15434</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>18</var>,</td></tr>
<tr><th id="15435">15435</th><td>        <i>// (sra:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$ws, (and:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$wt, (build_vector:{ *:[v16i8] } (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immi32Cst7&gt;&gt;)))  =&gt;  (SRA_B:{ *:[v16i8] } v16i8:{ *:[v16i8] }:$ws, v16i8:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="15436">15436</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRA_B,</td></tr>
<tr><th id="15437">15437</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="15438">15438</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="15439">15439</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wt</i></td></tr>
<tr><th id="15440">15440</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15441">15441</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15442">15442</th><td>        <i>// GIR_Coverage, 2039,</i></td></tr>
<tr><th id="15443">15443</th><td>        GIR_Done,</td></tr>
<tr><th id="15444">15444</th><td>      <i>// Label 934: @37172</i></td></tr>
<tr><th id="15445">15445</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 935*/</i> <var>37191</var>, <i>// Rule ID 961 //</i></td></tr>
<tr><th id="15446">15446</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="15447">15447</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="15448">15448</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="15449">15449</th><td>        <i>// (sra:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (SRA_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="15450">15450</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SRA_B,</td></tr>
<tr><th id="15451">15451</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15452">15452</th><td>        <i>// GIR_Coverage, 961,</i></td></tr>
<tr><th id="15453">15453</th><td>        GIR_Done,</td></tr>
<tr><th id="15454">15454</th><td>      <i>// Label 935: @37191</i></td></tr>
<tr><th id="15455">15455</th><td>      GIM_Reject,</td></tr>
<tr><th id="15456">15456</th><td>    <i>// Label 932: @37192</i></td></tr>
<tr><th id="15457">15457</th><td>    GIM_Reject,</td></tr>
<tr><th id="15458">15458</th><td>    <i>// Label 911: @37193</i></td></tr>
<tr><th id="15459">15459</th><td>    GIM_Reject,</td></tr>
<tr><th id="15460">15460</th><td>    <i>// Label 26: @37194</i></td></tr>
<tr><th id="15461">15461</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 936*/</i> <var>39697</var>,</td></tr>
<tr><th id="15462">15462</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15463">15463</th><td>      GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*[*/</i><var>1</var>, <var>3</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 939*/</i> <var>37374</var>,</td></tr>
<tr><th id="15464">15464</th><td>      <i>/*GILLT_s32*/</i><i>/*Label 937*/</i> <var>37208</var>,</td></tr>
<tr><th id="15465">15465</th><td>      <i>/*GILLT_s64*/</i><i>/*Label 938*/</i> <var>37291</var>,</td></tr>
<tr><th id="15466">15466</th><td>      <i>// Label 937: @37208</i></td></tr>
<tr><th id="15467">15467</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 940*/</i> <var>37290</var>,</td></tr>
<tr><th id="15468">15468</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15469">15469</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15470">15470</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 941*/</i> <var>37253</var>, <i>// Rule ID 1401 //</i></td></tr>
<tr><th id="15471">15471</th><td>          GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="15472">15472</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15473">15473</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="15474">15474</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15475">15475</th><td>          GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="15476">15476</th><td>          <i>// (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETEQ:{ *:[Other] })  =&gt;  (SLTiu:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 1:{ *:[i32] })</i></td></tr>
<tr><th id="15477">15477</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLTiu,</td></tr>
<tr><th id="15478">15478</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="15479">15479</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="15480">15480</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="15481">15481</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15482">15482</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15483">15483</th><td>          <i>// GIR_Coverage, 1401,</i></td></tr>
<tr><th id="15484">15484</th><td>          GIR_Done,</td></tr>
<tr><th id="15485">15485</th><td>        <i>// Label 941: @37253</i></td></tr>
<tr><th id="15486">15486</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 942*/</i> <var>37289</var>, <i>// Rule ID 1402 //</i></td></tr>
<tr><th id="15487">15487</th><td>          GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="15488">15488</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15489">15489</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="15490">15490</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15491">15491</th><td>          GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="15492">15492</th><td>          <i>// (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETNE:{ *:[Other] })  =&gt;  (SLTu:{ *:[i32] } ZERO:{ *:[i32] }, GPR32:{ *:[i32] }:$lhs)</i></td></tr>
<tr><th id="15493">15493</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLTu,</td></tr>
<tr><th id="15494">15494</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="15495">15495</th><td>          GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="15496">15496</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="15497">15497</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15498">15498</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15499">15499</th><td>          <i>// GIR_Coverage, 1402,</i></td></tr>
<tr><th id="15500">15500</th><td>          GIR_Done,</td></tr>
<tr><th id="15501">15501</th><td>        <i>// Label 942: @37289</i></td></tr>
<tr><th id="15502">15502</th><td>        GIM_Reject,</td></tr>
<tr><th id="15503">15503</th><td>      <i>// Label 940: @37290</i></td></tr>
<tr><th id="15504">15504</th><td>      GIM_Reject,</td></tr>
<tr><th id="15505">15505</th><td>      <i>// Label 938: @37291</i></td></tr>
<tr><th id="15506">15506</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 943*/</i> <var>37373</var>,</td></tr>
<tr><th id="15507">15507</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="15508">15508</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15509">15509</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 944*/</i> <var>37336</var>, <i>// Rule ID 1545 //</i></td></tr>
<tr><th id="15510">15510</th><td>          GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_IsGP64bit_NotInMicroMips,</td></tr>
<tr><th id="15511">15511</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15512">15512</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="15513">15513</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="15514">15514</th><td>          GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="15515">15515</th><td>          <i>// (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, 0:{ *:[i64] }, SETEQ:{ *:[Other] })  =&gt;  (SLTiu64:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, 1:{ *:[i64] })</i></td></tr>
<tr><th id="15516">15516</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLTiu64,</td></tr>
<tr><th id="15517">15517</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="15518">15518</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="15519">15519</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="15520">15520</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15521">15521</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15522">15522</th><td>          <i>// GIR_Coverage, 1545,</i></td></tr>
<tr><th id="15523">15523</th><td>          GIR_Done,</td></tr>
<tr><th id="15524">15524</th><td>        <i>// Label 944: @37336</i></td></tr>
<tr><th id="15525">15525</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 945*/</i> <var>37372</var>, <i>// Rule ID 1546 //</i></td></tr>
<tr><th id="15526">15526</th><td>          GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_IsGP64bit_NotInMicroMips,</td></tr>
<tr><th id="15527">15527</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15528">15528</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="15529">15529</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="15530">15530</th><td>          GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="15531">15531</th><td>          <i>// (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, 0:{ *:[i64] }, SETNE:{ *:[Other] })  =&gt;  (SLTu64:{ *:[i32] } ZERO_64:{ *:[i64] }, GPR64:{ *:[i64] }:$lhs)</i></td></tr>
<tr><th id="15532">15532</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLTu64,</td></tr>
<tr><th id="15533">15533</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="15534">15534</th><td>          GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO_64, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="15535">15535</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="15536">15536</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15537">15537</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15538">15538</th><td>          <i>// GIR_Coverage, 1546,</i></td></tr>
<tr><th id="15539">15539</th><td>          GIR_Done,</td></tr>
<tr><th id="15540">15540</th><td>        <i>// Label 945: @37372</i></td></tr>
<tr><th id="15541">15541</th><td>        GIM_Reject,</td></tr>
<tr><th id="15542">15542</th><td>      <i>// Label 943: @37373</i></td></tr>
<tr><th id="15543">15543</th><td>      GIM_Reject,</td></tr>
<tr><th id="15544">15544</th><td>      <i>// Label 939: @37374</i></td></tr>
<tr><th id="15545">15545</th><td>      GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*[*/</i><var>1</var>, <var>3</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 948*/</i> <var>37746</var>,</td></tr>
<tr><th id="15546">15546</th><td>      <i>/*GILLT_s32*/</i><i>/*Label 946*/</i> <var>37382</var>,</td></tr>
<tr><th id="15547">15547</th><td>      <i>/*GILLT_s64*/</i><i>/*Label 947*/</i> <var>37662</var>,</td></tr>
<tr><th id="15548">15548</th><td>      <i>// Label 946: @37382</i></td></tr>
<tr><th id="15549">15549</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 949*/</i> <var>37661</var>,</td></tr>
<tr><th id="15550">15550</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15551">15551</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 950*/</i> <var>37427</var>, <i>// Rule ID 1841 //</i></td></tr>
<tr><th id="15552">15552</th><td>          GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="15553">15553</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="15554">15554</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15555">15555</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="15556">15556</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="15557">15557</th><td>          GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="15558">15558</th><td>          <i>// (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETEQ:{ *:[Other] })  =&gt;  (SltiuCCRxImmX16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$lhs, 1:{ *:[i32] })</i></td></tr>
<tr><th id="15559">15559</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SltiuCCRxImmX16,</td></tr>
<tr><th id="15560">15560</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// cc</i></td></tr>
<tr><th id="15561">15561</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="15562">15562</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="15563">15563</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15564">15564</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15565">15565</th><td>          <i>// GIR_Coverage, 1841,</i></td></tr>
<tr><th id="15566">15566</th><td>          GIR_Done,</td></tr>
<tr><th id="15567">15567</th><td>        <i>// Label 950: @37427</i></td></tr>
<tr><th id="15568">15568</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 951*/</i> <var>37501</var>, <i>// Rule ID 1843 //</i></td></tr>
<tr><th id="15569">15569</th><td>          GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="15570">15570</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="15571">15571</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15572">15572</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGT,</td></tr>
<tr><th id="15573">15573</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="15574">15574</th><td>          GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, -<var>32769</var>,</td></tr>
<tr><th id="15575">15575</th><td>          <i>// (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$lhs, -32769:{ *:[i32] }, SETGT:{ *:[Other] })  =&gt;  (XorRxRxRy16:{ *:[i32] } (SltiCCRxImmX16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$lhs, -32768:{ *:[i32] }), (LiRxImmX16:{ *:[i32] } 1:{ *:[i32] }))</i></td></tr>
<tr><th id="15576">15576</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="15577">15577</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="15578">15578</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::LiRxImmX16,</td></tr>
<tr><th id="15579">15579</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="15580">15580</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>2</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="15581">15581</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="15582">15582</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SltiCCRxImmX16,</td></tr>
<tr><th id="15583">15583</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="15584">15584</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="15585">15585</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i>-<var>32768</var>,</td></tr>
<tr><th id="15586">15586</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="15587">15587</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XorRxRxRy16,</td></tr>
<tr><th id="15588">15588</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rz</i></td></tr>
<tr><th id="15589">15589</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="15590">15590</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="15591">15591</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15592">15592</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15593">15593</th><td>          <i>// GIR_Coverage, 1843,</i></td></tr>
<tr><th id="15594">15594</th><td>          GIR_Done,</td></tr>
<tr><th id="15595">15595</th><td>        <i>// Label 951: @37501</i></td></tr>
<tr><th id="15596">15596</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 952*/</i> <var>37540</var>, <i>// Rule ID 2160 //</i></td></tr>
<tr><th id="15597">15597</th><td>          GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="15598">15598</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15599">15599</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15600">15600</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="15601">15601</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15602">15602</th><td>          GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="15603">15603</th><td>          <i>// (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETEQ:{ *:[Other] })  =&gt;  (SLTiu_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 1:{ *:[i32] })</i></td></tr>
<tr><th id="15604">15604</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLTiu_MM,</td></tr>
<tr><th id="15605">15605</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="15606">15606</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="15607">15607</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="15608">15608</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15609">15609</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15610">15610</th><td>          <i>// GIR_Coverage, 2160,</i></td></tr>
<tr><th id="15611">15611</th><td>          GIR_Done,</td></tr>
<tr><th id="15612">15612</th><td>        <i>// Label 952: @37540</i></td></tr>
<tr><th id="15613">15613</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 953*/</i> <var>37580</var>, <i>// Rule ID 2161 //</i></td></tr>
<tr><th id="15614">15614</th><td>          GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="15615">15615</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15616">15616</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15617">15617</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="15618">15618</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15619">15619</th><td>          GIM_CheckConstantInt, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="15620">15620</th><td>          <i>// (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETNE:{ *:[Other] })  =&gt;  (SLTu_MM:{ *:[i32] } ZERO:{ *:[i32] }, GPR32:{ *:[i32] }:$lhs)</i></td></tr>
<tr><th id="15621">15621</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLTu_MM,</td></tr>
<tr><th id="15622">15622</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="15623">15623</th><td>          GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="15624">15624</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="15625">15625</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15626">15626</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15627">15627</th><td>          <i>// GIR_Coverage, 2161,</i></td></tr>
<tr><th id="15628">15628</th><td>          GIR_Done,</td></tr>
<tr><th id="15629">15629</th><td>        <i>// Label 953: @37580</i></td></tr>
<tr><th id="15630">15630</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 954*/</i> <var>37620</var>, <i>// Rule ID 49 //</i></td></tr>
<tr><th id="15631">15631</th><td>          GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="15632">15632</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15633">15633</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15634">15634</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLT,</td></tr>
<tr><th id="15635">15635</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15636">15636</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15637">15637</th><td>          <i>// (setcc:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt, SETLT:{ *:[Other] })  =&gt;  (SLT:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="15638">15638</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLT,</td></tr>
<tr><th id="15639">15639</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="15640">15640</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="15641">15641</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="15642">15642</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15643">15643</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15644">15644</th><td>          <i>// GIR_Coverage, 49,</i></td></tr>
<tr><th id="15645">15645</th><td>          GIR_Done,</td></tr>
<tr><th id="15646">15646</th><td>        <i>// Label 954: @37620</i></td></tr>
<tr><th id="15647">15647</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 955*/</i> <var>37660</var>, <i>// Rule ID 50 //</i></td></tr>
<tr><th id="15648">15648</th><td>          GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="15649">15649</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15650">15650</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15651">15651</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULT,</td></tr>
<tr><th id="15652">15652</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15653">15653</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15654">15654</th><td>          <i>// (setcc:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt, SETULT:{ *:[Other] })  =&gt;  (SLTu:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="15655">15655</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLTu,</td></tr>
<tr><th id="15656">15656</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="15657">15657</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="15658">15658</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="15659">15659</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15660">15660</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15661">15661</th><td>          <i>// GIR_Coverage, 50,</i></td></tr>
<tr><th id="15662">15662</th><td>          GIR_Done,</td></tr>
<tr><th id="15663">15663</th><td>        <i>// Label 955: @37660</i></td></tr>
<tr><th id="15664">15664</th><td>        GIM_Reject,</td></tr>
<tr><th id="15665">15665</th><td>      <i>// Label 949: @37661</i></td></tr>
<tr><th id="15666">15666</th><td>      GIM_Reject,</td></tr>
<tr><th id="15667">15667</th><td>      <i>// Label 947: @37662</i></td></tr>
<tr><th id="15668">15668</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 956*/</i> <var>37745</var>,</td></tr>
<tr><th id="15669">15669</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="15670">15670</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15671">15671</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 957*/</i> <var>37708</var>, <i>// Rule ID 198 //</i></td></tr>
<tr><th id="15672">15672</th><td>          GIM_CheckFeatures, GIFBS_IsGP64bit_NotInMips16Mode,</td></tr>
<tr><th id="15673">15673</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15674">15674</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLT,</td></tr>
<tr><th id="15675">15675</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="15676">15676</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="15677">15677</th><td>          <i>// (setcc:{ *:[i32] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt, SETLT:{ *:[Other] })  =&gt;  (SLT64:{ *:[i32] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)</i></td></tr>
<tr><th id="15678">15678</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLT64,</td></tr>
<tr><th id="15679">15679</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="15680">15680</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="15681">15681</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="15682">15682</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15683">15683</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15684">15684</th><td>          <i>// GIR_Coverage, 198,</i></td></tr>
<tr><th id="15685">15685</th><td>          GIR_Done,</td></tr>
<tr><th id="15686">15686</th><td>        <i>// Label 957: @37708</i></td></tr>
<tr><th id="15687">15687</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 958*/</i> <var>37744</var>, <i>// Rule ID 199 //</i></td></tr>
<tr><th id="15688">15688</th><td>          GIM_CheckFeatures, GIFBS_IsGP64bit_NotInMips16Mode,</td></tr>
<tr><th id="15689">15689</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15690">15690</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULT,</td></tr>
<tr><th id="15691">15691</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="15692">15692</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="15693">15693</th><td>          <i>// (setcc:{ *:[i32] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt, SETULT:{ *:[Other] })  =&gt;  (SLTu64:{ *:[i32] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)</i></td></tr>
<tr><th id="15694">15694</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLTu64,</td></tr>
<tr><th id="15695">15695</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="15696">15696</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="15697">15697</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="15698">15698</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15699">15699</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15700">15700</th><td>          <i>// GIR_Coverage, 199,</i></td></tr>
<tr><th id="15701">15701</th><td>          GIR_Done,</td></tr>
<tr><th id="15702">15702</th><td>        <i>// Label 958: @37744</i></td></tr>
<tr><th id="15703">15703</th><td>        GIM_Reject,</td></tr>
<tr><th id="15704">15704</th><td>      <i>// Label 956: @37745</i></td></tr>
<tr><th id="15705">15705</th><td>      GIM_Reject,</td></tr>
<tr><th id="15706">15706</th><td>      <i>// Label 948: @37746</i></td></tr>
<tr><th id="15707">15707</th><td>      GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*[*/</i><var>1</var>, <var>3</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 961*/</i> <var>38656</var>,</td></tr>
<tr><th id="15708">15708</th><td>      <i>/*GILLT_s32*/</i><i>/*Label 959*/</i> <var>37754</var>,</td></tr>
<tr><th id="15709">15709</th><td>      <i>/*GILLT_s64*/</i><i>/*Label 960*/</i> <var>38241</var>,</td></tr>
<tr><th id="15710">15710</th><td>      <i>// Label 959: @37754</i></td></tr>
<tr><th id="15711">15711</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 962*/</i> <var>38240</var>,</td></tr>
<tr><th id="15712">15712</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="15713">15713</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15714">15714</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 963*/</i> <var>37800</var>, <i>// Rule ID 1063 //</i></td></tr>
<tr><th id="15715">15715</th><td>          GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="15716">15716</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15717">15717</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLT,</td></tr>
<tr><th id="15718">15718</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15719">15719</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15720">15720</th><td>          <i>// (setcc:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt, SETLT:{ *:[Other] })  =&gt;  (SLT_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="15721">15721</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLT_MM,</td></tr>
<tr><th id="15722">15722</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="15723">15723</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="15724">15724</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="15725">15725</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15726">15726</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15727">15727</th><td>          <i>// GIR_Coverage, 1063,</i></td></tr>
<tr><th id="15728">15728</th><td>          GIR_Done,</td></tr>
<tr><th id="15729">15729</th><td>        <i>// Label 963: @37800</i></td></tr>
<tr><th id="15730">15730</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 964*/</i> <var>37836</var>, <i>// Rule ID 1064 //</i></td></tr>
<tr><th id="15731">15731</th><td>          GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="15732">15732</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15733">15733</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULT,</td></tr>
<tr><th id="15734">15734</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15735">15735</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15736">15736</th><td>          <i>// (setcc:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt, SETULT:{ *:[Other] })  =&gt;  (SLTu_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="15737">15737</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLTu_MM,</td></tr>
<tr><th id="15738">15738</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="15739">15739</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rs</i></td></tr>
<tr><th id="15740">15740</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rt</i></td></tr>
<tr><th id="15741">15741</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15742">15742</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15743">15743</th><td>          <i>// GIR_Coverage, 1064,</i></td></tr>
<tr><th id="15744">15744</th><td>          GIR_Done,</td></tr>
<tr><th id="15745">15745</th><td>        <i>// Label 964: @37836</i></td></tr>
<tr><th id="15746">15746</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 965*/</i> <var>37891</var>, <i>// Rule ID 1403 //</i></td></tr>
<tr><th id="15747">15747</th><td>          GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="15748">15748</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15749">15749</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="15750">15750</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15751">15751</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15752">15752</th><td>          <i>// (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETEQ:{ *:[Other] })  =&gt;  (SLTiu:{ *:[i32] } (XOR:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), 1:{ *:[i32] })</i></td></tr>
<tr><th id="15753">15753</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="15754">15754</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR,</td></tr>
<tr><th id="15755">15755</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="15756">15756</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="15757">15757</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="15758">15758</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="15759">15759</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLTiu,</td></tr>
<tr><th id="15760">15760</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="15761">15761</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="15762">15762</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="15763">15763</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15764">15764</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15765">15765</th><td>          <i>// GIR_Coverage, 1403,</i></td></tr>
<tr><th id="15766">15766</th><td>          GIR_Done,</td></tr>
<tr><th id="15767">15767</th><td>        <i>// Label 965: @37891</i></td></tr>
<tr><th id="15768">15768</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 966*/</i> <var>37947</var>, <i>// Rule ID 1404 //</i></td></tr>
<tr><th id="15769">15769</th><td>          GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="15770">15770</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15771">15771</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="15772">15772</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15773">15773</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15774">15774</th><td>          <i>// (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETNE:{ *:[Other] })  =&gt;  (SLTu:{ *:[i32] } ZERO:{ *:[i32] }, (XOR:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs))</i></td></tr>
<tr><th id="15775">15775</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="15776">15776</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR,</td></tr>
<tr><th id="15777">15777</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="15778">15778</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="15779">15779</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="15780">15780</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="15781">15781</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLTu,</td></tr>
<tr><th id="15782">15782</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="15783">15783</th><td>          GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="15784">15784</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="15785">15785</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15786">15786</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15787">15787</th><td>          <i>// GIR_Coverage, 1404,</i></td></tr>
<tr><th id="15788">15788</th><td>          GIR_Done,</td></tr>
<tr><th id="15789">15789</th><td>        <i>// Label 966: @37947</i></td></tr>
<tr><th id="15790">15790</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 967*/</i> <var>38002</var>, <i>// Rule ID 1405 //</i></td></tr>
<tr><th id="15791">15791</th><td>          GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="15792">15792</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15793">15793</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLE,</td></tr>
<tr><th id="15794">15794</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15795">15795</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15796">15796</th><td>          <i>// (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETLE:{ *:[Other] })  =&gt;  (XORi:{ *:[i32] } (SLT:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), 1:{ *:[i32] })</i></td></tr>
<tr><th id="15797">15797</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="15798">15798</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT,</td></tr>
<tr><th id="15799">15799</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="15800">15800</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="15801">15801</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="15802">15802</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="15803">15803</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XORi,</td></tr>
<tr><th id="15804">15804</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="15805">15805</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="15806">15806</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="15807">15807</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15808">15808</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15809">15809</th><td>          <i>// GIR_Coverage, 1405,</i></td></tr>
<tr><th id="15810">15810</th><td>          GIR_Done,</td></tr>
<tr><th id="15811">15811</th><td>        <i>// Label 967: @38002</i></td></tr>
<tr><th id="15812">15812</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 968*/</i> <var>38057</var>, <i>// Rule ID 1406 //</i></td></tr>
<tr><th id="15813">15813</th><td>          GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="15814">15814</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15815">15815</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULE,</td></tr>
<tr><th id="15816">15816</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15817">15817</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15818">15818</th><td>          <i>// (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETULE:{ *:[Other] })  =&gt;  (XORi:{ *:[i32] } (SLTu:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), 1:{ *:[i32] })</i></td></tr>
<tr><th id="15819">15819</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="15820">15820</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu,</td></tr>
<tr><th id="15821">15821</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="15822">15822</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="15823">15823</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="15824">15824</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="15825">15825</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XORi,</td></tr>
<tr><th id="15826">15826</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="15827">15827</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="15828">15828</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="15829">15829</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15830">15830</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15831">15831</th><td>          <i>// GIR_Coverage, 1406,</i></td></tr>
<tr><th id="15832">15832</th><td>          GIR_Done,</td></tr>
<tr><th id="15833">15833</th><td>        <i>// Label 968: @38057</i></td></tr>
<tr><th id="15834">15834</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 969*/</i> <var>38093</var>, <i>// Rule ID 1407 //</i></td></tr>
<tr><th id="15835">15835</th><td>          GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="15836">15836</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15837">15837</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGT,</td></tr>
<tr><th id="15838">15838</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15839">15839</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15840">15840</th><td>          <i>// (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETGT:{ *:[Other] })  =&gt;  (SLT:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs)</i></td></tr>
<tr><th id="15841">15841</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLT,</td></tr>
<tr><th id="15842">15842</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="15843">15843</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="15844">15844</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="15845">15845</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15846">15846</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15847">15847</th><td>          <i>// GIR_Coverage, 1407,</i></td></tr>
<tr><th id="15848">15848</th><td>          GIR_Done,</td></tr>
<tr><th id="15849">15849</th><td>        <i>// Label 969: @38093</i></td></tr>
<tr><th id="15850">15850</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 970*/</i> <var>38129</var>, <i>// Rule ID 1408 //</i></td></tr>
<tr><th id="15851">15851</th><td>          GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="15852">15852</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15853">15853</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGT,</td></tr>
<tr><th id="15854">15854</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15855">15855</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15856">15856</th><td>          <i>// (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETUGT:{ *:[Other] })  =&gt;  (SLTu:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs)</i></td></tr>
<tr><th id="15857">15857</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLTu,</td></tr>
<tr><th id="15858">15858</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="15859">15859</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="15860">15860</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="15861">15861</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15862">15862</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15863">15863</th><td>          <i>// GIR_Coverage, 1408,</i></td></tr>
<tr><th id="15864">15864</th><td>          GIR_Done,</td></tr>
<tr><th id="15865">15865</th><td>        <i>// Label 970: @38129</i></td></tr>
<tr><th id="15866">15866</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 971*/</i> <var>38184</var>, <i>// Rule ID 1409 //</i></td></tr>
<tr><th id="15867">15867</th><td>          GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="15868">15868</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15869">15869</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGE,</td></tr>
<tr><th id="15870">15870</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15871">15871</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15872">15872</th><td>          <i>// (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETGE:{ *:[Other] })  =&gt;  (XORi:{ *:[i32] } (SLT:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), 1:{ *:[i32] })</i></td></tr>
<tr><th id="15873">15873</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="15874">15874</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT,</td></tr>
<tr><th id="15875">15875</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="15876">15876</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="15877">15877</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="15878">15878</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="15879">15879</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XORi,</td></tr>
<tr><th id="15880">15880</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="15881">15881</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="15882">15882</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="15883">15883</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15884">15884</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15885">15885</th><td>          <i>// GIR_Coverage, 1409,</i></td></tr>
<tr><th id="15886">15886</th><td>          GIR_Done,</td></tr>
<tr><th id="15887">15887</th><td>        <i>// Label 971: @38184</i></td></tr>
<tr><th id="15888">15888</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 972*/</i> <var>38239</var>, <i>// Rule ID 1410 //</i></td></tr>
<tr><th id="15889">15889</th><td>          GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="15890">15890</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15891">15891</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGE,</td></tr>
<tr><th id="15892">15892</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15893">15893</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15894">15894</th><td>          <i>// (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETUGE:{ *:[Other] })  =&gt;  (XORi:{ *:[i32] } (SLTu:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), 1:{ *:[i32] })</i></td></tr>
<tr><th id="15895">15895</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="15896">15896</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu,</td></tr>
<tr><th id="15897">15897</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="15898">15898</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="15899">15899</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="15900">15900</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="15901">15901</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XORi,</td></tr>
<tr><th id="15902">15902</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="15903">15903</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="15904">15904</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="15905">15905</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15906">15906</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15907">15907</th><td>          <i>// GIR_Coverage, 1410,</i></td></tr>
<tr><th id="15908">15908</th><td>          GIR_Done,</td></tr>
<tr><th id="15909">15909</th><td>        <i>// Label 972: @38239</i></td></tr>
<tr><th id="15910">15910</th><td>        GIM_Reject,</td></tr>
<tr><th id="15911">15911</th><td>      <i>// Label 962: @38240</i></td></tr>
<tr><th id="15912">15912</th><td>      GIM_Reject,</td></tr>
<tr><th id="15913">15913</th><td>      <i>// Label 960: @38241</i></td></tr>
<tr><th id="15914">15914</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 973*/</i> <var>38655</var>,</td></tr>
<tr><th id="15915">15915</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="15916">15916</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="15917">15917</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 974*/</i> <var>38306</var>, <i>// Rule ID 1547 //</i></td></tr>
<tr><th id="15918">15918</th><td>          GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_IsGP64bit_NotInMicroMips,</td></tr>
<tr><th id="15919">15919</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15920">15920</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="15921">15921</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="15922">15922</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="15923">15923</th><td>          <i>// (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETEQ:{ *:[Other] })  =&gt;  (SLTiu64:{ *:[i32] } (XOR64:{ *:[i64] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs), 1:{ *:[i64] })</i></td></tr>
<tr><th id="15924">15924</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="15925">15925</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR64,</td></tr>
<tr><th id="15926">15926</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="15927">15927</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="15928">15928</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="15929">15929</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="15930">15930</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLTiu64,</td></tr>
<tr><th id="15931">15931</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="15932">15932</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="15933">15933</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="15934">15934</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15935">15935</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15936">15936</th><td>          <i>// GIR_Coverage, 1547,</i></td></tr>
<tr><th id="15937">15937</th><td>          GIR_Done,</td></tr>
<tr><th id="15938">15938</th><td>        <i>// Label 974: @38306</i></td></tr>
<tr><th id="15939">15939</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 975*/</i> <var>38362</var>, <i>// Rule ID 1548 //</i></td></tr>
<tr><th id="15940">15940</th><td>          GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_IsGP64bit_NotInMicroMips,</td></tr>
<tr><th id="15941">15941</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15942">15942</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="15943">15943</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="15944">15944</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="15945">15945</th><td>          <i>// (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETNE:{ *:[Other] })  =&gt;  (SLTu64:{ *:[i32] } ZERO_64:{ *:[i64] }, (XOR64:{ *:[i64] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs))</i></td></tr>
<tr><th id="15946">15946</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="15947">15947</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR64,</td></tr>
<tr><th id="15948">15948</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="15949">15949</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="15950">15950</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="15951">15951</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="15952">15952</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLTu64,</td></tr>
<tr><th id="15953">15953</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="15954">15954</th><td>          GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO_64, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="15955">15955</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="15956">15956</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15957">15957</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15958">15958</th><td>          <i>// GIR_Coverage, 1548,</i></td></tr>
<tr><th id="15959">15959</th><td>          GIR_Done,</td></tr>
<tr><th id="15960">15960</th><td>        <i>// Label 975: @38362</i></td></tr>
<tr><th id="15961">15961</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 976*/</i> <var>38417</var>, <i>// Rule ID 1549 //</i></td></tr>
<tr><th id="15962">15962</th><td>          GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_IsGP64bit_NotInMicroMips,</td></tr>
<tr><th id="15963">15963</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15964">15964</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLE,</td></tr>
<tr><th id="15965">15965</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="15966">15966</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="15967">15967</th><td>          <i>// (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETLE:{ *:[Other] })  =&gt;  (XORi:{ *:[i32] } (SLT64:{ *:[i32] } GPR64:{ *:[i64] }:$rhs, GPR64:{ *:[i64] }:$lhs), 1:{ *:[i32] })</i></td></tr>
<tr><th id="15968">15968</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="15969">15969</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT64,</td></tr>
<tr><th id="15970">15970</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="15971">15971</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="15972">15972</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="15973">15973</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="15974">15974</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XORi,</td></tr>
<tr><th id="15975">15975</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="15976">15976</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="15977">15977</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="15978">15978</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15979">15979</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="15980">15980</th><td>          <i>// GIR_Coverage, 1549,</i></td></tr>
<tr><th id="15981">15981</th><td>          GIR_Done,</td></tr>
<tr><th id="15982">15982</th><td>        <i>// Label 976: @38417</i></td></tr>
<tr><th id="15983">15983</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 977*/</i> <var>38472</var>, <i>// Rule ID 1550 //</i></td></tr>
<tr><th id="15984">15984</th><td>          GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_IsGP64bit_NotInMicroMips,</td></tr>
<tr><th id="15985">15985</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="15986">15986</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULE,</td></tr>
<tr><th id="15987">15987</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="15988">15988</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="15989">15989</th><td>          <i>// (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETULE:{ *:[Other] })  =&gt;  (XORi:{ *:[i32] } (SLTu64:{ *:[i32] } GPR64:{ *:[i64] }:$rhs, GPR64:{ *:[i64] }:$lhs), 1:{ *:[i32] })</i></td></tr>
<tr><th id="15990">15990</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="15991">15991</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu64,</td></tr>
<tr><th id="15992">15992</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="15993">15993</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="15994">15994</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="15995">15995</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="15996">15996</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XORi,</td></tr>
<tr><th id="15997">15997</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="15998">15998</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="15999">15999</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="16000">16000</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16001">16001</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16002">16002</th><td>          <i>// GIR_Coverage, 1550,</i></td></tr>
<tr><th id="16003">16003</th><td>          GIR_Done,</td></tr>
<tr><th id="16004">16004</th><td>        <i>// Label 977: @38472</i></td></tr>
<tr><th id="16005">16005</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 978*/</i> <var>38508</var>, <i>// Rule ID 1551 //</i></td></tr>
<tr><th id="16006">16006</th><td>          GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_IsGP64bit_NotInMicroMips,</td></tr>
<tr><th id="16007">16007</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16008">16008</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGT,</td></tr>
<tr><th id="16009">16009</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="16010">16010</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="16011">16011</th><td>          <i>// (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETGT:{ *:[Other] })  =&gt;  (SLT64:{ *:[i32] } GPR64:{ *:[i64] }:$rhs, GPR64:{ *:[i64] }:$lhs)</i></td></tr>
<tr><th id="16012">16012</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLT64,</td></tr>
<tr><th id="16013">16013</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="16014">16014</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="16015">16015</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16016">16016</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16017">16017</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16018">16018</th><td>          <i>// GIR_Coverage, 1551,</i></td></tr>
<tr><th id="16019">16019</th><td>          GIR_Done,</td></tr>
<tr><th id="16020">16020</th><td>        <i>// Label 978: @38508</i></td></tr>
<tr><th id="16021">16021</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 979*/</i> <var>38544</var>, <i>// Rule ID 1552 //</i></td></tr>
<tr><th id="16022">16022</th><td>          GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_IsGP64bit_NotInMicroMips,</td></tr>
<tr><th id="16023">16023</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16024">16024</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGT,</td></tr>
<tr><th id="16025">16025</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="16026">16026</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="16027">16027</th><td>          <i>// (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETUGT:{ *:[Other] })  =&gt;  (SLTu64:{ *:[i32] } GPR64:{ *:[i64] }:$rhs, GPR64:{ *:[i64] }:$lhs)</i></td></tr>
<tr><th id="16028">16028</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLTu64,</td></tr>
<tr><th id="16029">16029</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="16030">16030</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="16031">16031</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16032">16032</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16033">16033</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16034">16034</th><td>          <i>// GIR_Coverage, 1552,</i></td></tr>
<tr><th id="16035">16035</th><td>          GIR_Done,</td></tr>
<tr><th id="16036">16036</th><td>        <i>// Label 979: @38544</i></td></tr>
<tr><th id="16037">16037</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 980*/</i> <var>38599</var>, <i>// Rule ID 1553 //</i></td></tr>
<tr><th id="16038">16038</th><td>          GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_IsGP64bit_NotInMicroMips,</td></tr>
<tr><th id="16039">16039</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16040">16040</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGE,</td></tr>
<tr><th id="16041">16041</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="16042">16042</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="16043">16043</th><td>          <i>// (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETGE:{ *:[Other] })  =&gt;  (XORi:{ *:[i32] } (SLT64:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs), 1:{ *:[i32] })</i></td></tr>
<tr><th id="16044">16044</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="16045">16045</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT64,</td></tr>
<tr><th id="16046">16046</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="16047">16047</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16048">16048</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="16049">16049</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="16050">16050</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XORi,</td></tr>
<tr><th id="16051">16051</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="16052">16052</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="16053">16053</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="16054">16054</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16055">16055</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16056">16056</th><td>          <i>// GIR_Coverage, 1553,</i></td></tr>
<tr><th id="16057">16057</th><td>          GIR_Done,</td></tr>
<tr><th id="16058">16058</th><td>        <i>// Label 980: @38599</i></td></tr>
<tr><th id="16059">16059</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 981*/</i> <var>38654</var>, <i>// Rule ID 1554 //</i></td></tr>
<tr><th id="16060">16060</th><td>          GIM_CheckFeatures, GIFBS_HasMips3_HasStdEnc_IsGP64bit_NotInMicroMips,</td></tr>
<tr><th id="16061">16061</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16062">16062</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGE,</td></tr>
<tr><th id="16063">16063</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="16064">16064</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="16065">16065</th><td>          <i>// (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETUGE:{ *:[Other] })  =&gt;  (XORi:{ *:[i32] } (SLTu64:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs), 1:{ *:[i32] })</i></td></tr>
<tr><th id="16066">16066</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="16067">16067</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu64,</td></tr>
<tr><th id="16068">16068</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="16069">16069</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16070">16070</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="16071">16071</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="16072">16072</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XORi,</td></tr>
<tr><th id="16073">16073</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="16074">16074</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="16075">16075</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="16076">16076</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16077">16077</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16078">16078</th><td>          <i>// GIR_Coverage, 1554,</i></td></tr>
<tr><th id="16079">16079</th><td>          GIR_Done,</td></tr>
<tr><th id="16080">16080</th><td>        <i>// Label 981: @38654</i></td></tr>
<tr><th id="16081">16081</th><td>        GIM_Reject,</td></tr>
<tr><th id="16082">16082</th><td>      <i>// Label 973: @38655</i></td></tr>
<tr><th id="16083">16083</th><td>      GIM_Reject,</td></tr>
<tr><th id="16084">16084</th><td>      <i>// Label 961: @38656</i></td></tr>
<tr><th id="16085">16085</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 982*/</i> <var>39696</var>,</td></tr>
<tr><th id="16086">16086</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="16087">16087</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="16088">16088</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 983*/</i> <var>38725</var>, <i>// Rule ID 1840 //</i></td></tr>
<tr><th id="16089">16089</th><td>          GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="16090">16090</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16091">16091</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16092">16092</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="16093">16093</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16094">16094</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16095">16095</th><td>          <i>// (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$lhs, CPU16Regs:{ *:[i32] }:$rhs, SETEQ:{ *:[Other] })  =&gt;  (SltiuCCRxImmX16:{ *:[i32] } (XorRxRxRy16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$lhs, CPU16Regs:{ *:[i32] }:$rhs), 1:{ *:[i32] })</i></td></tr>
<tr><th id="16096">16096</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="16097">16097</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XorRxRxRy16,</td></tr>
<tr><th id="16098">16098</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="16099">16099</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16100">16100</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="16101">16101</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="16102">16102</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SltiuCCRxImmX16,</td></tr>
<tr><th id="16103">16103</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// cc</i></td></tr>
<tr><th id="16104">16104</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="16105">16105</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="16106">16106</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16107">16107</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16108">16108</th><td>          <i>// GIR_Coverage, 1840,</i></td></tr>
<tr><th id="16109">16109</th><td>          GIR_Done,</td></tr>
<tr><th id="16110">16110</th><td>        <i>// Label 983: @38725</i></td></tr>
<tr><th id="16111">16111</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 984*/</i> <var>38800</var>, <i>// Rule ID 1842 //</i></td></tr>
<tr><th id="16112">16112</th><td>          GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="16113">16113</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16114">16114</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16115">16115</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGE,</td></tr>
<tr><th id="16116">16116</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16117">16117</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16118">16118</th><td>          <i>// (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$lhs, CPU16Regs:{ *:[i32] }:$rhs, SETGE:{ *:[Other] })  =&gt;  (XorRxRxRy16:{ *:[i32] } (SltCCRxRy16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$lhs, CPU16Regs:{ *:[i32] }:$rhs), (LiRxImmX16:{ *:[i32] } 1:{ *:[i32] }))</i></td></tr>
<tr><th id="16119">16119</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="16120">16120</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="16121">16121</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::LiRxImmX16,</td></tr>
<tr><th id="16122">16122</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="16123">16123</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>2</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="16124">16124</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="16125">16125</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SltCCRxRy16,</td></tr>
<tr><th id="16126">16126</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="16127">16127</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16128">16128</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="16129">16129</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="16130">16130</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XorRxRxRy16,</td></tr>
<tr><th id="16131">16131</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rz</i></td></tr>
<tr><th id="16132">16132</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="16133">16133</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="16134">16134</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16135">16135</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16136">16136</th><td>          <i>// GIR_Coverage, 1842,</i></td></tr>
<tr><th id="16137">16137</th><td>          GIR_Done,</td></tr>
<tr><th id="16138">16138</th><td>        <i>// Label 984: @38800</i></td></tr>
<tr><th id="16139">16139</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 985*/</i> <var>38840</var>, <i>// Rule ID 1844 //</i></td></tr>
<tr><th id="16140">16140</th><td>          GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="16141">16141</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16142">16142</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16143">16143</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGT,</td></tr>
<tr><th id="16144">16144</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16145">16145</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16146">16146</th><td>          <i>// (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$lhs, CPU16Regs:{ *:[i32] }:$rhs, SETGT:{ *:[Other] })  =&gt;  (SltCCRxRy16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$rhs, CPU16Regs:{ *:[i32] }:$lhs)</i></td></tr>
<tr><th id="16147">16147</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SltCCRxRy16,</td></tr>
<tr><th id="16148">16148</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// cc</i></td></tr>
<tr><th id="16149">16149</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="16150">16150</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16151">16151</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16152">16152</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16153">16153</th><td>          <i>// GIR_Coverage, 1844,</i></td></tr>
<tr><th id="16154">16154</th><td>          GIR_Done,</td></tr>
<tr><th id="16155">16155</th><td>        <i>// Label 985: @38840</i></td></tr>
<tr><th id="16156">16156</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 986*/</i> <var>38915</var>, <i>// Rule ID 1845 //</i></td></tr>
<tr><th id="16157">16157</th><td>          GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="16158">16158</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16159">16159</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16160">16160</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLE,</td></tr>
<tr><th id="16161">16161</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16162">16162</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16163">16163</th><td>          <i>// (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$lhs, CPU16Regs:{ *:[i32] }:$rhs, SETLE:{ *:[Other] })  =&gt;  (XorRxRxRy16:{ *:[i32] } (SltCCRxRy16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$rhs, CPU16Regs:{ *:[i32] }:$lhs), (LiRxImm16:{ *:[i32] } 1:{ *:[i32] }))</i></td></tr>
<tr><th id="16164">16164</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="16165">16165</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="16166">16166</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::LiRxImm16,</td></tr>
<tr><th id="16167">16167</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="16168">16168</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>2</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="16169">16169</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="16170">16170</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SltCCRxRy16,</td></tr>
<tr><th id="16171">16171</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="16172">16172</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="16173">16173</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16174">16174</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="16175">16175</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XorRxRxRy16,</td></tr>
<tr><th id="16176">16176</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rz</i></td></tr>
<tr><th id="16177">16177</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="16178">16178</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="16179">16179</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16180">16180</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16181">16181</th><td>          <i>// GIR_Coverage, 1845,</i></td></tr>
<tr><th id="16182">16182</th><td>          GIR_Done,</td></tr>
<tr><th id="16183">16183</th><td>        <i>// Label 986: @38915</i></td></tr>
<tr><th id="16184">16184</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 987*/</i> <var>38955</var>, <i>// Rule ID 1846 //</i></td></tr>
<tr><th id="16185">16185</th><td>          GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="16186">16186</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16187">16187</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16188">16188</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLT,</td></tr>
<tr><th id="16189">16189</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16190">16190</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16191">16191</th><td>          <i>// (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$rx, CPU16Regs:{ *:[i32] }:$ry, SETLT:{ *:[Other] })  =&gt;  (SltCCRxRy16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$rx, CPU16Regs:{ *:[i32] }:$ry)</i></td></tr>
<tr><th id="16192">16192</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SltCCRxRy16,</td></tr>
<tr><th id="16193">16193</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// cc</i></td></tr>
<tr><th id="16194">16194</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rx</i></td></tr>
<tr><th id="16195">16195</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ry</i></td></tr>
<tr><th id="16196">16196</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16197">16197</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16198">16198</th><td>          <i>// GIR_Coverage, 1846,</i></td></tr>
<tr><th id="16199">16199</th><td>          GIR_Done,</td></tr>
<tr><th id="16200">16200</th><td>        <i>// Label 987: @38955</i></td></tr>
<tr><th id="16201">16201</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 988*/</i> <var>39030</var>, <i>// Rule ID 1848 //</i></td></tr>
<tr><th id="16202">16202</th><td>          GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="16203">16203</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16204">16204</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16205">16205</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="16206">16206</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16207">16207</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16208">16208</th><td>          <i>// (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$lhs, CPU16Regs:{ *:[i32] }:$rhs, SETNE:{ *:[Other] })  =&gt;  (SltuCCRxRy16:{ *:[i32] } (LiRxImmX16:{ *:[i32] } 0:{ *:[i32] }), (XorRxRxRy16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$lhs, CPU16Regs:{ *:[i32] }:$rhs))</i></td></tr>
<tr><th id="16209">16209</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="16210">16210</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="16211">16211</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::XorRxRxRy16,</td></tr>
<tr><th id="16212">16212</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="16213">16213</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16214">16214</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="16215">16215</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="16216">16216</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::LiRxImmX16,</td></tr>
<tr><th id="16217">16217</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="16218">16218</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>1</var>, <i>/*Imm*/</i><var>0</var>,</td></tr>
<tr><th id="16219">16219</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="16220">16220</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SltuCCRxRy16,</td></tr>
<tr><th id="16221">16221</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// cc</i></td></tr>
<tr><th id="16222">16222</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="16223">16223</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="16224">16224</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16225">16225</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16226">16226</th><td>          <i>// GIR_Coverage, 1848,</i></td></tr>
<tr><th id="16227">16227</th><td>          GIR_Done,</td></tr>
<tr><th id="16228">16228</th><td>        <i>// Label 988: @39030</i></td></tr>
<tr><th id="16229">16229</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 989*/</i> <var>39105</var>, <i>// Rule ID 1849 //</i></td></tr>
<tr><th id="16230">16230</th><td>          GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="16231">16231</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16232">16232</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16233">16233</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGE,</td></tr>
<tr><th id="16234">16234</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16235">16235</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16236">16236</th><td>          <i>// (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$lhs, CPU16Regs:{ *:[i32] }:$rhs, SETUGE:{ *:[Other] })  =&gt;  (XorRxRxRy16:{ *:[i32] } (SltuCCRxRy16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$lhs, CPU16Regs:{ *:[i32] }:$rhs), (LiRxImmX16:{ *:[i32] } 1:{ *:[i32] }))</i></td></tr>
<tr><th id="16237">16237</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="16238">16238</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="16239">16239</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::LiRxImmX16,</td></tr>
<tr><th id="16240">16240</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="16241">16241</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>2</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="16242">16242</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="16243">16243</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SltuCCRxRy16,</td></tr>
<tr><th id="16244">16244</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="16245">16245</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16246">16246</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="16247">16247</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="16248">16248</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XorRxRxRy16,</td></tr>
<tr><th id="16249">16249</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rz</i></td></tr>
<tr><th id="16250">16250</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="16251">16251</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="16252">16252</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16253">16253</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16254">16254</th><td>          <i>// GIR_Coverage, 1849,</i></td></tr>
<tr><th id="16255">16255</th><td>          GIR_Done,</td></tr>
<tr><th id="16256">16256</th><td>        <i>// Label 989: @39105</i></td></tr>
<tr><th id="16257">16257</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 990*/</i> <var>39145</var>, <i>// Rule ID 1850 //</i></td></tr>
<tr><th id="16258">16258</th><td>          GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="16259">16259</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16260">16260</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16261">16261</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGT,</td></tr>
<tr><th id="16262">16262</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16263">16263</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16264">16264</th><td>          <i>// (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$lhs, CPU16Regs:{ *:[i32] }:$rhs, SETUGT:{ *:[Other] })  =&gt;  (SltuCCRxRy16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$rhs, CPU16Regs:{ *:[i32] }:$lhs)</i></td></tr>
<tr><th id="16265">16265</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SltuCCRxRy16,</td></tr>
<tr><th id="16266">16266</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// cc</i></td></tr>
<tr><th id="16267">16267</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="16268">16268</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16269">16269</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16270">16270</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16271">16271</th><td>          <i>// GIR_Coverage, 1850,</i></td></tr>
<tr><th id="16272">16272</th><td>          GIR_Done,</td></tr>
<tr><th id="16273">16273</th><td>        <i>// Label 990: @39145</i></td></tr>
<tr><th id="16274">16274</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 991*/</i> <var>39220</var>, <i>// Rule ID 1851 //</i></td></tr>
<tr><th id="16275">16275</th><td>          GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="16276">16276</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16277">16277</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16278">16278</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULE,</td></tr>
<tr><th id="16279">16279</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16280">16280</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16281">16281</th><td>          <i>// (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$lhs, CPU16Regs:{ *:[i32] }:$rhs, SETULE:{ *:[Other] })  =&gt;  (XorRxRxRy16:{ *:[i32] } (SltuCCRxRy16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$rhs, CPU16Regs:{ *:[i32] }:$lhs), (LiRxImmX16:{ *:[i32] } 1:{ *:[i32] }))</i></td></tr>
<tr><th id="16282">16282</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="16283">16283</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="16284">16284</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::LiRxImmX16,</td></tr>
<tr><th id="16285">16285</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="16286">16286</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>2</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="16287">16287</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="16288">16288</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SltuCCRxRy16,</td></tr>
<tr><th id="16289">16289</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="16290">16290</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="16291">16291</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16292">16292</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="16293">16293</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XorRxRxRy16,</td></tr>
<tr><th id="16294">16294</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rz</i></td></tr>
<tr><th id="16295">16295</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="16296">16296</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="16297">16297</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16298">16298</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16299">16299</th><td>          <i>// GIR_Coverage, 1851,</i></td></tr>
<tr><th id="16300">16300</th><td>          GIR_Done,</td></tr>
<tr><th id="16301">16301</th><td>        <i>// Label 991: @39220</i></td></tr>
<tr><th id="16302">16302</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 992*/</i> <var>39260</var>, <i>// Rule ID 1852 //</i></td></tr>
<tr><th id="16303">16303</th><td>          GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="16304">16304</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16305">16305</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16306">16306</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULT,</td></tr>
<tr><th id="16307">16307</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16308">16308</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="16309">16309</th><td>          <i>// (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$rx, CPU16Regs:{ *:[i32] }:$ry, SETULT:{ *:[Other] })  =&gt;  (SltuCCRxRy16:{ *:[i32] } CPU16Regs:{ *:[i32] }:$rx, CPU16Regs:{ *:[i32] }:$ry)</i></td></tr>
<tr><th id="16310">16310</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SltuCCRxRy16,</td></tr>
<tr><th id="16311">16311</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// cc</i></td></tr>
<tr><th id="16312">16312</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// rx</i></td></tr>
<tr><th id="16313">16313</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ry</i></td></tr>
<tr><th id="16314">16314</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16315">16315</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16316">16316</th><td>          <i>// GIR_Coverage, 1852,</i></td></tr>
<tr><th id="16317">16317</th><td>          GIR_Done,</td></tr>
<tr><th id="16318">16318</th><td>        <i>// Label 992: @39260</i></td></tr>
<tr><th id="16319">16319</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 993*/</i> <var>39319</var>, <i>// Rule ID 2162 //</i></td></tr>
<tr><th id="16320">16320</th><td>          GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="16321">16321</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16322">16322</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16323">16323</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="16324">16324</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16325">16325</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16326">16326</th><td>          <i>// (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETEQ:{ *:[Other] })  =&gt;  (SLTiu_MM:{ *:[i32] } (XOR_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), 1:{ *:[i32] })</i></td></tr>
<tr><th id="16327">16327</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="16328">16328</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR_MM,</td></tr>
<tr><th id="16329">16329</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="16330">16330</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16331">16331</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="16332">16332</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="16333">16333</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLTiu_MM,</td></tr>
<tr><th id="16334">16334</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="16335">16335</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="16336">16336</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="16337">16337</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16338">16338</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16339">16339</th><td>          <i>// GIR_Coverage, 2162,</i></td></tr>
<tr><th id="16340">16340</th><td>          GIR_Done,</td></tr>
<tr><th id="16341">16341</th><td>        <i>// Label 993: @39319</i></td></tr>
<tr><th id="16342">16342</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 994*/</i> <var>39379</var>, <i>// Rule ID 2163 //</i></td></tr>
<tr><th id="16343">16343</th><td>          GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="16344">16344</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16345">16345</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16346">16346</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="16347">16347</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16348">16348</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16349">16349</th><td>          <i>// (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETNE:{ *:[Other] })  =&gt;  (SLTu_MM:{ *:[i32] } ZERO:{ *:[i32] }, (XOR_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs))</i></td></tr>
<tr><th id="16350">16350</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="16351">16351</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR_MM,</td></tr>
<tr><th id="16352">16352</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="16353">16353</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16354">16354</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="16355">16355</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="16356">16356</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLTu_MM,</td></tr>
<tr><th id="16357">16357</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="16358">16358</th><td>          GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="16359">16359</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="16360">16360</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16361">16361</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16362">16362</th><td>          <i>// GIR_Coverage, 2163,</i></td></tr>
<tr><th id="16363">16363</th><td>          GIR_Done,</td></tr>
<tr><th id="16364">16364</th><td>        <i>// Label 994: @39379</i></td></tr>
<tr><th id="16365">16365</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 995*/</i> <var>39438</var>, <i>// Rule ID 2164 //</i></td></tr>
<tr><th id="16366">16366</th><td>          GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="16367">16367</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16368">16368</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16369">16369</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLE,</td></tr>
<tr><th id="16370">16370</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16371">16371</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16372">16372</th><td>          <i>// (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETLE:{ *:[Other] })  =&gt;  (XORi_MM:{ *:[i32] } (SLT_MM:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), 1:{ *:[i32] })</i></td></tr>
<tr><th id="16373">16373</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="16374">16374</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT_MM,</td></tr>
<tr><th id="16375">16375</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="16376">16376</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="16377">16377</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16378">16378</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="16379">16379</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XORi_MM,</td></tr>
<tr><th id="16380">16380</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="16381">16381</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="16382">16382</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="16383">16383</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16384">16384</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16385">16385</th><td>          <i>// GIR_Coverage, 2164,</i></td></tr>
<tr><th id="16386">16386</th><td>          GIR_Done,</td></tr>
<tr><th id="16387">16387</th><td>        <i>// Label 995: @39438</i></td></tr>
<tr><th id="16388">16388</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 996*/</i> <var>39497</var>, <i>// Rule ID 2165 //</i></td></tr>
<tr><th id="16389">16389</th><td>          GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="16390">16390</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16391">16391</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16392">16392</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULE,</td></tr>
<tr><th id="16393">16393</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16394">16394</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16395">16395</th><td>          <i>// (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETULE:{ *:[Other] })  =&gt;  (XORi_MM:{ *:[i32] } (SLTu_MM:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), 1:{ *:[i32] })</i></td></tr>
<tr><th id="16396">16396</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="16397">16397</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu_MM,</td></tr>
<tr><th id="16398">16398</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="16399">16399</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="16400">16400</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16401">16401</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="16402">16402</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XORi_MM,</td></tr>
<tr><th id="16403">16403</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="16404">16404</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="16405">16405</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="16406">16406</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16407">16407</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16408">16408</th><td>          <i>// GIR_Coverage, 2165,</i></td></tr>
<tr><th id="16409">16409</th><td>          GIR_Done,</td></tr>
<tr><th id="16410">16410</th><td>        <i>// Label 996: @39497</i></td></tr>
<tr><th id="16411">16411</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 997*/</i> <var>39537</var>, <i>// Rule ID 2166 //</i></td></tr>
<tr><th id="16412">16412</th><td>          GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="16413">16413</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16414">16414</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16415">16415</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGT,</td></tr>
<tr><th id="16416">16416</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16417">16417</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16418">16418</th><td>          <i>// (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETGT:{ *:[Other] })  =&gt;  (SLT_MM:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs)</i></td></tr>
<tr><th id="16419">16419</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLT_MM,</td></tr>
<tr><th id="16420">16420</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="16421">16421</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="16422">16422</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16423">16423</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16424">16424</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16425">16425</th><td>          <i>// GIR_Coverage, 2166,</i></td></tr>
<tr><th id="16426">16426</th><td>          GIR_Done,</td></tr>
<tr><th id="16427">16427</th><td>        <i>// Label 997: @39537</i></td></tr>
<tr><th id="16428">16428</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 998*/</i> <var>39577</var>, <i>// Rule ID 2167 //</i></td></tr>
<tr><th id="16429">16429</th><td>          GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="16430">16430</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16431">16431</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16432">16432</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGT,</td></tr>
<tr><th id="16433">16433</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16434">16434</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16435">16435</th><td>          <i>// (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETUGT:{ *:[Other] })  =&gt;  (SLTu_MM:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs)</i></td></tr>
<tr><th id="16436">16436</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SLTu_MM,</td></tr>
<tr><th id="16437">16437</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="16438">16438</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="16439">16439</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16440">16440</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16441">16441</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16442">16442</th><td>          <i>// GIR_Coverage, 2167,</i></td></tr>
<tr><th id="16443">16443</th><td>          GIR_Done,</td></tr>
<tr><th id="16444">16444</th><td>        <i>// Label 998: @39577</i></td></tr>
<tr><th id="16445">16445</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 999*/</i> <var>39636</var>, <i>// Rule ID 2168 //</i></td></tr>
<tr><th id="16446">16446</th><td>          GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="16447">16447</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16448">16448</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16449">16449</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGE,</td></tr>
<tr><th id="16450">16450</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16451">16451</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16452">16452</th><td>          <i>// (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETGE:{ *:[Other] })  =&gt;  (XORi_MM:{ *:[i32] } (SLT_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), 1:{ *:[i32] })</i></td></tr>
<tr><th id="16453">16453</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="16454">16454</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT_MM,</td></tr>
<tr><th id="16455">16455</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="16456">16456</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16457">16457</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="16458">16458</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="16459">16459</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XORi_MM,</td></tr>
<tr><th id="16460">16460</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="16461">16461</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="16462">16462</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="16463">16463</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16464">16464</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16465">16465</th><td>          <i>// GIR_Coverage, 2168,</i></td></tr>
<tr><th id="16466">16466</th><td>          GIR_Done,</td></tr>
<tr><th id="16467">16467</th><td>        <i>// Label 999: @39636</i></td></tr>
<tr><th id="16468">16468</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1000*/</i> <var>39695</var>, <i>// Rule ID 2169 //</i></td></tr>
<tr><th id="16469">16469</th><td>          GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="16470">16470</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16471">16471</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16472">16472</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGE,</td></tr>
<tr><th id="16473">16473</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16474">16474</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16475">16475</th><td>          <i>// (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETUGE:{ *:[Other] })  =&gt;  (XORi_MM:{ *:[i32] } (SLTu_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), 1:{ *:[i32] })</i></td></tr>
<tr><th id="16476">16476</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="16477">16477</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu_MM,</td></tr>
<tr><th id="16478">16478</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="16479">16479</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16480">16480</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="16481">16481</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="16482">16482</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::XORi_MM,</td></tr>
<tr><th id="16483">16483</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rt</i></td></tr>
<tr><th id="16484">16484</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="16485">16485</th><td>          GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>1</var>,</td></tr>
<tr><th id="16486">16486</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16487">16487</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16488">16488</th><td>          <i>// GIR_Coverage, 2169,</i></td></tr>
<tr><th id="16489">16489</th><td>          GIR_Done,</td></tr>
<tr><th id="16490">16490</th><td>        <i>// Label 1000: @39695</i></td></tr>
<tr><th id="16491">16491</th><td>        GIM_Reject,</td></tr>
<tr><th id="16492">16492</th><td>      <i>// Label 982: @39696</i></td></tr>
<tr><th id="16493">16493</th><td>      GIM_Reject,</td></tr>
<tr><th id="16494">16494</th><td>    <i>// Label 936: @39697</i></td></tr>
<tr><th id="16495">16495</th><td>    GIM_Reject,</td></tr>
<tr><th id="16496">16496</th><td>    <i>// Label 27: @39698</i></td></tr>
<tr><th id="16497">16497</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1001*/</i> <var>41417</var>,</td></tr>
<tr><th id="16498">16498</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="16499">16499</th><td>      GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*[*/</i><var>1</var>, <var>3</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1004*/</i> <var>40240</var>,</td></tr>
<tr><th id="16500">16500</th><td>      <i>/*GILLT_s32*/</i><i>/*Label 1002*/</i> <var>39712</var>,</td></tr>
<tr><th id="16501">16501</th><td>      <i>/*GILLT_s64*/</i><i>/*Label 1003*/</i> <var>39976</var>,</td></tr>
<tr><th id="16502">16502</th><td>      <i>// Label 1002: @39712</i></td></tr>
<tr><th id="16503">16503</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1005*/</i> <var>39975</var>,</td></tr>
<tr><th id="16504">16504</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="16505">16505</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGRCCRegClassID,</td></tr>
<tr><th id="16506">16506</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1006*/</i> <var>39758</var>, <i>// Rule ID 300 //</i></td></tr>
<tr><th id="16507">16507</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="16508">16508</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16509">16509</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_UNO,</td></tr>
<tr><th id="16510">16510</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16511">16511</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16512">16512</th><td>          <i>// (setcc:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft, SETUO:{ *:[Other] })  =&gt;  (CMP_UN_S:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="16513">16513</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_UN_S,</td></tr>
<tr><th id="16514">16514</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16515">16515</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16516">16516</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16517">16517</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16518">16518</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16519">16519</th><td>          <i>// GIR_Coverage, 300,</i></td></tr>
<tr><th id="16520">16520</th><td>          GIR_Done,</td></tr>
<tr><th id="16521">16521</th><td>        <i>// Label 1006: @39758</i></td></tr>
<tr><th id="16522">16522</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1007*/</i> <var>39794</var>, <i>// Rule ID 301 //</i></td></tr>
<tr><th id="16523">16523</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="16524">16524</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16525">16525</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_OEQ,</td></tr>
<tr><th id="16526">16526</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16527">16527</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16528">16528</th><td>          <i>// (setcc:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft, SETOEQ:{ *:[Other] })  =&gt;  (CMP_EQ_S:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="16529">16529</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_EQ_S,</td></tr>
<tr><th id="16530">16530</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16531">16531</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16532">16532</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16533">16533</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16534">16534</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16535">16535</th><td>          <i>// GIR_Coverage, 301,</i></td></tr>
<tr><th id="16536">16536</th><td>          GIR_Done,</td></tr>
<tr><th id="16537">16537</th><td>        <i>// Label 1007: @39794</i></td></tr>
<tr><th id="16538">16538</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1008*/</i> <var>39830</var>, <i>// Rule ID 302 //</i></td></tr>
<tr><th id="16539">16539</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="16540">16540</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16541">16541</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_UEQ,</td></tr>
<tr><th id="16542">16542</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16543">16543</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16544">16544</th><td>          <i>// (setcc:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft, SETUEQ:{ *:[Other] })  =&gt;  (CMP_UEQ_S:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="16545">16545</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_UEQ_S,</td></tr>
<tr><th id="16546">16546</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16547">16547</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16548">16548</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16549">16549</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16550">16550</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16551">16551</th><td>          <i>// GIR_Coverage, 302,</i></td></tr>
<tr><th id="16552">16552</th><td>          GIR_Done,</td></tr>
<tr><th id="16553">16553</th><td>        <i>// Label 1008: @39830</i></td></tr>
<tr><th id="16554">16554</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1009*/</i> <var>39866</var>, <i>// Rule ID 303 //</i></td></tr>
<tr><th id="16555">16555</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="16556">16556</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16557">16557</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_OLT,</td></tr>
<tr><th id="16558">16558</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16559">16559</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16560">16560</th><td>          <i>// (setcc:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft, SETOLT:{ *:[Other] })  =&gt;  (CMP_LT_S:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="16561">16561</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_LT_S,</td></tr>
<tr><th id="16562">16562</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16563">16563</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16564">16564</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16565">16565</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16566">16566</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16567">16567</th><td>          <i>// GIR_Coverage, 303,</i></td></tr>
<tr><th id="16568">16568</th><td>          GIR_Done,</td></tr>
<tr><th id="16569">16569</th><td>        <i>// Label 1009: @39866</i></td></tr>
<tr><th id="16570">16570</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1010*/</i> <var>39902</var>, <i>// Rule ID 304 //</i></td></tr>
<tr><th id="16571">16571</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="16572">16572</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16573">16573</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_ULT,</td></tr>
<tr><th id="16574">16574</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16575">16575</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16576">16576</th><td>          <i>// (setcc:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft, SETULT:{ *:[Other] })  =&gt;  (CMP_ULT_S:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="16577">16577</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_ULT_S,</td></tr>
<tr><th id="16578">16578</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16579">16579</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16580">16580</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16581">16581</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16582">16582</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16583">16583</th><td>          <i>// GIR_Coverage, 304,</i></td></tr>
<tr><th id="16584">16584</th><td>          GIR_Done,</td></tr>
<tr><th id="16585">16585</th><td>        <i>// Label 1010: @39902</i></td></tr>
<tr><th id="16586">16586</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1011*/</i> <var>39938</var>, <i>// Rule ID 305 //</i></td></tr>
<tr><th id="16587">16587</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="16588">16588</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16589">16589</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_OLE,</td></tr>
<tr><th id="16590">16590</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16591">16591</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16592">16592</th><td>          <i>// (setcc:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft, SETOLE:{ *:[Other] })  =&gt;  (CMP_LE_S:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="16593">16593</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_LE_S,</td></tr>
<tr><th id="16594">16594</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16595">16595</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16596">16596</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16597">16597</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16598">16598</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16599">16599</th><td>          <i>// GIR_Coverage, 305,</i></td></tr>
<tr><th id="16600">16600</th><td>          GIR_Done,</td></tr>
<tr><th id="16601">16601</th><td>        <i>// Label 1011: @39938</i></td></tr>
<tr><th id="16602">16602</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1012*/</i> <var>39974</var>, <i>// Rule ID 306 //</i></td></tr>
<tr><th id="16603">16603</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="16604">16604</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16605">16605</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_ULE,</td></tr>
<tr><th id="16606">16606</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16607">16607</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16608">16608</th><td>          <i>// (setcc:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft, SETULE:{ *:[Other] })  =&gt;  (CMP_ULE_S:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="16609">16609</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_ULE_S,</td></tr>
<tr><th id="16610">16610</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16611">16611</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16612">16612</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16613">16613</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16614">16614</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16615">16615</th><td>          <i>// GIR_Coverage, 306,</i></td></tr>
<tr><th id="16616">16616</th><td>          GIR_Done,</td></tr>
<tr><th id="16617">16617</th><td>        <i>// Label 1012: @39974</i></td></tr>
<tr><th id="16618">16618</th><td>        GIM_Reject,</td></tr>
<tr><th id="16619">16619</th><td>      <i>// Label 1005: @39975</i></td></tr>
<tr><th id="16620">16620</th><td>      GIM_Reject,</td></tr>
<tr><th id="16621">16621</th><td>      <i>// Label 1003: @39976</i></td></tr>
<tr><th id="16622">16622</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1013*/</i> <var>40239</var>,</td></tr>
<tr><th id="16623">16623</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="16624">16624</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGRCCRegClassID,</td></tr>
<tr><th id="16625">16625</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1014*/</i> <var>40022</var>, <i>// Rule ID 307 //</i></td></tr>
<tr><th id="16626">16626</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="16627">16627</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16628">16628</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_UNO,</td></tr>
<tr><th id="16629">16629</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16630">16630</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16631">16631</th><td>          <i>// (setcc:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft, SETUO:{ *:[Other] })  =&gt;  (CMP_UN_D:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="16632">16632</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_UN_D,</td></tr>
<tr><th id="16633">16633</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16634">16634</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16635">16635</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16636">16636</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16637">16637</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16638">16638</th><td>          <i>// GIR_Coverage, 307,</i></td></tr>
<tr><th id="16639">16639</th><td>          GIR_Done,</td></tr>
<tr><th id="16640">16640</th><td>        <i>// Label 1014: @40022</i></td></tr>
<tr><th id="16641">16641</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1015*/</i> <var>40058</var>, <i>// Rule ID 308 //</i></td></tr>
<tr><th id="16642">16642</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="16643">16643</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16644">16644</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_OEQ,</td></tr>
<tr><th id="16645">16645</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16646">16646</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16647">16647</th><td>          <i>// (setcc:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft, SETOEQ:{ *:[Other] })  =&gt;  (CMP_EQ_D:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="16648">16648</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_EQ_D,</td></tr>
<tr><th id="16649">16649</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16650">16650</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16651">16651</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16652">16652</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16653">16653</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16654">16654</th><td>          <i>// GIR_Coverage, 308,</i></td></tr>
<tr><th id="16655">16655</th><td>          GIR_Done,</td></tr>
<tr><th id="16656">16656</th><td>        <i>// Label 1015: @40058</i></td></tr>
<tr><th id="16657">16657</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1016*/</i> <var>40094</var>, <i>// Rule ID 309 //</i></td></tr>
<tr><th id="16658">16658</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="16659">16659</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16660">16660</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_UEQ,</td></tr>
<tr><th id="16661">16661</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16662">16662</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16663">16663</th><td>          <i>// (setcc:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft, SETUEQ:{ *:[Other] })  =&gt;  (CMP_UEQ_D:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="16664">16664</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_UEQ_D,</td></tr>
<tr><th id="16665">16665</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16666">16666</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16667">16667</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16668">16668</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16669">16669</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16670">16670</th><td>          <i>// GIR_Coverage, 309,</i></td></tr>
<tr><th id="16671">16671</th><td>          GIR_Done,</td></tr>
<tr><th id="16672">16672</th><td>        <i>// Label 1016: @40094</i></td></tr>
<tr><th id="16673">16673</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1017*/</i> <var>40130</var>, <i>// Rule ID 310 //</i></td></tr>
<tr><th id="16674">16674</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="16675">16675</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16676">16676</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_OLT,</td></tr>
<tr><th id="16677">16677</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16678">16678</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16679">16679</th><td>          <i>// (setcc:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft, SETOLT:{ *:[Other] })  =&gt;  (CMP_LT_D:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="16680">16680</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_LT_D,</td></tr>
<tr><th id="16681">16681</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16682">16682</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16683">16683</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16684">16684</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16685">16685</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16686">16686</th><td>          <i>// GIR_Coverage, 310,</i></td></tr>
<tr><th id="16687">16687</th><td>          GIR_Done,</td></tr>
<tr><th id="16688">16688</th><td>        <i>// Label 1017: @40130</i></td></tr>
<tr><th id="16689">16689</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1018*/</i> <var>40166</var>, <i>// Rule ID 311 //</i></td></tr>
<tr><th id="16690">16690</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="16691">16691</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16692">16692</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_ULT,</td></tr>
<tr><th id="16693">16693</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16694">16694</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16695">16695</th><td>          <i>// (setcc:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft, SETULT:{ *:[Other] })  =&gt;  (CMP_ULT_D:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="16696">16696</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_ULT_D,</td></tr>
<tr><th id="16697">16697</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16698">16698</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16699">16699</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16700">16700</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16701">16701</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16702">16702</th><td>          <i>// GIR_Coverage, 311,</i></td></tr>
<tr><th id="16703">16703</th><td>          GIR_Done,</td></tr>
<tr><th id="16704">16704</th><td>        <i>// Label 1018: @40166</i></td></tr>
<tr><th id="16705">16705</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1019*/</i> <var>40202</var>, <i>// Rule ID 312 //</i></td></tr>
<tr><th id="16706">16706</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="16707">16707</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16708">16708</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_OLE,</td></tr>
<tr><th id="16709">16709</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16710">16710</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16711">16711</th><td>          <i>// (setcc:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft, SETOLE:{ *:[Other] })  =&gt;  (CMP_LE_D:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="16712">16712</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_LE_D,</td></tr>
<tr><th id="16713">16713</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16714">16714</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16715">16715</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16716">16716</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16717">16717</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16718">16718</th><td>          <i>// GIR_Coverage, 312,</i></td></tr>
<tr><th id="16719">16719</th><td>          GIR_Done,</td></tr>
<tr><th id="16720">16720</th><td>        <i>// Label 1019: @40202</i></td></tr>
<tr><th id="16721">16721</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1020*/</i> <var>40238</var>, <i>// Rule ID 313 //</i></td></tr>
<tr><th id="16722">16722</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="16723">16723</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16724">16724</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_ULE,</td></tr>
<tr><th id="16725">16725</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16726">16726</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16727">16727</th><td>          <i>// (setcc:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft, SETULE:{ *:[Other] })  =&gt;  (CMP_ULE_D:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="16728">16728</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_ULE_D,</td></tr>
<tr><th id="16729">16729</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16730">16730</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16731">16731</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16732">16732</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16733">16733</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16734">16734</th><td>          <i>// GIR_Coverage, 313,</i></td></tr>
<tr><th id="16735">16735</th><td>          GIR_Done,</td></tr>
<tr><th id="16736">16736</th><td>        <i>// Label 1020: @40238</i></td></tr>
<tr><th id="16737">16737</th><td>        GIM_Reject,</td></tr>
<tr><th id="16738">16738</th><td>      <i>// Label 1013: @40239</i></td></tr>
<tr><th id="16739">16739</th><td>      GIM_Reject,</td></tr>
<tr><th id="16740">16740</th><td>      <i>// Label 1004: @40240</i></td></tr>
<tr><th id="16741">16741</th><td>      GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*[*/</i><var>1</var>, <var>3</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1023*/</i> <var>40776</var>,</td></tr>
<tr><th id="16742">16742</th><td>      <i>/*GILLT_s32*/</i><i>/*Label 1021*/</i> <var>40248</var>,</td></tr>
<tr><th id="16743">16743</th><td>      <i>/*GILLT_s64*/</i><i>/*Label 1022*/</i> <var>40512</var>,</td></tr>
<tr><th id="16744">16744</th><td>      <i>// Label 1021: @40248</i></td></tr>
<tr><th id="16745">16745</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1024*/</i> <var>40511</var>,</td></tr>
<tr><th id="16746">16746</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="16747">16747</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGRCCRegClassID,</td></tr>
<tr><th id="16748">16748</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1025*/</i> <var>40294</var>, <i>// Rule ID 1179 //</i></td></tr>
<tr><th id="16749">16749</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="16750">16750</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16751">16751</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_UNO,</td></tr>
<tr><th id="16752">16752</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16753">16753</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16754">16754</th><td>          <i>// (setcc:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft, SETUO:{ *:[Other] })  =&gt;  (CMP_UN_S_MMR6:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="16755">16755</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_UN_S_MMR6,</td></tr>
<tr><th id="16756">16756</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16757">16757</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16758">16758</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16759">16759</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16760">16760</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16761">16761</th><td>          <i>// GIR_Coverage, 1179,</i></td></tr>
<tr><th id="16762">16762</th><td>          GIR_Done,</td></tr>
<tr><th id="16763">16763</th><td>        <i>// Label 1025: @40294</i></td></tr>
<tr><th id="16764">16764</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1026*/</i> <var>40330</var>, <i>// Rule ID 1180 //</i></td></tr>
<tr><th id="16765">16765</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="16766">16766</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16767">16767</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_OEQ,</td></tr>
<tr><th id="16768">16768</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16769">16769</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16770">16770</th><td>          <i>// (setcc:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft, SETOEQ:{ *:[Other] })  =&gt;  (CMP_EQ_S_MMR6:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="16771">16771</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_EQ_S_MMR6,</td></tr>
<tr><th id="16772">16772</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16773">16773</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16774">16774</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16775">16775</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16776">16776</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16777">16777</th><td>          <i>// GIR_Coverage, 1180,</i></td></tr>
<tr><th id="16778">16778</th><td>          GIR_Done,</td></tr>
<tr><th id="16779">16779</th><td>        <i>// Label 1026: @40330</i></td></tr>
<tr><th id="16780">16780</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1027*/</i> <var>40366</var>, <i>// Rule ID 1181 //</i></td></tr>
<tr><th id="16781">16781</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="16782">16782</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16783">16783</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_UEQ,</td></tr>
<tr><th id="16784">16784</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16785">16785</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16786">16786</th><td>          <i>// (setcc:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft, SETUEQ:{ *:[Other] })  =&gt;  (CMP_UEQ_S_MMR6:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="16787">16787</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_UEQ_S_MMR6,</td></tr>
<tr><th id="16788">16788</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16789">16789</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16790">16790</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16791">16791</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16792">16792</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16793">16793</th><td>          <i>// GIR_Coverage, 1181,</i></td></tr>
<tr><th id="16794">16794</th><td>          GIR_Done,</td></tr>
<tr><th id="16795">16795</th><td>        <i>// Label 1027: @40366</i></td></tr>
<tr><th id="16796">16796</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1028*/</i> <var>40402</var>, <i>// Rule ID 1182 //</i></td></tr>
<tr><th id="16797">16797</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="16798">16798</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16799">16799</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_OLT,</td></tr>
<tr><th id="16800">16800</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16801">16801</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16802">16802</th><td>          <i>// (setcc:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft, SETOLT:{ *:[Other] })  =&gt;  (CMP_LT_S_MMR6:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="16803">16803</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_LT_S_MMR6,</td></tr>
<tr><th id="16804">16804</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16805">16805</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16806">16806</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16807">16807</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16808">16808</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16809">16809</th><td>          <i>// GIR_Coverage, 1182,</i></td></tr>
<tr><th id="16810">16810</th><td>          GIR_Done,</td></tr>
<tr><th id="16811">16811</th><td>        <i>// Label 1028: @40402</i></td></tr>
<tr><th id="16812">16812</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1029*/</i> <var>40438</var>, <i>// Rule ID 1183 //</i></td></tr>
<tr><th id="16813">16813</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="16814">16814</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16815">16815</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_ULT,</td></tr>
<tr><th id="16816">16816</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16817">16817</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16818">16818</th><td>          <i>// (setcc:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft, SETULT:{ *:[Other] })  =&gt;  (CMP_ULT_S_MMR6:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="16819">16819</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_ULT_S_MMR6,</td></tr>
<tr><th id="16820">16820</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16821">16821</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16822">16822</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16823">16823</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16824">16824</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16825">16825</th><td>          <i>// GIR_Coverage, 1183,</i></td></tr>
<tr><th id="16826">16826</th><td>          GIR_Done,</td></tr>
<tr><th id="16827">16827</th><td>        <i>// Label 1029: @40438</i></td></tr>
<tr><th id="16828">16828</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1030*/</i> <var>40474</var>, <i>// Rule ID 1184 //</i></td></tr>
<tr><th id="16829">16829</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="16830">16830</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16831">16831</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_OLE,</td></tr>
<tr><th id="16832">16832</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16833">16833</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16834">16834</th><td>          <i>// (setcc:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft, SETOLE:{ *:[Other] })  =&gt;  (CMP_LE_S_MMR6:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="16835">16835</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_LE_S_MMR6,</td></tr>
<tr><th id="16836">16836</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16837">16837</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16838">16838</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16839">16839</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16840">16840</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16841">16841</th><td>          <i>// GIR_Coverage, 1184,</i></td></tr>
<tr><th id="16842">16842</th><td>          GIR_Done,</td></tr>
<tr><th id="16843">16843</th><td>        <i>// Label 1030: @40474</i></td></tr>
<tr><th id="16844">16844</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1031*/</i> <var>40510</var>, <i>// Rule ID 1185 //</i></td></tr>
<tr><th id="16845">16845</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="16846">16846</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16847">16847</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_ULE,</td></tr>
<tr><th id="16848">16848</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16849">16849</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="16850">16850</th><td>          <i>// (setcc:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft, SETULE:{ *:[Other] })  =&gt;  (CMP_ULE_S_MMR6:{ *:[i32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="16851">16851</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_ULE_S_MMR6,</td></tr>
<tr><th id="16852">16852</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16853">16853</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16854">16854</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16855">16855</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16856">16856</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16857">16857</th><td>          <i>// GIR_Coverage, 1185,</i></td></tr>
<tr><th id="16858">16858</th><td>          GIR_Done,</td></tr>
<tr><th id="16859">16859</th><td>        <i>// Label 1031: @40510</i></td></tr>
<tr><th id="16860">16860</th><td>        GIM_Reject,</td></tr>
<tr><th id="16861">16861</th><td>      <i>// Label 1024: @40511</i></td></tr>
<tr><th id="16862">16862</th><td>      GIM_Reject,</td></tr>
<tr><th id="16863">16863</th><td>      <i>// Label 1022: @40512</i></td></tr>
<tr><th id="16864">16864</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1032*/</i> <var>40775</var>,</td></tr>
<tr><th id="16865">16865</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="16866">16866</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGRCCRegClassID,</td></tr>
<tr><th id="16867">16867</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1033*/</i> <var>40558</var>, <i>// Rule ID 1186 //</i></td></tr>
<tr><th id="16868">16868</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="16869">16869</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16870">16870</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_UNO,</td></tr>
<tr><th id="16871">16871</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16872">16872</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16873">16873</th><td>          <i>// (setcc:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft, SETUO:{ *:[Other] })  =&gt;  (CMP_UN_D_MMR6:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="16874">16874</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_UN_D_MMR6,</td></tr>
<tr><th id="16875">16875</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16876">16876</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16877">16877</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16878">16878</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16879">16879</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16880">16880</th><td>          <i>// GIR_Coverage, 1186,</i></td></tr>
<tr><th id="16881">16881</th><td>          GIR_Done,</td></tr>
<tr><th id="16882">16882</th><td>        <i>// Label 1033: @40558</i></td></tr>
<tr><th id="16883">16883</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1034*/</i> <var>40594</var>, <i>// Rule ID 1187 //</i></td></tr>
<tr><th id="16884">16884</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="16885">16885</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16886">16886</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_OEQ,</td></tr>
<tr><th id="16887">16887</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16888">16888</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16889">16889</th><td>          <i>// (setcc:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft, SETOEQ:{ *:[Other] })  =&gt;  (CMP_EQ_D_MMR6:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="16890">16890</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_EQ_D_MMR6,</td></tr>
<tr><th id="16891">16891</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16892">16892</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16893">16893</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16894">16894</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16895">16895</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16896">16896</th><td>          <i>// GIR_Coverage, 1187,</i></td></tr>
<tr><th id="16897">16897</th><td>          GIR_Done,</td></tr>
<tr><th id="16898">16898</th><td>        <i>// Label 1034: @40594</i></td></tr>
<tr><th id="16899">16899</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1035*/</i> <var>40630</var>, <i>// Rule ID 1188 //</i></td></tr>
<tr><th id="16900">16900</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="16901">16901</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16902">16902</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_UEQ,</td></tr>
<tr><th id="16903">16903</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16904">16904</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16905">16905</th><td>          <i>// (setcc:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft, SETUEQ:{ *:[Other] })  =&gt;  (CMP_UEQ_D_MMR6:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="16906">16906</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_UEQ_D_MMR6,</td></tr>
<tr><th id="16907">16907</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16908">16908</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16909">16909</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16910">16910</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16911">16911</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16912">16912</th><td>          <i>// GIR_Coverage, 1188,</i></td></tr>
<tr><th id="16913">16913</th><td>          GIR_Done,</td></tr>
<tr><th id="16914">16914</th><td>        <i>// Label 1035: @40630</i></td></tr>
<tr><th id="16915">16915</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1036*/</i> <var>40666</var>, <i>// Rule ID 1189 //</i></td></tr>
<tr><th id="16916">16916</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="16917">16917</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16918">16918</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_OLT,</td></tr>
<tr><th id="16919">16919</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16920">16920</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16921">16921</th><td>          <i>// (setcc:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft, SETOLT:{ *:[Other] })  =&gt;  (CMP_LT_D_MMR6:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="16922">16922</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_LT_D_MMR6,</td></tr>
<tr><th id="16923">16923</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16924">16924</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16925">16925</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16926">16926</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16927">16927</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16928">16928</th><td>          <i>// GIR_Coverage, 1189,</i></td></tr>
<tr><th id="16929">16929</th><td>          GIR_Done,</td></tr>
<tr><th id="16930">16930</th><td>        <i>// Label 1036: @40666</i></td></tr>
<tr><th id="16931">16931</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1037*/</i> <var>40702</var>, <i>// Rule ID 1190 //</i></td></tr>
<tr><th id="16932">16932</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="16933">16933</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16934">16934</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_ULT,</td></tr>
<tr><th id="16935">16935</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16936">16936</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16937">16937</th><td>          <i>// (setcc:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft, SETULT:{ *:[Other] })  =&gt;  (CMP_ULT_D_MMR6:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="16938">16938</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_ULT_D_MMR6,</td></tr>
<tr><th id="16939">16939</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16940">16940</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16941">16941</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16942">16942</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16943">16943</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16944">16944</th><td>          <i>// GIR_Coverage, 1190,</i></td></tr>
<tr><th id="16945">16945</th><td>          GIR_Done,</td></tr>
<tr><th id="16946">16946</th><td>        <i>// Label 1037: @40702</i></td></tr>
<tr><th id="16947">16947</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1038*/</i> <var>40738</var>, <i>// Rule ID 1191 //</i></td></tr>
<tr><th id="16948">16948</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="16949">16949</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16950">16950</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_OLE,</td></tr>
<tr><th id="16951">16951</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16952">16952</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16953">16953</th><td>          <i>// (setcc:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft, SETOLE:{ *:[Other] })  =&gt;  (CMP_LE_D_MMR6:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="16954">16954</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_LE_D_MMR6,</td></tr>
<tr><th id="16955">16955</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16956">16956</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16957">16957</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16958">16958</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16959">16959</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16960">16960</th><td>          <i>// GIR_Coverage, 1191,</i></td></tr>
<tr><th id="16961">16961</th><td>          GIR_Done,</td></tr>
<tr><th id="16962">16962</th><td>        <i>// Label 1038: @40738</i></td></tr>
<tr><th id="16963">16963</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1039*/</i> <var>40774</var>, <i>// Rule ID 1192 //</i></td></tr>
<tr><th id="16964">16964</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="16965">16965</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16966">16966</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_ULE,</td></tr>
<tr><th id="16967">16967</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16968">16968</th><td>          GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="16969">16969</th><td>          <i>// (setcc:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft, SETULE:{ *:[Other] })  =&gt;  (CMP_ULE_D_MMR6:{ *:[i32] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="16970">16970</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CMP_ULE_D_MMR6,</td></tr>
<tr><th id="16971">16971</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="16972">16972</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fs</i></td></tr>
<tr><th id="16973">16973</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// ft</i></td></tr>
<tr><th id="16974">16974</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16975">16975</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="16976">16976</th><td>          <i>// GIR_Coverage, 1192,</i></td></tr>
<tr><th id="16977">16977</th><td>          GIR_Done,</td></tr>
<tr><th id="16978">16978</th><td>        <i>// Label 1039: @40774</i></td></tr>
<tr><th id="16979">16979</th><td>        GIM_Reject,</td></tr>
<tr><th id="16980">16980</th><td>      <i>// Label 1032: @40775</i></td></tr>
<tr><th id="16981">16981</th><td>      GIM_Reject,</td></tr>
<tr><th id="16982">16982</th><td>      <i>// Label 1023: @40776</i></td></tr>
<tr><th id="16983">16983</th><td>      GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*[*/</i><var>1</var>, <var>3</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1042*/</i> <var>41096</var>,</td></tr>
<tr><th id="16984">16984</th><td>      <i>/*GILLT_s32*/</i><i>/*Label 1040*/</i> <var>40784</var>,</td></tr>
<tr><th id="16985">16985</th><td>      <i>/*GILLT_s64*/</i><i>/*Label 1041*/</i> <var>40940</var>,</td></tr>
<tr><th id="16986">16986</th><td>      <i>// Label 1040: @40784</i></td></tr>
<tr><th id="16987">16987</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1043*/</i> <var>40939</var>,</td></tr>
<tr><th id="16988">16988</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="16989">16989</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="16990">16990</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1044*/</i> <var>40842</var>, <i>// Rule ID 1721 //</i></td></tr>
<tr><th id="16991">16991</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="16992">16992</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="16993">16993</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_ONE,</td></tr>
<tr><th id="16994">16994</th><td>          <i>// (setcc:{ *:[i32] } f32:{ *:[f32] }:$lhs, f32:{ *:[f32] }:$rhs, SETONE:{ *:[Other] })  =&gt;  (NOR:{ *:[i32] } (CMP_UEQ_S:{ *:[i32] } f32:{ *:[f32] }:$lhs, f32:{ *:[f32] }:$rhs), ZERO:{ *:[i32] })</i></td></tr>
<tr><th id="16995">16995</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="16996">16996</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::CMP_UEQ_S,</td></tr>
<tr><th id="16997">16997</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="16998">16998</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="16999">16999</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="17000">17000</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17001">17001</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOR,</td></tr>
<tr><th id="17002">17002</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17003">17003</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17004">17004</th><td>          GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17005">17005</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17006">17006</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17007">17007</th><td>          <i>// GIR_Coverage, 1721,</i></td></tr>
<tr><th id="17008">17008</th><td>          GIR_Done,</td></tr>
<tr><th id="17009">17009</th><td>        <i>// Label 1044: @40842</i></td></tr>
<tr><th id="17010">17010</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1045*/</i> <var>40890</var>, <i>// Rule ID 1722 //</i></td></tr>
<tr><th id="17011">17011</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="17012">17012</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="17013">17013</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_ORD,</td></tr>
<tr><th id="17014">17014</th><td>          <i>// (setcc:{ *:[i32] } f32:{ *:[f32] }:$lhs, f32:{ *:[f32] }:$rhs, SETO:{ *:[Other] })  =&gt;  (NOR:{ *:[i32] } (CMP_UN_S:{ *:[i32] } f32:{ *:[f32] }:$lhs, f32:{ *:[f32] }:$rhs), ZERO:{ *:[i32] })</i></td></tr>
<tr><th id="17015">17015</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="17016">17016</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::CMP_UN_S,</td></tr>
<tr><th id="17017">17017</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="17018">17018</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17019">17019</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="17020">17020</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17021">17021</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOR,</td></tr>
<tr><th id="17022">17022</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17023">17023</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17024">17024</th><td>          GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17025">17025</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17026">17026</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17027">17027</th><td>          <i>// GIR_Coverage, 1722,</i></td></tr>
<tr><th id="17028">17028</th><td>          GIR_Done,</td></tr>
<tr><th id="17029">17029</th><td>        <i>// Label 1045: @40890</i></td></tr>
<tr><th id="17030">17030</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1046*/</i> <var>40938</var>, <i>// Rule ID 1723 //</i></td></tr>
<tr><th id="17031">17031</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="17032">17032</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="17033">17033</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_UNE,</td></tr>
<tr><th id="17034">17034</th><td>          <i>// (setcc:{ *:[i32] } f32:{ *:[f32] }:$lhs, f32:{ *:[f32] }:$rhs, SETUNE:{ *:[Other] })  =&gt;  (NOR:{ *:[i32] } (CMP_EQ_S:{ *:[i32] } f32:{ *:[f32] }:$lhs, f32:{ *:[f32] }:$rhs), ZERO:{ *:[i32] })</i></td></tr>
<tr><th id="17035">17035</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="17036">17036</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::CMP_EQ_S,</td></tr>
<tr><th id="17037">17037</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="17038">17038</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17039">17039</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="17040">17040</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17041">17041</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOR,</td></tr>
<tr><th id="17042">17042</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17043">17043</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17044">17044</th><td>          GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17045">17045</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17046">17046</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17047">17047</th><td>          <i>// GIR_Coverage, 1723,</i></td></tr>
<tr><th id="17048">17048</th><td>          GIR_Done,</td></tr>
<tr><th id="17049">17049</th><td>        <i>// Label 1046: @40938</i></td></tr>
<tr><th id="17050">17050</th><td>        GIM_Reject,</td></tr>
<tr><th id="17051">17051</th><td>      <i>// Label 1043: @40939</i></td></tr>
<tr><th id="17052">17052</th><td>      GIM_Reject,</td></tr>
<tr><th id="17053">17053</th><td>      <i>// Label 1041: @40940</i></td></tr>
<tr><th id="17054">17054</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1047*/</i> <var>41095</var>,</td></tr>
<tr><th id="17055">17055</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="17056">17056</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17057">17057</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1048*/</i> <var>40998</var>, <i>// Rule ID 1730 //</i></td></tr>
<tr><th id="17058">17058</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="17059">17059</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="17060">17060</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_ONE,</td></tr>
<tr><th id="17061">17061</th><td>          <i>// (setcc:{ *:[i32] } f64:{ *:[f64] }:$lhs, f64:{ *:[f64] }:$rhs, SETONE:{ *:[Other] })  =&gt;  (NOR:{ *:[i32] } (CMP_UEQ_D:{ *:[i32] } f64:{ *:[f64] }:$lhs, f64:{ *:[f64] }:$rhs), ZERO:{ *:[i32] })</i></td></tr>
<tr><th id="17062">17062</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="17063">17063</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::CMP_UEQ_D,</td></tr>
<tr><th id="17064">17064</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="17065">17065</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17066">17066</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="17067">17067</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17068">17068</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOR,</td></tr>
<tr><th id="17069">17069</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17070">17070</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17071">17071</th><td>          GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17072">17072</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17073">17073</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17074">17074</th><td>          <i>// GIR_Coverage, 1730,</i></td></tr>
<tr><th id="17075">17075</th><td>          GIR_Done,</td></tr>
<tr><th id="17076">17076</th><td>        <i>// Label 1048: @40998</i></td></tr>
<tr><th id="17077">17077</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1049*/</i> <var>41046</var>, <i>// Rule ID 1731 //</i></td></tr>
<tr><th id="17078">17078</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="17079">17079</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="17080">17080</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_ORD,</td></tr>
<tr><th id="17081">17081</th><td>          <i>// (setcc:{ *:[i32] } f64:{ *:[f64] }:$lhs, f64:{ *:[f64] }:$rhs, SETO:{ *:[Other] })  =&gt;  (NOR:{ *:[i32] } (CMP_UN_D:{ *:[i32] } f64:{ *:[f64] }:$lhs, f64:{ *:[f64] }:$rhs), ZERO:{ *:[i32] })</i></td></tr>
<tr><th id="17082">17082</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="17083">17083</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::CMP_UN_D,</td></tr>
<tr><th id="17084">17084</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="17085">17085</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17086">17086</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="17087">17087</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17088">17088</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOR,</td></tr>
<tr><th id="17089">17089</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17090">17090</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17091">17091</th><td>          GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17092">17092</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17093">17093</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17094">17094</th><td>          <i>// GIR_Coverage, 1731,</i></td></tr>
<tr><th id="17095">17095</th><td>          GIR_Done,</td></tr>
<tr><th id="17096">17096</th><td>        <i>// Label 1049: @41046</i></td></tr>
<tr><th id="17097">17097</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1050*/</i> <var>41094</var>, <i>// Rule ID 1732 //</i></td></tr>
<tr><th id="17098">17098</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="17099">17099</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="17100">17100</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_UNE,</td></tr>
<tr><th id="17101">17101</th><td>          <i>// (setcc:{ *:[i32] } f64:{ *:[f64] }:$lhs, f64:{ *:[f64] }:$rhs, SETUNE:{ *:[Other] })  =&gt;  (NOR:{ *:[i32] } (CMP_EQ_D:{ *:[i32] } f64:{ *:[f64] }:$lhs, f64:{ *:[f64] }:$rhs), ZERO:{ *:[i32] })</i></td></tr>
<tr><th id="17102">17102</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="17103">17103</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::CMP_EQ_D,</td></tr>
<tr><th id="17104">17104</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="17105">17105</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17106">17106</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="17107">17107</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17108">17108</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOR,</td></tr>
<tr><th id="17109">17109</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17110">17110</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17111">17111</th><td>          GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17112">17112</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17113">17113</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17114">17114</th><td>          <i>// GIR_Coverage, 1732,</i></td></tr>
<tr><th id="17115">17115</th><td>          GIR_Done,</td></tr>
<tr><th id="17116">17116</th><td>        <i>// Label 1050: @41094</i></td></tr>
<tr><th id="17117">17117</th><td>        GIM_Reject,</td></tr>
<tr><th id="17118">17118</th><td>      <i>// Label 1047: @41095</i></td></tr>
<tr><th id="17119">17119</th><td>      GIM_Reject,</td></tr>
<tr><th id="17120">17120</th><td>      <i>// Label 1042: @41096</i></td></tr>
<tr><th id="17121">17121</th><td>      GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*[*/</i><var>1</var>, <var>3</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1053*/</i> <var>41416</var>,</td></tr>
<tr><th id="17122">17122</th><td>      <i>/*GILLT_s32*/</i><i>/*Label 1051*/</i> <var>41104</var>,</td></tr>
<tr><th id="17123">17123</th><td>      <i>/*GILLT_s64*/</i><i>/*Label 1052*/</i> <var>41260</var>,</td></tr>
<tr><th id="17124">17124</th><td>      <i>// Label 1051: @41104</i></td></tr>
<tr><th id="17125">17125</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1054*/</i> <var>41259</var>,</td></tr>
<tr><th id="17126">17126</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17127">17127</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17128">17128</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1055*/</i> <var>41162</var>, <i>// Rule ID 2259 //</i></td></tr>
<tr><th id="17129">17129</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="17130">17130</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="17131">17131</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_ONE,</td></tr>
<tr><th id="17132">17132</th><td>          <i>// (setcc:{ *:[i32] } f32:{ *:[f32] }:$lhs, f32:{ *:[f32] }:$rhs, SETONE:{ *:[Other] })  =&gt;  (NOR_MMR6:{ *:[i32] } (CMP_UEQ_S_MMR6:{ *:[i32] } f32:{ *:[f32] }:$lhs, f32:{ *:[f32] }:$rhs), ZERO:{ *:[i32] })</i></td></tr>
<tr><th id="17133">17133</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="17134">17134</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::CMP_UEQ_S_MMR6,</td></tr>
<tr><th id="17135">17135</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="17136">17136</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17137">17137</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="17138">17138</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17139">17139</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOR_MMR6,</td></tr>
<tr><th id="17140">17140</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17141">17141</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17142">17142</th><td>          GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17143">17143</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17144">17144</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17145">17145</th><td>          <i>// GIR_Coverage, 2259,</i></td></tr>
<tr><th id="17146">17146</th><td>          GIR_Done,</td></tr>
<tr><th id="17147">17147</th><td>        <i>// Label 1055: @41162</i></td></tr>
<tr><th id="17148">17148</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1056*/</i> <var>41210</var>, <i>// Rule ID 2260 //</i></td></tr>
<tr><th id="17149">17149</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="17150">17150</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="17151">17151</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_ORD,</td></tr>
<tr><th id="17152">17152</th><td>          <i>// (setcc:{ *:[i32] } f32:{ *:[f32] }:$lhs, f32:{ *:[f32] }:$rhs, SETO:{ *:[Other] })  =&gt;  (NOR_MMR6:{ *:[i32] } (CMP_UN_S_MMR6:{ *:[i32] } f32:{ *:[f32] }:$lhs, f32:{ *:[f32] }:$rhs), ZERO:{ *:[i32] })</i></td></tr>
<tr><th id="17153">17153</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="17154">17154</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::CMP_UN_S_MMR6,</td></tr>
<tr><th id="17155">17155</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="17156">17156</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17157">17157</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="17158">17158</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17159">17159</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOR_MMR6,</td></tr>
<tr><th id="17160">17160</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17161">17161</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17162">17162</th><td>          GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17163">17163</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17164">17164</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17165">17165</th><td>          <i>// GIR_Coverage, 2260,</i></td></tr>
<tr><th id="17166">17166</th><td>          GIR_Done,</td></tr>
<tr><th id="17167">17167</th><td>        <i>// Label 1056: @41210</i></td></tr>
<tr><th id="17168">17168</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1057*/</i> <var>41258</var>, <i>// Rule ID 2261 //</i></td></tr>
<tr><th id="17169">17169</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="17170">17170</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="17171">17171</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_UNE,</td></tr>
<tr><th id="17172">17172</th><td>          <i>// (setcc:{ *:[i32] } f32:{ *:[f32] }:$lhs, f32:{ *:[f32] }:$rhs, SETUNE:{ *:[Other] })  =&gt;  (NOR_MMR6:{ *:[i32] } (CMP_EQ_S_MMR6:{ *:[i32] } f32:{ *:[f32] }:$lhs, f32:{ *:[f32] }:$rhs), ZERO:{ *:[i32] })</i></td></tr>
<tr><th id="17173">17173</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="17174">17174</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::CMP_EQ_S_MMR6,</td></tr>
<tr><th id="17175">17175</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="17176">17176</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17177">17177</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="17178">17178</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17179">17179</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOR_MMR6,</td></tr>
<tr><th id="17180">17180</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17181">17181</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17182">17182</th><td>          GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17183">17183</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17184">17184</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17185">17185</th><td>          <i>// GIR_Coverage, 2261,</i></td></tr>
<tr><th id="17186">17186</th><td>          GIR_Done,</td></tr>
<tr><th id="17187">17187</th><td>        <i>// Label 1057: @41258</i></td></tr>
<tr><th id="17188">17188</th><td>        GIM_Reject,</td></tr>
<tr><th id="17189">17189</th><td>      <i>// Label 1054: @41259</i></td></tr>
<tr><th id="17190">17190</th><td>      GIM_Reject,</td></tr>
<tr><th id="17191">17191</th><td>      <i>// Label 1052: @41260</i></td></tr>
<tr><th id="17192">17192</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1058*/</i> <var>41415</var>,</td></tr>
<tr><th id="17193">17193</th><td>        GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="17194">17194</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17195">17195</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1059*/</i> <var>41318</var>, <i>// Rule ID 2268 //</i></td></tr>
<tr><th id="17196">17196</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="17197">17197</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="17198">17198</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_ONE,</td></tr>
<tr><th id="17199">17199</th><td>          <i>// (setcc:{ *:[i32] } f64:{ *:[f64] }:$lhs, f64:{ *:[f64] }:$rhs, SETONE:{ *:[Other] })  =&gt;  (NOR_MMR6:{ *:[i32] } (CMP_UEQ_D_MMR6:{ *:[i32] } f64:{ *:[f64] }:$lhs, f64:{ *:[f64] }:$rhs), ZERO:{ *:[i32] })</i></td></tr>
<tr><th id="17200">17200</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="17201">17201</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::CMP_UEQ_D_MMR6,</td></tr>
<tr><th id="17202">17202</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="17203">17203</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17204">17204</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="17205">17205</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17206">17206</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOR_MMR6,</td></tr>
<tr><th id="17207">17207</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17208">17208</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17209">17209</th><td>          GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17210">17210</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17211">17211</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17212">17212</th><td>          <i>// GIR_Coverage, 2268,</i></td></tr>
<tr><th id="17213">17213</th><td>          GIR_Done,</td></tr>
<tr><th id="17214">17214</th><td>        <i>// Label 1059: @41318</i></td></tr>
<tr><th id="17215">17215</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1060*/</i> <var>41366</var>, <i>// Rule ID 2269 //</i></td></tr>
<tr><th id="17216">17216</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="17217">17217</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="17218">17218</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_ORD,</td></tr>
<tr><th id="17219">17219</th><td>          <i>// (setcc:{ *:[i32] } f64:{ *:[f64] }:$lhs, f64:{ *:[f64] }:$rhs, SETO:{ *:[Other] })  =&gt;  (NOR_MMR6:{ *:[i32] } (CMP_UN_D_MMR6:{ *:[i32] } f64:{ *:[f64] }:$lhs, f64:{ *:[f64] }:$rhs), ZERO:{ *:[i32] })</i></td></tr>
<tr><th id="17220">17220</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="17221">17221</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::CMP_UN_D_MMR6,</td></tr>
<tr><th id="17222">17222</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="17223">17223</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17224">17224</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="17225">17225</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17226">17226</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOR_MMR6,</td></tr>
<tr><th id="17227">17227</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17228">17228</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17229">17229</th><td>          GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17230">17230</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17231">17231</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17232">17232</th><td>          <i>// GIR_Coverage, 2269,</i></td></tr>
<tr><th id="17233">17233</th><td>          GIR_Done,</td></tr>
<tr><th id="17234">17234</th><td>        <i>// Label 1060: @41366</i></td></tr>
<tr><th id="17235">17235</th><td>        GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1061*/</i> <var>41414</var>, <i>// Rule ID 2270 //</i></td></tr>
<tr><th id="17236">17236</th><td>          GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="17237">17237</th><td>          <i>// MIs[0] Operand 1</i></td></tr>
<tr><th id="17238">17238</th><td>          GIM_CheckCmpPredicate, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::FCMP_UNE,</td></tr>
<tr><th id="17239">17239</th><td>          <i>// (setcc:{ *:[i32] } f64:{ *:[f64] }:$lhs, f64:{ *:[f64] }:$rhs, SETUNE:{ *:[Other] })  =&gt;  (NOR_MMR6:{ *:[i32] } (CMP_EQ_D_MMR6:{ *:[i32] } f64:{ *:[f64] }:$lhs, f64:{ *:[f64] }:$rhs), ZERO:{ *:[i32] })</i></td></tr>
<tr><th id="17240">17240</th><td>          GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="17241">17241</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::CMP_EQ_D_MMR6,</td></tr>
<tr><th id="17242">17242</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="17243">17243</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17244">17244</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="17245">17245</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17246">17246</th><td>          GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NOR_MMR6,</td></tr>
<tr><th id="17247">17247</th><td>          GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17248">17248</th><td>          GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17249">17249</th><td>          GIR_AddRegister, <i>/*InsnID*/</i><var>0</var>, Mips::ZERO, <i>/*AddRegisterRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17250">17250</th><td>          GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17251">17251</th><td>          GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17252">17252</th><td>          <i>// GIR_Coverage, 2270,</i></td></tr>
<tr><th id="17253">17253</th><td>          GIR_Done,</td></tr>
<tr><th id="17254">17254</th><td>        <i>// Label 1061: @41414</i></td></tr>
<tr><th id="17255">17255</th><td>        GIM_Reject,</td></tr>
<tr><th id="17256">17256</th><td>      <i>// Label 1058: @41415</i></td></tr>
<tr><th id="17257">17257</th><td>      GIM_Reject,</td></tr>
<tr><th id="17258">17258</th><td>      <i>// Label 1053: @41416</i></td></tr>
<tr><th id="17259">17259</th><td>      GIM_Reject,</td></tr>
<tr><th id="17260">17260</th><td>    <i>// Label 1001: @41417</i></td></tr>
<tr><th id="17261">17261</th><td>    GIM_Reject,</td></tr>
<tr><th id="17262">17262</th><td>    <i>// Label 28: @41418</i></td></tr>
<tr><th id="17263">17263</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>3</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1064*/</i> <var>53697</var>,</td></tr>
<tr><th id="17264">17264</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1062*/</i> <var>41426</var>,</td></tr>
<tr><th id="17265">17265</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1063*/</i> <var>48443</var>,</td></tr>
<tr><th id="17266">17266</th><td>    <i>// Label 1062: @41426</i></td></tr>
<tr><th id="17267">17267</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1065*/</i> <var>41507</var>, <i>// Rule ID 1609 //</i></td></tr>
<tr><th id="17268">17268</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="17269">17269</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17270">17270</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17271">17271</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17272">17272</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17273">17273</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17274">17274</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17275">17275</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17276">17276</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17277">17277</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17278">17278</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="17279">17279</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17280">17280</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="17281">17281</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17282">17282</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17283">17283</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17284">17284</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETEQ:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_I:{ *:[i32] } GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="17285">17285</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_I,</td></tr>
<tr><th id="17286">17286</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17287">17287</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17288">17288</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17289">17289</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17290">17290</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17291">17291</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17292">17292</th><td>      <i>// GIR_Coverage, 1609,</i></td></tr>
<tr><th id="17293">17293</th><td>      GIR_Done,</td></tr>
<tr><th id="17294">17294</th><td>    <i>// Label 1065: @41507</i></td></tr>
<tr><th id="17295">17295</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1066*/</i> <var>41588</var>, <i>// Rule ID 1613 //</i></td></tr>
<tr><th id="17296">17296</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="17297">17297</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17298">17298</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17299">17299</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17300">17300</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17301">17301</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17302">17302</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17303">17303</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17304">17304</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17305">17305</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17306">17306</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="17307">17307</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17308">17308</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="17309">17309</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17310">17310</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17311">17311</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17312">17312</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETNE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVN_I_I:{ *:[i32] } GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="17313">17313</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_I,</td></tr>
<tr><th id="17314">17314</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17315">17315</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17316">17316</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17317">17317</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17318">17318</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17319">17319</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17320">17320</th><td>      <i>// GIR_Coverage, 1613,</i></td></tr>
<tr><th id="17321">17321</th><td>      GIR_Done,</td></tr>
<tr><th id="17322">17322</th><td>    <i>// Label 1066: @41588</i></td></tr>
<tr><th id="17323">17323</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1067*/</i> <var>41669</var>, <i>// Rule ID 1641 //</i></td></tr>
<tr><th id="17324">17324</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="17325">17325</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17326">17326</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17327">17327</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17328">17328</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17329">17329</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17330">17330</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17331">17331</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="17332">17332</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="17333">17333</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17334">17334</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="17335">17335</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="17336">17336</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="17337">17337</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17338">17338</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17339">17339</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17340">17340</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, 0:{ *:[i64] }, SETEQ:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I64_I:{ *:[i32] } GPR32:{ *:[i32] }:$T, GPR64:{ *:[i64] }:$lhs, GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="17341">17341</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I64_I,</td></tr>
<tr><th id="17342">17342</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17343">17343</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17344">17344</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17345">17345</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17346">17346</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17347">17347</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17348">17348</th><td>      <i>// GIR_Coverage, 1641,</i></td></tr>
<tr><th id="17349">17349</th><td>      GIR_Done,</td></tr>
<tr><th id="17350">17350</th><td>    <i>// Label 1067: @41669</i></td></tr>
<tr><th id="17351">17351</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1068*/</i> <var>41750</var>, <i>// Rule ID 1652 //</i></td></tr>
<tr><th id="17352">17352</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="17353">17353</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17354">17354</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17355">17355</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17356">17356</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17357">17357</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17358">17358</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17359">17359</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="17360">17360</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="17361">17361</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17362">17362</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="17363">17363</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="17364">17364</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="17365">17365</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17366">17366</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17367">17367</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17368">17368</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, 0:{ *:[i64] }, SETNE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVN_I64_I:{ *:[i32] } GPR32:{ *:[i32] }:$T, GPR64:{ *:[i64] }:$lhs, GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="17369">17369</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I64_I,</td></tr>
<tr><th id="17370">17370</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17371">17371</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17372">17372</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17373">17373</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17374">17374</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17375">17375</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17376">17376</th><td>      <i>// GIR_Coverage, 1652,</i></td></tr>
<tr><th id="17377">17377</th><td>      GIR_Done,</td></tr>
<tr><th id="17378">17378</th><td>    <i>// Label 1068: @41750</i></td></tr>
<tr><th id="17379">17379</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1069*/</i> <var>41831</var>, <i>// Rule ID 1665 //</i></td></tr>
<tr><th id="17380">17380</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="17381">17381</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17382">17382</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17383">17383</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17384">17384</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="17385">17385</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17386">17386</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17387">17387</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17388">17388</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17389">17389</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17390">17390</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="17391">17391</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17392">17392</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="17393">17393</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="17394">17394</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="17395">17395</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17396">17396</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETEQ:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVZ_I_S:{ *:[f32] } FGR32:{ *:[f32] }:$T, GPR32:{ *:[i32] }:$lhs, FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="17397">17397</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_S,</td></tr>
<tr><th id="17398">17398</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="17399">17399</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17400">17400</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17401">17401</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17402">17402</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17403">17403</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17404">17404</th><td>      <i>// GIR_Coverage, 1665,</i></td></tr>
<tr><th id="17405">17405</th><td>      GIR_Done,</td></tr>
<tr><th id="17406">17406</th><td>    <i>// Label 1069: @41831</i></td></tr>
<tr><th id="17407">17407</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1070*/</i> <var>41912</var>, <i>// Rule ID 1668 //</i></td></tr>
<tr><th id="17408">17408</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="17409">17409</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17410">17410</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17411">17411</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17412">17412</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="17413">17413</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17414">17414</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17415">17415</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17416">17416</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17417">17417</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17418">17418</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="17419">17419</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17420">17420</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="17421">17421</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="17422">17422</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="17423">17423</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17424">17424</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETNE:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVN_I_S:{ *:[f32] } FGR32:{ *:[f32] }:$T, GPR32:{ *:[i32] }:$lhs, FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="17425">17425</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_S,</td></tr>
<tr><th id="17426">17426</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="17427">17427</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17428">17428</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17429">17429</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17430">17430</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17431">17431</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17432">17432</th><td>      <i>// GIR_Coverage, 1668,</i></td></tr>
<tr><th id="17433">17433</th><td>      GIR_Done,</td></tr>
<tr><th id="17434">17434</th><td>    <i>// Label 1070: @41912</i></td></tr>
<tr><th id="17435">17435</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1071*/</i> <var>41993</var>, <i>// Rule ID 1678 //</i></td></tr>
<tr><th id="17436">17436</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="17437">17437</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17438">17438</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17439">17439</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17440">17440</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="17441">17441</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17442">17442</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17443">17443</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="17444">17444</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="17445">17445</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17446">17446</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="17447">17447</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="17448">17448</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="17449">17449</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="17450">17450</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="17451">17451</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17452">17452</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, 0:{ *:[i64] }, SETEQ:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVZ_I64_S:{ *:[f32] } FGR32:{ *:[f32] }:$T, GPR64:{ *:[i64] }:$lhs, FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="17453">17453</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I64_S,</td></tr>
<tr><th id="17454">17454</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="17455">17455</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17456">17456</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17457">17457</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17458">17458</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17459">17459</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17460">17460</th><td>      <i>// GIR_Coverage, 1678,</i></td></tr>
<tr><th id="17461">17461</th><td>      GIR_Done,</td></tr>
<tr><th id="17462">17462</th><td>    <i>// Label 1071: @41993</i></td></tr>
<tr><th id="17463">17463</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1072*/</i> <var>42074</var>, <i>// Rule ID 1681 //</i></td></tr>
<tr><th id="17464">17464</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="17465">17465</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17466">17466</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17467">17467</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17468">17468</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="17469">17469</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17470">17470</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17471">17471</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="17472">17472</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="17473">17473</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17474">17474</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="17475">17475</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="17476">17476</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="17477">17477</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="17478">17478</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="17479">17479</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17480">17480</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, 0:{ *:[i64] }, SETNE:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVN_I64_S:{ *:[f32] } FGR32:{ *:[f32] }:$T, GPR64:{ *:[i64] }:$lhs, FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="17481">17481</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I64_S,</td></tr>
<tr><th id="17482">17482</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="17483">17483</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17484">17484</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17485">17485</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17486">17486</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17487">17487</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17488">17488</th><td>      <i>// GIR_Coverage, 1681,</i></td></tr>
<tr><th id="17489">17489</th><td>      GIR_Done,</td></tr>
<tr><th id="17490">17490</th><td>    <i>// Label 1072: @42074</i></td></tr>
<tr><th id="17491">17491</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1073*/</i> <var>42155</var>, <i>// Rule ID 1834 //</i></td></tr>
<tr><th id="17492">17492</th><td>      GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="17493">17493</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17494">17494</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17495">17495</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17496">17496</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="17497">17497</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17498">17498</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17499">17499</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17500">17500</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17501">17501</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17502">17502</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="17503">17503</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="17504">17504</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="17505">17505</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="17506">17506</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="17507">17507</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17508">17508</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$a, 0:{ *:[i32] }, SETEQ:{ *:[Other] }), CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y)  =&gt;  (SelBeqZ:{ *:[i32] } CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y, CPU16Regs:{ *:[i32] }:$a)</i></td></tr>
<tr><th id="17509">17509</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SelBeqZ,</td></tr>
<tr><th id="17510">17510</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd_</i></td></tr>
<tr><th id="17511">17511</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// x</i></td></tr>
<tr><th id="17512">17512</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// y</i></td></tr>
<tr><th id="17513">17513</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="17514">17514</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17515">17515</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17516">17516</th><td>      <i>// GIR_Coverage, 1834,</i></td></tr>
<tr><th id="17517">17517</th><td>      GIR_Done,</td></tr>
<tr><th id="17518">17518</th><td>    <i>// Label 1073: @42155</i></td></tr>
<tr><th id="17519">17519</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1074*/</i> <var>42236</var>, <i>// Rule ID 1837 //</i></td></tr>
<tr><th id="17520">17520</th><td>      GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="17521">17521</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17522">17522</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17523">17523</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17524">17524</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="17525">17525</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17526">17526</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17527">17527</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17528">17528</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17529">17529</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17530">17530</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="17531">17531</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="17532">17532</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="17533">17533</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="17534">17534</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="17535">17535</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17536">17536</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$a, 0:{ *:[i32] }, SETNE:{ *:[Other] }), CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y)  =&gt;  (SelBneZ:{ *:[i32] } CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y, CPU16Regs:{ *:[i32] }:$a)</i></td></tr>
<tr><th id="17537">17537</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SelBneZ,</td></tr>
<tr><th id="17538">17538</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd_</i></td></tr>
<tr><th id="17539">17539</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// x</i></td></tr>
<tr><th id="17540">17540</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// y</i></td></tr>
<tr><th id="17541">17541</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="17542">17542</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17543">17543</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17544">17544</th><td>      <i>// GIR_Coverage, 1837,</i></td></tr>
<tr><th id="17545">17545</th><td>      GIR_Done,</td></tr>
<tr><th id="17546">17546</th><td>    <i>// Label 1074: @42236</i></td></tr>
<tr><th id="17547">17547</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1075*/</i> <var>42317</var>, <i>// Rule ID 2181 //</i></td></tr>
<tr><th id="17548">17548</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="17549">17549</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17550">17550</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17551">17551</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17552">17552</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17553">17553</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17554">17554</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17555">17555</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17556">17556</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17557">17557</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17558">17558</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="17559">17559</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17560">17560</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="17561">17561</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17562">17562</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17563">17563</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17564">17564</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETEQ:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_MM:{ *:[i32] } GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="17565">17565</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_MM,</td></tr>
<tr><th id="17566">17566</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17567">17567</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17568">17568</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17569">17569</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17570">17570</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17571">17571</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17572">17572</th><td>      <i>// GIR_Coverage, 2181,</i></td></tr>
<tr><th id="17573">17573</th><td>      GIR_Done,</td></tr>
<tr><th id="17574">17574</th><td>    <i>// Label 1075: @42317</i></td></tr>
<tr><th id="17575">17575</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1076*/</i> <var>42398</var>, <i>// Rule ID 2185 //</i></td></tr>
<tr><th id="17576">17576</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="17577">17577</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17578">17578</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17579">17579</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17580">17580</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17581">17581</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17582">17582</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17583">17583</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17584">17584</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17585">17585</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17586">17586</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="17587">17587</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17588">17588</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="17589">17589</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17590">17590</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17591">17591</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17592">17592</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETNE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVN_I_MM:{ *:[i32] } GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="17593">17593</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_MM,</td></tr>
<tr><th id="17594">17594</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17595">17595</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17596">17596</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17597">17597</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17598">17598</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17599">17599</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17600">17600</th><td>      <i>// GIR_Coverage, 2185,</i></td></tr>
<tr><th id="17601">17601</th><td>      GIR_Done,</td></tr>
<tr><th id="17602">17602</th><td>    <i>// Label 1076: @42398</i></td></tr>
<tr><th id="17603">17603</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1077*/</i> <var>42479</var>, <i>// Rule ID 2195 //</i></td></tr>
<tr><th id="17604">17604</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="17605">17605</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17606">17606</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17607">17607</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17608">17608</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17609">17609</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17610">17610</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17611">17611</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17612">17612</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17613">17613</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17614">17614</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="17615">17615</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17616">17616</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="17617">17617</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17618">17618</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17619">17619</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17620">17620</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETEQ:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_MM:{ *:[i32] } GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="17621">17621</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_MM,</td></tr>
<tr><th id="17622">17622</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17623">17623</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17624">17624</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17625">17625</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17626">17626</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17627">17627</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17628">17628</th><td>      <i>// GIR_Coverage, 2195,</i></td></tr>
<tr><th id="17629">17629</th><td>      GIR_Done,</td></tr>
<tr><th id="17630">17630</th><td>    <i>// Label 1077: @42479</i></td></tr>
<tr><th id="17631">17631</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1078*/</i> <var>42560</var>, <i>// Rule ID 2199 //</i></td></tr>
<tr><th id="17632">17632</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="17633">17633</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17634">17634</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17635">17635</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17636">17636</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17637">17637</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17638">17638</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17639">17639</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17640">17640</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17641">17641</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17642">17642</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="17643">17643</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17644">17644</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="17645">17645</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17646">17646</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17647">17647</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17648">17648</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETNE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVN_I_MM:{ *:[i32] } GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="17649">17649</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_MM,</td></tr>
<tr><th id="17650">17650</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17651">17651</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17652">17652</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17653">17653</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17654">17654</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17655">17655</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17656">17656</th><td>      <i>// GIR_Coverage, 2199,</i></td></tr>
<tr><th id="17657">17657</th><td>      GIR_Done,</td></tr>
<tr><th id="17658">17658</th><td>    <i>// Label 1078: @42560</i></td></tr>
<tr><th id="17659">17659</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1079*/</i> <var>42641</var>, <i>// Rule ID 2227 //</i></td></tr>
<tr><th id="17660">17660</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="17661">17661</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17662">17662</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17663">17663</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17664">17664</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="17665">17665</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17666">17666</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17667">17667</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17668">17668</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17669">17669</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17670">17670</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="17671">17671</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17672">17672</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="17673">17673</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="17674">17674</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="17675">17675</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17676">17676</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETEQ:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVZ_I_S_MM:{ *:[f32] } FGR32:{ *:[f32] }:$T, GPR32:{ *:[i32] }:$lhs, FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="17677">17677</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_S_MM,</td></tr>
<tr><th id="17678">17678</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="17679">17679</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17680">17680</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17681">17681</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17682">17682</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17683">17683</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17684">17684</th><td>      <i>// GIR_Coverage, 2227,</i></td></tr>
<tr><th id="17685">17685</th><td>      GIR_Done,</td></tr>
<tr><th id="17686">17686</th><td>    <i>// Label 1079: @42641</i></td></tr>
<tr><th id="17687">17687</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1080*/</i> <var>42722</var>, <i>// Rule ID 2230 //</i></td></tr>
<tr><th id="17688">17688</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="17689">17689</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17690">17690</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17691">17691</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17692">17692</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="17693">17693</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17694">17694</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17695">17695</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17696">17696</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17697">17697</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17698">17698</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="17699">17699</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17700">17700</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="17701">17701</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="17702">17702</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="17703">17703</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17704">17704</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETNE:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVN_I_S_MM:{ *:[f32] } FGR32:{ *:[f32] }:$T, GPR32:{ *:[i32] }:$lhs, FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="17705">17705</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_S_MM,</td></tr>
<tr><th id="17706">17706</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="17707">17707</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17708">17708</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17709">17709</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17710">17710</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17711">17711</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17712">17712</th><td>      <i>// GIR_Coverage, 2230,</i></td></tr>
<tr><th id="17713">17713</th><td>      GIR_Done,</td></tr>
<tr><th id="17714">17714</th><td>    <i>// Label 1080: @42722</i></td></tr>
<tr><th id="17715">17715</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1081*/</i> <var>42823</var>, <i>// Rule ID 1600 //</i></td></tr>
<tr><th id="17716">17716</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="17717">17717</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17718">17718</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17719">17719</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17720">17720</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17721">17721</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17722">17722</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17723">17723</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17724">17724</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17725">17725</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17726">17726</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGE,</td></tr>
<tr><th id="17727">17727</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17728">17728</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17729">17729</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17730">17730</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17731">17731</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17732">17732</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETGE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_I:{ *:[i32] } GPR32:{ *:[i32] }:$T, (SLT:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="17733">17733</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="17734">17734</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT,</td></tr>
<tr><th id="17735">17735</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="17736">17736</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17737">17737</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="17738">17738</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17739">17739</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_I,</td></tr>
<tr><th id="17740">17740</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17741">17741</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17742">17742</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17743">17743</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17744">17744</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17745">17745</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17746">17746</th><td>      <i>// GIR_Coverage, 1600,</i></td></tr>
<tr><th id="17747">17747</th><td>      GIR_Done,</td></tr>
<tr><th id="17748">17748</th><td>    <i>// Label 1081: @42823</i></td></tr>
<tr><th id="17749">17749</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1082*/</i> <var>42924</var>, <i>// Rule ID 1601 //</i></td></tr>
<tr><th id="17750">17750</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="17751">17751</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17752">17752</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17753">17753</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17754">17754</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17755">17755</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17756">17756</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17757">17757</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17758">17758</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17759">17759</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17760">17760</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGE,</td></tr>
<tr><th id="17761">17761</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17762">17762</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17763">17763</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17764">17764</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17765">17765</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17766">17766</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETUGE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_I:{ *:[i32] } GPR32:{ *:[i32] }:$T, (SLTu:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="17767">17767</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="17768">17768</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu,</td></tr>
<tr><th id="17769">17769</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="17770">17770</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17771">17771</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="17772">17772</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17773">17773</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_I,</td></tr>
<tr><th id="17774">17774</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17775">17775</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17776">17776</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17777">17777</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17778">17778</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17779">17779</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17780">17780</th><td>      <i>// GIR_Coverage, 1601,</i></td></tr>
<tr><th id="17781">17781</th><td>      GIR_Done,</td></tr>
<tr><th id="17782">17782</th><td>    <i>// Label 1082: @42924</i></td></tr>
<tr><th id="17783">17783</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1083*/</i> <var>43025</var>, <i>// Rule ID 1604 //</i></td></tr>
<tr><th id="17784">17784</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="17785">17785</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17786">17786</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17787">17787</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17788">17788</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17789">17789</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17790">17790</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17791">17791</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17792">17792</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17793">17793</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17794">17794</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLE,</td></tr>
<tr><th id="17795">17795</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17796">17796</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17797">17797</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17798">17798</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17799">17799</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17800">17800</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETLE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_I:{ *:[i32] } GPR32:{ *:[i32] }:$T, (SLT:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="17801">17801</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="17802">17802</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT,</td></tr>
<tr><th id="17803">17803</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="17804">17804</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="17805">17805</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17806">17806</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17807">17807</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_I,</td></tr>
<tr><th id="17808">17808</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17809">17809</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17810">17810</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17811">17811</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17812">17812</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17813">17813</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17814">17814</th><td>      <i>// GIR_Coverage, 1604,</i></td></tr>
<tr><th id="17815">17815</th><td>      GIR_Done,</td></tr>
<tr><th id="17816">17816</th><td>    <i>// Label 1083: @43025</i></td></tr>
<tr><th id="17817">17817</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1084*/</i> <var>43126</var>, <i>// Rule ID 1605 //</i></td></tr>
<tr><th id="17818">17818</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="17819">17819</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17820">17820</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17821">17821</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17822">17822</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17823">17823</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17824">17824</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17825">17825</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17826">17826</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17827">17827</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17828">17828</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULE,</td></tr>
<tr><th id="17829">17829</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17830">17830</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17831">17831</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17832">17832</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17833">17833</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17834">17834</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETULE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_I:{ *:[i32] } GPR32:{ *:[i32] }:$T, (SLTu:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="17835">17835</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="17836">17836</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu,</td></tr>
<tr><th id="17837">17837</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="17838">17838</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="17839">17839</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17840">17840</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17841">17841</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_I,</td></tr>
<tr><th id="17842">17842</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17843">17843</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17844">17844</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17845">17845</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17846">17846</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17847">17847</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17848">17848</th><td>      <i>// GIR_Coverage, 1605,</i></td></tr>
<tr><th id="17849">17849</th><td>      GIR_Done,</td></tr>
<tr><th id="17850">17850</th><td>    <i>// Label 1084: @43126</i></td></tr>
<tr><th id="17851">17851</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1085*/</i> <var>43227</var>, <i>// Rule ID 1608 //</i></td></tr>
<tr><th id="17852">17852</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="17853">17853</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17854">17854</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17855">17855</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17856">17856</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17857">17857</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17858">17858</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17859">17859</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17860">17860</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17861">17861</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17862">17862</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="17863">17863</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17864">17864</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17865">17865</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17866">17866</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17867">17867</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17868">17868</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETEQ:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_I:{ *:[i32] } GPR32:{ *:[i32] }:$T, (XOR:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="17869">17869</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="17870">17870</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR,</td></tr>
<tr><th id="17871">17871</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="17872">17872</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17873">17873</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="17874">17874</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17875">17875</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_I,</td></tr>
<tr><th id="17876">17876</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17877">17877</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17878">17878</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17879">17879</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17880">17880</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17881">17881</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17882">17882</th><td>      <i>// GIR_Coverage, 1608,</i></td></tr>
<tr><th id="17883">17883</th><td>      GIR_Done,</td></tr>
<tr><th id="17884">17884</th><td>    <i>// Label 1085: @43227</i></td></tr>
<tr><th id="17885">17885</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1086*/</i> <var>43328</var>, <i>// Rule ID 1611 //</i></td></tr>
<tr><th id="17886">17886</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="17887">17887</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17888">17888</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17889">17889</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17890">17890</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17891">17891</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17892">17892</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17893">17893</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17894">17894</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17895">17895</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17896">17896</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="17897">17897</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17898">17898</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17899">17899</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17900">17900</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17901">17901</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17902">17902</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETNE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVN_I_I:{ *:[i32] } GPR32:{ *:[i32] }:$T, (XOR:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="17903">17903</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="17904">17904</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR,</td></tr>
<tr><th id="17905">17905</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="17906">17906</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17907">17907</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="17908">17908</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17909">17909</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_I,</td></tr>
<tr><th id="17910">17910</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17911">17911</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17912">17912</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17913">17913</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17914">17914</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17915">17915</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17916">17916</th><td>      <i>// GIR_Coverage, 1611,</i></td></tr>
<tr><th id="17917">17917</th><td>      GIR_Done,</td></tr>
<tr><th id="17918">17918</th><td>    <i>// Label 1086: @43328</i></td></tr>
<tr><th id="17919">17919</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1087*/</i> <var>43429</var>, <i>// Rule ID 1622 //</i></td></tr>
<tr><th id="17920">17920</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="17921">17921</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17922">17922</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17923">17923</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17924">17924</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17925">17925</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17926">17926</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17927">17927</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="17928">17928</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="17929">17929</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17930">17930</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGE,</td></tr>
<tr><th id="17931">17931</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="17932">17932</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="17933">17933</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17934">17934</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17935">17935</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17936">17936</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETGE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_I:{ *:[i32] } GPR32:{ *:[i32] }:$T, (SLT64:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="17937">17937</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="17938">17938</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT64,</td></tr>
<tr><th id="17939">17939</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="17940">17940</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17941">17941</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="17942">17942</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17943">17943</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_I,</td></tr>
<tr><th id="17944">17944</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17945">17945</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17946">17946</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17947">17947</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17948">17948</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17949">17949</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17950">17950</th><td>      <i>// GIR_Coverage, 1622,</i></td></tr>
<tr><th id="17951">17951</th><td>      GIR_Done,</td></tr>
<tr><th id="17952">17952</th><td>    <i>// Label 1087: @43429</i></td></tr>
<tr><th id="17953">17953</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1088*/</i> <var>43530</var>, <i>// Rule ID 1623 //</i></td></tr>
<tr><th id="17954">17954</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="17955">17955</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17956">17956</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17957">17957</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17958">17958</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17959">17959</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17960">17960</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17961">17961</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="17962">17962</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="17963">17963</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17964">17964</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGE,</td></tr>
<tr><th id="17965">17965</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="17966">17966</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="17967">17967</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17968">17968</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17969">17969</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17970">17970</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETUGE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_I:{ *:[i32] } GPR32:{ *:[i32] }:$T, (SLTu64:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="17971">17971</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="17972">17972</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu64,</td></tr>
<tr><th id="17973">17973</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="17974">17974</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="17975">17975</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="17976">17976</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="17977">17977</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_I,</td></tr>
<tr><th id="17978">17978</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="17979">17979</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="17980">17980</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="17981">17981</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="17982">17982</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17983">17983</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="17984">17984</th><td>      <i>// GIR_Coverage, 1623,</i></td></tr>
<tr><th id="17985">17985</th><td>      GIR_Done,</td></tr>
<tr><th id="17986">17986</th><td>    <i>// Label 1088: @43530</i></td></tr>
<tr><th id="17987">17987</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1089*/</i> <var>43631</var>, <i>// Rule ID 1626 //</i></td></tr>
<tr><th id="17988">17988</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="17989">17989</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17990">17990</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17991">17991</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="17992">17992</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="17993">17993</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="17994">17994</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="17995">17995</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="17996">17996</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="17997">17997</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="17998">17998</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLE,</td></tr>
<tr><th id="17999">17999</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="18000">18000</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="18001">18001</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18002">18002</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18003">18003</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18004">18004</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETLE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_I:{ *:[i32] } GPR32:{ *:[i32] }:$T, (SLT64:{ *:[i32] } GPR64:{ *:[i64] }:$rhs, GPR64:{ *:[i64] }:$lhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="18005">18005</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="18006">18006</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT64,</td></tr>
<tr><th id="18007">18007</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18008">18008</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18009">18009</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18010">18010</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18011">18011</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_I,</td></tr>
<tr><th id="18012">18012</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="18013">18013</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18014">18014</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18015">18015</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18016">18016</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18017">18017</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18018">18018</th><td>      <i>// GIR_Coverage, 1626,</i></td></tr>
<tr><th id="18019">18019</th><td>      GIR_Done,</td></tr>
<tr><th id="18020">18020</th><td>    <i>// Label 1089: @43631</i></td></tr>
<tr><th id="18021">18021</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1090*/</i> <var>43732</var>, <i>// Rule ID 1627 //</i></td></tr>
<tr><th id="18022">18022</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="18023">18023</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18024">18024</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18025">18025</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18026">18026</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18027">18027</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18028">18028</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18029">18029</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="18030">18030</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="18031">18031</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18032">18032</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULE,</td></tr>
<tr><th id="18033">18033</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="18034">18034</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="18035">18035</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18036">18036</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18037">18037</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18038">18038</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETULE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_I:{ *:[i32] } GPR32:{ *:[i32] }:$T, (SLTu64:{ *:[i32] } GPR64:{ *:[i64] }:$rhs, GPR64:{ *:[i64] }:$lhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="18039">18039</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="18040">18040</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu64,</td></tr>
<tr><th id="18041">18041</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18042">18042</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18043">18043</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18044">18044</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18045">18045</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_I,</td></tr>
<tr><th id="18046">18046</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="18047">18047</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18048">18048</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18049">18049</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18050">18050</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18051">18051</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18052">18052</th><td>      <i>// GIR_Coverage, 1627,</i></td></tr>
<tr><th id="18053">18053</th><td>      GIR_Done,</td></tr>
<tr><th id="18054">18054</th><td>    <i>// Label 1090: @43732</i></td></tr>
<tr><th id="18055">18055</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1091*/</i> <var>43833</var>, <i>// Rule ID 1640 //</i></td></tr>
<tr><th id="18056">18056</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="18057">18057</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18058">18058</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18059">18059</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18060">18060</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18061">18061</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18062">18062</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18063">18063</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="18064">18064</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="18065">18065</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18066">18066</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="18067">18067</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="18068">18068</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="18069">18069</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18070">18070</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18071">18071</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18072">18072</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETEQ:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I64_I:{ *:[i32] } GPR32:{ *:[i32] }:$T, (XOR64:{ *:[i64] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="18073">18073</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="18074">18074</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR64,</td></tr>
<tr><th id="18075">18075</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18076">18076</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18077">18077</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18078">18078</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18079">18079</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I64_I,</td></tr>
<tr><th id="18080">18080</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="18081">18081</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18082">18082</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18083">18083</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18084">18084</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18085">18085</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18086">18086</th><td>      <i>// GIR_Coverage, 1640,</i></td></tr>
<tr><th id="18087">18087</th><td>      GIR_Done,</td></tr>
<tr><th id="18088">18088</th><td>    <i>// Label 1091: @43833</i></td></tr>
<tr><th id="18089">18089</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1092*/</i> <var>43934</var>, <i>// Rule ID 1650 //</i></td></tr>
<tr><th id="18090">18090</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="18091">18091</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18092">18092</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18093">18093</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18094">18094</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18095">18095</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18096">18096</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18097">18097</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="18098">18098</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="18099">18099</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18100">18100</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="18101">18101</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="18102">18102</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="18103">18103</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18104">18104</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18105">18105</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18106">18106</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETNE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVN_I64_I:{ *:[i32] } GPR32:{ *:[i32] }:$T, (XOR64:{ *:[i64] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="18107">18107</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="18108">18108</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR64,</td></tr>
<tr><th id="18109">18109</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18110">18110</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18111">18111</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18112">18112</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18113">18113</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I64_I,</td></tr>
<tr><th id="18114">18114</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="18115">18115</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18116">18116</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18117">18117</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18118">18118</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18119">18119</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18120">18120</th><td>      <i>// GIR_Coverage, 1650,</i></td></tr>
<tr><th id="18121">18121</th><td>      GIR_Done,</td></tr>
<tr><th id="18122">18122</th><td>    <i>// Label 1092: @43934</i></td></tr>
<tr><th id="18123">18123</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1093*/</i> <var>44035</var>, <i>// Rule ID 1656 //</i></td></tr>
<tr><th id="18124">18124</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="18125">18125</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18126">18126</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18127">18127</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18128">18128</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18129">18129</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18130">18130</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18131">18131</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18132">18132</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18133">18133</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18134">18134</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGE,</td></tr>
<tr><th id="18135">18135</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18136">18136</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18137">18137</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18138">18138</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18139">18139</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18140">18140</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETGE:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVZ_I_S:{ *:[f32] } FGR32:{ *:[f32] }:$T, (SLT:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="18141">18141</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="18142">18142</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT,</td></tr>
<tr><th id="18143">18143</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18144">18144</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18145">18145</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18146">18146</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18147">18147</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_S,</td></tr>
<tr><th id="18148">18148</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="18149">18149</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18150">18150</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18151">18151</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18152">18152</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18153">18153</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18154">18154</th><td>      <i>// GIR_Coverage, 1656,</i></td></tr>
<tr><th id="18155">18155</th><td>      GIR_Done,</td></tr>
<tr><th id="18156">18156</th><td>    <i>// Label 1093: @44035</i></td></tr>
<tr><th id="18157">18157</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1094*/</i> <var>44136</var>, <i>// Rule ID 1657 //</i></td></tr>
<tr><th id="18158">18158</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="18159">18159</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18160">18160</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18161">18161</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18162">18162</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18163">18163</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18164">18164</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18165">18165</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18166">18166</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18167">18167</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18168">18168</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGE,</td></tr>
<tr><th id="18169">18169</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18170">18170</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18171">18171</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18172">18172</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18173">18173</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18174">18174</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETUGE:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVZ_I_S:{ *:[f32] } FGR32:{ *:[f32] }:$T, (SLTu:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="18175">18175</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="18176">18176</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu,</td></tr>
<tr><th id="18177">18177</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18178">18178</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18179">18179</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18180">18180</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18181">18181</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_S,</td></tr>
<tr><th id="18182">18182</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="18183">18183</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18184">18184</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18185">18185</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18186">18186</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18187">18187</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18188">18188</th><td>      <i>// GIR_Coverage, 1657,</i></td></tr>
<tr><th id="18189">18189</th><td>      GIR_Done,</td></tr>
<tr><th id="18190">18190</th><td>    <i>// Label 1094: @44136</i></td></tr>
<tr><th id="18191">18191</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1095*/</i> <var>44237</var>, <i>// Rule ID 1660 //</i></td></tr>
<tr><th id="18192">18192</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="18193">18193</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18194">18194</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18195">18195</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18196">18196</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18197">18197</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18198">18198</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18199">18199</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18200">18200</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18201">18201</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18202">18202</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLE,</td></tr>
<tr><th id="18203">18203</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18204">18204</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18205">18205</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18206">18206</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18207">18207</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18208">18208</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETLE:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVZ_I_S:{ *:[f32] } FGR32:{ *:[f32] }:$T, (SLT:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="18209">18209</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="18210">18210</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT,</td></tr>
<tr><th id="18211">18211</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18212">18212</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18213">18213</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18214">18214</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18215">18215</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_S,</td></tr>
<tr><th id="18216">18216</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="18217">18217</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18218">18218</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18219">18219</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18220">18220</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18221">18221</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18222">18222</th><td>      <i>// GIR_Coverage, 1660,</i></td></tr>
<tr><th id="18223">18223</th><td>      GIR_Done,</td></tr>
<tr><th id="18224">18224</th><td>    <i>// Label 1095: @44237</i></td></tr>
<tr><th id="18225">18225</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1096*/</i> <var>44338</var>, <i>// Rule ID 1661 //</i></td></tr>
<tr><th id="18226">18226</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="18227">18227</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18228">18228</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18229">18229</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18230">18230</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18231">18231</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18232">18232</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18233">18233</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18234">18234</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18235">18235</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18236">18236</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULE,</td></tr>
<tr><th id="18237">18237</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18238">18238</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18239">18239</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18240">18240</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18241">18241</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18242">18242</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETULE:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVZ_I_S:{ *:[f32] } FGR32:{ *:[f32] }:$T, (SLTu:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="18243">18243</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="18244">18244</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu,</td></tr>
<tr><th id="18245">18245</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18246">18246</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18247">18247</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18248">18248</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18249">18249</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_S,</td></tr>
<tr><th id="18250">18250</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="18251">18251</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18252">18252</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18253">18253</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18254">18254</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18255">18255</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18256">18256</th><td>      <i>// GIR_Coverage, 1661,</i></td></tr>
<tr><th id="18257">18257</th><td>      GIR_Done,</td></tr>
<tr><th id="18258">18258</th><td>    <i>// Label 1096: @44338</i></td></tr>
<tr><th id="18259">18259</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1097*/</i> <var>44439</var>, <i>// Rule ID 1664 //</i></td></tr>
<tr><th id="18260">18260</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="18261">18261</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18262">18262</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18263">18263</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18264">18264</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18265">18265</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18266">18266</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18267">18267</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18268">18268</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18269">18269</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18270">18270</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="18271">18271</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18272">18272</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18273">18273</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18274">18274</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18275">18275</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18276">18276</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETEQ:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVZ_I_S:{ *:[f32] } FGR32:{ *:[f32] }:$T, (XOR:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="18277">18277</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="18278">18278</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR,</td></tr>
<tr><th id="18279">18279</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18280">18280</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18281">18281</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18282">18282</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18283">18283</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_S,</td></tr>
<tr><th id="18284">18284</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="18285">18285</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18286">18286</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18287">18287</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18288">18288</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18289">18289</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18290">18290</th><td>      <i>// GIR_Coverage, 1664,</i></td></tr>
<tr><th id="18291">18291</th><td>      GIR_Done,</td></tr>
<tr><th id="18292">18292</th><td>    <i>// Label 1097: @44439</i></td></tr>
<tr><th id="18293">18293</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1098*/</i> <var>44540</var>, <i>// Rule ID 1666 //</i></td></tr>
<tr><th id="18294">18294</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="18295">18295</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18296">18296</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18297">18297</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18298">18298</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18299">18299</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18300">18300</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18301">18301</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18302">18302</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18303">18303</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18304">18304</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="18305">18305</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18306">18306</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18307">18307</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18308">18308</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18309">18309</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18310">18310</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETNE:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVN_I_S:{ *:[f32] } FGR32:{ *:[f32] }:$T, (XOR:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="18311">18311</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="18312">18312</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR,</td></tr>
<tr><th id="18313">18313</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18314">18314</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18315">18315</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18316">18316</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18317">18317</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_S,</td></tr>
<tr><th id="18318">18318</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="18319">18319</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18320">18320</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18321">18321</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18322">18322</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18323">18323</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18324">18324</th><td>      <i>// GIR_Coverage, 1666,</i></td></tr>
<tr><th id="18325">18325</th><td>      GIR_Done,</td></tr>
<tr><th id="18326">18326</th><td>    <i>// Label 1098: @44540</i></td></tr>
<tr><th id="18327">18327</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1099*/</i> <var>44641</var>, <i>// Rule ID 1669 //</i></td></tr>
<tr><th id="18328">18328</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="18329">18329</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18330">18330</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18331">18331</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18332">18332</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18333">18333</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18334">18334</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18335">18335</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="18336">18336</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="18337">18337</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18338">18338</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGE,</td></tr>
<tr><th id="18339">18339</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="18340">18340</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="18341">18341</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18342">18342</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18343">18343</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18344">18344</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETGE:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVZ_I_S:{ *:[f32] } FGR32:{ *:[f32] }:$T, (SLT64:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs), FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="18345">18345</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="18346">18346</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT64,</td></tr>
<tr><th id="18347">18347</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18348">18348</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18349">18349</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18350">18350</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18351">18351</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_S,</td></tr>
<tr><th id="18352">18352</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="18353">18353</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18354">18354</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18355">18355</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18356">18356</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18357">18357</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18358">18358</th><td>      <i>// GIR_Coverage, 1669,</i></td></tr>
<tr><th id="18359">18359</th><td>      GIR_Done,</td></tr>
<tr><th id="18360">18360</th><td>    <i>// Label 1099: @44641</i></td></tr>
<tr><th id="18361">18361</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1100*/</i> <var>44742</var>, <i>// Rule ID 1670 //</i></td></tr>
<tr><th id="18362">18362</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="18363">18363</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18364">18364</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18365">18365</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18366">18366</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18367">18367</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18368">18368</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18369">18369</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="18370">18370</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="18371">18371</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18372">18372</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGE,</td></tr>
<tr><th id="18373">18373</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="18374">18374</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="18375">18375</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18376">18376</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18377">18377</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18378">18378</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETUGE:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVZ_I_S:{ *:[f32] } FGR32:{ *:[f32] }:$T, (SLTu64:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs), FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="18379">18379</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="18380">18380</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu64,</td></tr>
<tr><th id="18381">18381</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18382">18382</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18383">18383</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18384">18384</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18385">18385</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_S,</td></tr>
<tr><th id="18386">18386</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="18387">18387</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18388">18388</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18389">18389</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18390">18390</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18391">18391</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18392">18392</th><td>      <i>// GIR_Coverage, 1670,</i></td></tr>
<tr><th id="18393">18393</th><td>      GIR_Done,</td></tr>
<tr><th id="18394">18394</th><td>    <i>// Label 1100: @44742</i></td></tr>
<tr><th id="18395">18395</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1101*/</i> <var>44843</var>, <i>// Rule ID 1673 //</i></td></tr>
<tr><th id="18396">18396</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="18397">18397</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18398">18398</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18399">18399</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18400">18400</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18401">18401</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18402">18402</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18403">18403</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="18404">18404</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="18405">18405</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18406">18406</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLE,</td></tr>
<tr><th id="18407">18407</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="18408">18408</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="18409">18409</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18410">18410</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18411">18411</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18412">18412</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETLE:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVZ_I_S:{ *:[f32] } FGR32:{ *:[f32] }:$T, (SLT64:{ *:[i32] } GPR64:{ *:[i64] }:$rhs, GPR64:{ *:[i64] }:$lhs), FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="18413">18413</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="18414">18414</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT64,</td></tr>
<tr><th id="18415">18415</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18416">18416</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18417">18417</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18418">18418</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18419">18419</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_S,</td></tr>
<tr><th id="18420">18420</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="18421">18421</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18422">18422</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18423">18423</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18424">18424</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18425">18425</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18426">18426</th><td>      <i>// GIR_Coverage, 1673,</i></td></tr>
<tr><th id="18427">18427</th><td>      GIR_Done,</td></tr>
<tr><th id="18428">18428</th><td>    <i>// Label 1101: @44843</i></td></tr>
<tr><th id="18429">18429</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1102*/</i> <var>44944</var>, <i>// Rule ID 1674 //</i></td></tr>
<tr><th id="18430">18430</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="18431">18431</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18432">18432</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18433">18433</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18434">18434</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18435">18435</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18436">18436</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18437">18437</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="18438">18438</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="18439">18439</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18440">18440</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULE,</td></tr>
<tr><th id="18441">18441</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="18442">18442</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="18443">18443</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18444">18444</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18445">18445</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18446">18446</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETULE:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVZ_I_S:{ *:[f32] } FGR32:{ *:[f32] }:$T, (SLTu64:{ *:[i32] } GPR64:{ *:[i64] }:$rhs, GPR64:{ *:[i64] }:$lhs), FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="18447">18447</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="18448">18448</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu64,</td></tr>
<tr><th id="18449">18449</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18450">18450</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18451">18451</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18452">18452</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18453">18453</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_S,</td></tr>
<tr><th id="18454">18454</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="18455">18455</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18456">18456</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18457">18457</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18458">18458</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18459">18459</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18460">18460</th><td>      <i>// GIR_Coverage, 1674,</i></td></tr>
<tr><th id="18461">18461</th><td>      GIR_Done,</td></tr>
<tr><th id="18462">18462</th><td>    <i>// Label 1102: @44944</i></td></tr>
<tr><th id="18463">18463</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1103*/</i> <var>45045</var>, <i>// Rule ID 1677 //</i></td></tr>
<tr><th id="18464">18464</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="18465">18465</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18466">18466</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18467">18467</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18468">18468</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18469">18469</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18470">18470</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18471">18471</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="18472">18472</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="18473">18473</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18474">18474</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="18475">18475</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="18476">18476</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="18477">18477</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18478">18478</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18479">18479</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18480">18480</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETEQ:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVZ_I64_S:{ *:[f32] } FGR32:{ *:[f32] }:$T, (XOR64:{ *:[i64] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs), FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="18481">18481</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="18482">18482</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR64,</td></tr>
<tr><th id="18483">18483</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18484">18484</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18485">18485</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18486">18486</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18487">18487</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I64_S,</td></tr>
<tr><th id="18488">18488</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="18489">18489</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18490">18490</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18491">18491</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18492">18492</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18493">18493</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18494">18494</th><td>      <i>// GIR_Coverage, 1677,</i></td></tr>
<tr><th id="18495">18495</th><td>      GIR_Done,</td></tr>
<tr><th id="18496">18496</th><td>    <i>// Label 1103: @45045</i></td></tr>
<tr><th id="18497">18497</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1104*/</i> <var>45146</var>, <i>// Rule ID 1679 //</i></td></tr>
<tr><th id="18498">18498</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="18499">18499</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18500">18500</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18501">18501</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18502">18502</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18503">18503</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18504">18504</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18505">18505</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="18506">18506</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="18507">18507</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18508">18508</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="18509">18509</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="18510">18510</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="18511">18511</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18512">18512</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="18513">18513</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18514">18514</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETNE:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVN_I64_S:{ *:[f32] } FGR32:{ *:[f32] }:$T, (XOR64:{ *:[i64] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs), FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="18515">18515</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="18516">18516</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR64,</td></tr>
<tr><th id="18517">18517</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18518">18518</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18519">18519</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18520">18520</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18521">18521</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I64_S,</td></tr>
<tr><th id="18522">18522</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="18523">18523</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18524">18524</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18525">18525</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18526">18526</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18527">18527</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18528">18528</th><td>      <i>// GIR_Coverage, 1679,</i></td></tr>
<tr><th id="18529">18529</th><td>      GIR_Done,</td></tr>
<tr><th id="18530">18530</th><td>    <i>// Label 1104: @45146</i></td></tr>
<tr><th id="18531">18531</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1105*/</i> <var>45231</var>, <i>// Rule ID 1826 //</i></td></tr>
<tr><th id="18532">18532</th><td>      GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="18533">18533</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18534">18534</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18535">18535</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18536">18536</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18537">18537</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18538">18538</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18539">18539</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18540">18540</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18541">18541</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18542">18542</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGE,</td></tr>
<tr><th id="18543">18543</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18544">18544</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18545">18545</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18546">18546</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18547">18547</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18548">18548</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$a, CPU16Regs:{ *:[i32] }:$b, SETGE:{ *:[Other] }), CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y)  =&gt;  (SelTBteqZSlt:{ *:[i32] } CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y, CPU16Regs:{ *:[i32] }:$a, CPU16Regs:{ *:[i32] }:$b)</i></td></tr>
<tr><th id="18549">18549</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SelTBteqZSlt,</td></tr>
<tr><th id="18550">18550</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd_</i></td></tr>
<tr><th id="18551">18551</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// x</i></td></tr>
<tr><th id="18552">18552</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// y</i></td></tr>
<tr><th id="18553">18553</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="18554">18554</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// b</i></td></tr>
<tr><th id="18555">18555</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18556">18556</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18557">18557</th><td>      <i>// GIR_Coverage, 1826,</i></td></tr>
<tr><th id="18558">18558</th><td>      GIR_Done,</td></tr>
<tr><th id="18559">18559</th><td>    <i>// Label 1105: @45231</i></td></tr>
<tr><th id="18560">18560</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1106*/</i> <var>45316</var>, <i>// Rule ID 1827 //</i></td></tr>
<tr><th id="18561">18561</th><td>      GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="18562">18562</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18563">18563</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18564">18564</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18565">18565</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18566">18566</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18567">18567</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18568">18568</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18569">18569</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18570">18570</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18571">18571</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGT,</td></tr>
<tr><th id="18572">18572</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18573">18573</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18574">18574</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18575">18575</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18576">18576</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18577">18577</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$a, CPU16Regs:{ *:[i32] }:$b, SETGT:{ *:[Other] }), CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y)  =&gt;  (SelTBtneZSlt:{ *:[i32] } CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y, CPU16Regs:{ *:[i32] }:$b, CPU16Regs:{ *:[i32] }:$a)</i></td></tr>
<tr><th id="18578">18578</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SelTBtneZSlt,</td></tr>
<tr><th id="18579">18579</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd_</i></td></tr>
<tr><th id="18580">18580</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// x</i></td></tr>
<tr><th id="18581">18581</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// y</i></td></tr>
<tr><th id="18582">18582</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// b</i></td></tr>
<tr><th id="18583">18583</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="18584">18584</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18585">18585</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18586">18586</th><td>      <i>// GIR_Coverage, 1827,</i></td></tr>
<tr><th id="18587">18587</th><td>      GIR_Done,</td></tr>
<tr><th id="18588">18588</th><td>    <i>// Label 1106: @45316</i></td></tr>
<tr><th id="18589">18589</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1107*/</i> <var>45401</var>, <i>// Rule ID 1828 //</i></td></tr>
<tr><th id="18590">18590</th><td>      GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="18591">18591</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18592">18592</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18593">18593</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18594">18594</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18595">18595</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18596">18596</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18597">18597</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18598">18598</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18599">18599</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18600">18600</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGE,</td></tr>
<tr><th id="18601">18601</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18602">18602</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18603">18603</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18604">18604</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18605">18605</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18606">18606</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$a, CPU16Regs:{ *:[i32] }:$b, SETUGE:{ *:[Other] }), CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y)  =&gt;  (SelTBteqZSltu:{ *:[i32] } CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y, CPU16Regs:{ *:[i32] }:$a, CPU16Regs:{ *:[i32] }:$b)</i></td></tr>
<tr><th id="18607">18607</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SelTBteqZSltu,</td></tr>
<tr><th id="18608">18608</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd_</i></td></tr>
<tr><th id="18609">18609</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// x</i></td></tr>
<tr><th id="18610">18610</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// y</i></td></tr>
<tr><th id="18611">18611</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="18612">18612</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// b</i></td></tr>
<tr><th id="18613">18613</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18614">18614</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18615">18615</th><td>      <i>// GIR_Coverage, 1828,</i></td></tr>
<tr><th id="18616">18616</th><td>      GIR_Done,</td></tr>
<tr><th id="18617">18617</th><td>    <i>// Label 1107: @45401</i></td></tr>
<tr><th id="18618">18618</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1108*/</i> <var>45486</var>, <i>// Rule ID 1829 //</i></td></tr>
<tr><th id="18619">18619</th><td>      GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="18620">18620</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18621">18621</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18622">18622</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18623">18623</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18624">18624</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18625">18625</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18626">18626</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18627">18627</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18628">18628</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18629">18629</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGT,</td></tr>
<tr><th id="18630">18630</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18631">18631</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18632">18632</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18633">18633</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18634">18634</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18635">18635</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$a, CPU16Regs:{ *:[i32] }:$b, SETUGT:{ *:[Other] }), CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y)  =&gt;  (SelTBtneZSltu:{ *:[i32] } CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y, CPU16Regs:{ *:[i32] }:$b, CPU16Regs:{ *:[i32] }:$a)</i></td></tr>
<tr><th id="18636">18636</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SelTBtneZSltu,</td></tr>
<tr><th id="18637">18637</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd_</i></td></tr>
<tr><th id="18638">18638</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// x</i></td></tr>
<tr><th id="18639">18639</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// y</i></td></tr>
<tr><th id="18640">18640</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// b</i></td></tr>
<tr><th id="18641">18641</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="18642">18642</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18643">18643</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18644">18644</th><td>      <i>// GIR_Coverage, 1829,</i></td></tr>
<tr><th id="18645">18645</th><td>      GIR_Done,</td></tr>
<tr><th id="18646">18646</th><td>    <i>// Label 1108: @45486</i></td></tr>
<tr><th id="18647">18647</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1109*/</i> <var>45571</var>, <i>// Rule ID 1831 //</i></td></tr>
<tr><th id="18648">18648</th><td>      GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="18649">18649</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18650">18650</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18651">18651</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18652">18652</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18653">18653</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18654">18654</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18655">18655</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18656">18656</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18657">18657</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18658">18658</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLE,</td></tr>
<tr><th id="18659">18659</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18660">18660</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18661">18661</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18662">18662</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18663">18663</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18664">18664</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$a, CPU16Regs:{ *:[i32] }:$b, SETLE:{ *:[Other] }), CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y)  =&gt;  (SelTBteqZSlt:{ *:[i32] } CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y, CPU16Regs:{ *:[i32] }:$b, CPU16Regs:{ *:[i32] }:$a)</i></td></tr>
<tr><th id="18665">18665</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SelTBteqZSlt,</td></tr>
<tr><th id="18666">18666</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd_</i></td></tr>
<tr><th id="18667">18667</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// x</i></td></tr>
<tr><th id="18668">18668</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// y</i></td></tr>
<tr><th id="18669">18669</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// b</i></td></tr>
<tr><th id="18670">18670</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="18671">18671</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18672">18672</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18673">18673</th><td>      <i>// GIR_Coverage, 1831,</i></td></tr>
<tr><th id="18674">18674</th><td>      GIR_Done,</td></tr>
<tr><th id="18675">18675</th><td>    <i>// Label 1109: @45571</i></td></tr>
<tr><th id="18676">18676</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1110*/</i> <var>45656</var>, <i>// Rule ID 1832 //</i></td></tr>
<tr><th id="18677">18677</th><td>      GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="18678">18678</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18679">18679</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18680">18680</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18681">18681</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18682">18682</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18683">18683</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18684">18684</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18685">18685</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18686">18686</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18687">18687</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULE,</td></tr>
<tr><th id="18688">18688</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18689">18689</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18690">18690</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18691">18691</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18692">18692</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18693">18693</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$a, CPU16Regs:{ *:[i32] }:$b, SETULE:{ *:[Other] }), CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y)  =&gt;  (SelTBteqZSltu:{ *:[i32] } CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y, CPU16Regs:{ *:[i32] }:$b, CPU16Regs:{ *:[i32] }:$a)</i></td></tr>
<tr><th id="18694">18694</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SelTBteqZSltu,</td></tr>
<tr><th id="18695">18695</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd_</i></td></tr>
<tr><th id="18696">18696</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// x</i></td></tr>
<tr><th id="18697">18697</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// y</i></td></tr>
<tr><th id="18698">18698</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// b</i></td></tr>
<tr><th id="18699">18699</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="18700">18700</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18701">18701</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18702">18702</th><td>      <i>// GIR_Coverage, 1832,</i></td></tr>
<tr><th id="18703">18703</th><td>      GIR_Done,</td></tr>
<tr><th id="18704">18704</th><td>    <i>// Label 1110: @45656</i></td></tr>
<tr><th id="18705">18705</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1111*/</i> <var>45741</var>, <i>// Rule ID 1833 //</i></td></tr>
<tr><th id="18706">18706</th><td>      GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="18707">18707</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18708">18708</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18709">18709</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18710">18710</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18711">18711</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18712">18712</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18713">18713</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18714">18714</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18715">18715</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18716">18716</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="18717">18717</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18718">18718</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18719">18719</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18720">18720</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18721">18721</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18722">18722</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$a, CPU16Regs:{ *:[i32] }:$b, SETEQ:{ *:[Other] }), CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y)  =&gt;  (SelTBteqZCmp:{ *:[i32] } CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y, CPU16Regs:{ *:[i32] }:$b, CPU16Regs:{ *:[i32] }:$a)</i></td></tr>
<tr><th id="18723">18723</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SelTBteqZCmp,</td></tr>
<tr><th id="18724">18724</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd_</i></td></tr>
<tr><th id="18725">18725</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// x</i></td></tr>
<tr><th id="18726">18726</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// y</i></td></tr>
<tr><th id="18727">18727</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// b</i></td></tr>
<tr><th id="18728">18728</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="18729">18729</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18730">18730</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18731">18731</th><td>      <i>// GIR_Coverage, 1833,</i></td></tr>
<tr><th id="18732">18732</th><td>      GIR_Done,</td></tr>
<tr><th id="18733">18733</th><td>    <i>// Label 1111: @45741</i></td></tr>
<tr><th id="18734">18734</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1112*/</i> <var>45826</var>, <i>// Rule ID 1836 //</i></td></tr>
<tr><th id="18735">18735</th><td>      GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="18736">18736</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18737">18737</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18738">18738</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18739">18739</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18740">18740</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18741">18741</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18742">18742</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18743">18743</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18744">18744</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18745">18745</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="18746">18746</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18747">18747</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18748">18748</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18749">18749</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="18750">18750</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18751">18751</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } CPU16Regs:{ *:[i32] }:$a, CPU16Regs:{ *:[i32] }:$b, SETNE:{ *:[Other] }), CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y)  =&gt;  (SelTBtneZCmp:{ *:[i32] } CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y, CPU16Regs:{ *:[i32] }:$b, CPU16Regs:{ *:[i32] }:$a)</i></td></tr>
<tr><th id="18752">18752</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SelTBtneZCmp,</td></tr>
<tr><th id="18753">18753</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd_</i></td></tr>
<tr><th id="18754">18754</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// x</i></td></tr>
<tr><th id="18755">18755</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// y</i></td></tr>
<tr><th id="18756">18756</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// b</i></td></tr>
<tr><th id="18757">18757</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// a</i></td></tr>
<tr><th id="18758">18758</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18759">18759</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18760">18760</th><td>      <i>// GIR_Coverage, 1836,</i></td></tr>
<tr><th id="18761">18761</th><td>      GIR_Done,</td></tr>
<tr><th id="18762">18762</th><td>    <i>// Label 1112: @45826</i></td></tr>
<tr><th id="18763">18763</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1113*/</i> <var>45927</var>, <i>// Rule ID 2172 //</i></td></tr>
<tr><th id="18764">18764</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="18765">18765</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18766">18766</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18767">18767</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18768">18768</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18769">18769</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18770">18770</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18771">18771</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18772">18772</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18773">18773</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18774">18774</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGE,</td></tr>
<tr><th id="18775">18775</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18776">18776</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18777">18777</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18778">18778</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18779">18779</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18780">18780</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETGE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_MM:{ *:[i32] } GPR32:{ *:[i32] }:$T, (SLT_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="18781">18781</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="18782">18782</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT_MM,</td></tr>
<tr><th id="18783">18783</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18784">18784</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18785">18785</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18786">18786</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18787">18787</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_MM,</td></tr>
<tr><th id="18788">18788</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="18789">18789</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18790">18790</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18791">18791</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18792">18792</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18793">18793</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18794">18794</th><td>      <i>// GIR_Coverage, 2172,</i></td></tr>
<tr><th id="18795">18795</th><td>      GIR_Done,</td></tr>
<tr><th id="18796">18796</th><td>    <i>// Label 1113: @45927</i></td></tr>
<tr><th id="18797">18797</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1114*/</i> <var>46028</var>, <i>// Rule ID 2173 //</i></td></tr>
<tr><th id="18798">18798</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="18799">18799</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18800">18800</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18801">18801</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18802">18802</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18803">18803</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18804">18804</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18805">18805</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18806">18806</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18807">18807</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18808">18808</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGE,</td></tr>
<tr><th id="18809">18809</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18810">18810</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18811">18811</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18812">18812</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18813">18813</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18814">18814</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETUGE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_MM:{ *:[i32] } GPR32:{ *:[i32] }:$T, (SLTu_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="18815">18815</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="18816">18816</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu_MM,</td></tr>
<tr><th id="18817">18817</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18818">18818</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18819">18819</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18820">18820</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18821">18821</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_MM,</td></tr>
<tr><th id="18822">18822</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="18823">18823</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18824">18824</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18825">18825</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18826">18826</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18827">18827</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18828">18828</th><td>      <i>// GIR_Coverage, 2173,</i></td></tr>
<tr><th id="18829">18829</th><td>      GIR_Done,</td></tr>
<tr><th id="18830">18830</th><td>    <i>// Label 1114: @46028</i></td></tr>
<tr><th id="18831">18831</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1115*/</i> <var>46129</var>, <i>// Rule ID 2176 //</i></td></tr>
<tr><th id="18832">18832</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="18833">18833</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18834">18834</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18835">18835</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18836">18836</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18837">18837</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18838">18838</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18839">18839</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18840">18840</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18841">18841</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18842">18842</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLE,</td></tr>
<tr><th id="18843">18843</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18844">18844</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18845">18845</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18846">18846</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18847">18847</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18848">18848</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETLE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_MM:{ *:[i32] } GPR32:{ *:[i32] }:$T, (SLT_MM:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="18849">18849</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="18850">18850</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT_MM,</td></tr>
<tr><th id="18851">18851</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18852">18852</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18853">18853</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18854">18854</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18855">18855</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_MM,</td></tr>
<tr><th id="18856">18856</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="18857">18857</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18858">18858</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18859">18859</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18860">18860</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18861">18861</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18862">18862</th><td>      <i>// GIR_Coverage, 2176,</i></td></tr>
<tr><th id="18863">18863</th><td>      GIR_Done,</td></tr>
<tr><th id="18864">18864</th><td>    <i>// Label 1115: @46129</i></td></tr>
<tr><th id="18865">18865</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1116*/</i> <var>46230</var>, <i>// Rule ID 2177 //</i></td></tr>
<tr><th id="18866">18866</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="18867">18867</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18868">18868</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18869">18869</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18870">18870</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18871">18871</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18872">18872</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18873">18873</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18874">18874</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18875">18875</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18876">18876</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULE,</td></tr>
<tr><th id="18877">18877</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18878">18878</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18879">18879</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18880">18880</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18881">18881</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18882">18882</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETULE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_MM:{ *:[i32] } GPR32:{ *:[i32] }:$T, (SLTu_MM:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="18883">18883</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="18884">18884</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu_MM,</td></tr>
<tr><th id="18885">18885</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18886">18886</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18887">18887</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18888">18888</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18889">18889</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_MM,</td></tr>
<tr><th id="18890">18890</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="18891">18891</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18892">18892</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18893">18893</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18894">18894</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18895">18895</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18896">18896</th><td>      <i>// GIR_Coverage, 2177,</i></td></tr>
<tr><th id="18897">18897</th><td>      GIR_Done,</td></tr>
<tr><th id="18898">18898</th><td>    <i>// Label 1116: @46230</i></td></tr>
<tr><th id="18899">18899</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1117*/</i> <var>46331</var>, <i>// Rule ID 2180 //</i></td></tr>
<tr><th id="18900">18900</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="18901">18901</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18902">18902</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18903">18903</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18904">18904</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18905">18905</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18906">18906</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18907">18907</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18908">18908</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18909">18909</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18910">18910</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="18911">18911</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18912">18912</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18913">18913</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18914">18914</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18915">18915</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18916">18916</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETEQ:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_MM:{ *:[i32] } GPR32:{ *:[i32] }:$T, (XOR_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="18917">18917</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="18918">18918</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR_MM,</td></tr>
<tr><th id="18919">18919</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18920">18920</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18921">18921</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18922">18922</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18923">18923</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_MM,</td></tr>
<tr><th id="18924">18924</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="18925">18925</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18926">18926</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18927">18927</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18928">18928</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18929">18929</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18930">18930</th><td>      <i>// GIR_Coverage, 2180,</i></td></tr>
<tr><th id="18931">18931</th><td>      GIR_Done,</td></tr>
<tr><th id="18932">18932</th><td>    <i>// Label 1117: @46331</i></td></tr>
<tr><th id="18933">18933</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1118*/</i> <var>46432</var>, <i>// Rule ID 2183 //</i></td></tr>
<tr><th id="18934">18934</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="18935">18935</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18936">18936</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18937">18937</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18938">18938</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18939">18939</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18940">18940</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18941">18941</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18942">18942</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18943">18943</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18944">18944</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="18945">18945</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18946">18946</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18947">18947</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18948">18948</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18949">18949</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18950">18950</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETNE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVN_I_MM:{ *:[i32] } GPR32:{ *:[i32] }:$T, (XOR_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="18951">18951</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="18952">18952</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR_MM,</td></tr>
<tr><th id="18953">18953</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18954">18954</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18955">18955</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18956">18956</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18957">18957</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_MM,</td></tr>
<tr><th id="18958">18958</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="18959">18959</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18960">18960</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18961">18961</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18962">18962</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18963">18963</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18964">18964</th><td>      <i>// GIR_Coverage, 2183,</i></td></tr>
<tr><th id="18965">18965</th><td>      GIR_Done,</td></tr>
<tr><th id="18966">18966</th><td>    <i>// Label 1118: @46432</i></td></tr>
<tr><th id="18967">18967</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1119*/</i> <var>46533</var>, <i>// Rule ID 2186 //</i></td></tr>
<tr><th id="18968">18968</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="18969">18969</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18970">18970</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18971">18971</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18972">18972</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18973">18973</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="18974">18974</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="18975">18975</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18976">18976</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="18977">18977</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="18978">18978</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGE,</td></tr>
<tr><th id="18979">18979</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18980">18980</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18981">18981</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18982">18982</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="18983">18983</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18984">18984</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETGE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_MM:{ *:[i32] } GPR32:{ *:[i32] }:$T, (SLT_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="18985">18985</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="18986">18986</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT_MM,</td></tr>
<tr><th id="18987">18987</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="18988">18988</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="18989">18989</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="18990">18990</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="18991">18991</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_MM,</td></tr>
<tr><th id="18992">18992</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="18993">18993</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="18994">18994</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="18995">18995</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="18996">18996</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18997">18997</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="18998">18998</th><td>      <i>// GIR_Coverage, 2186,</i></td></tr>
<tr><th id="18999">18999</th><td>      GIR_Done,</td></tr>
<tr><th id="19000">19000</th><td>    <i>// Label 1119: @46533</i></td></tr>
<tr><th id="19001">19001</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1120*/</i> <var>46634</var>, <i>// Rule ID 2187 //</i></td></tr>
<tr><th id="19002">19002</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="19003">19003</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19004">19004</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19005">19005</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19006">19006</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19007">19007</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19008">19008</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19009">19009</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19010">19010</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19011">19011</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19012">19012</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGE,</td></tr>
<tr><th id="19013">19013</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19014">19014</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19015">19015</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19016">19016</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19017">19017</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19018">19018</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETUGE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_MM:{ *:[i32] } GPR32:{ *:[i32] }:$T, (SLTu_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="19019">19019</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="19020">19020</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu_MM,</td></tr>
<tr><th id="19021">19021</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="19022">19022</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19023">19023</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="19024">19024</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19025">19025</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_MM,</td></tr>
<tr><th id="19026">19026</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="19027">19027</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19028">19028</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="19029">19029</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19030">19030</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19031">19031</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19032">19032</th><td>      <i>// GIR_Coverage, 2187,</i></td></tr>
<tr><th id="19033">19033</th><td>      GIR_Done,</td></tr>
<tr><th id="19034">19034</th><td>    <i>// Label 1120: @46634</i></td></tr>
<tr><th id="19035">19035</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1121*/</i> <var>46735</var>, <i>// Rule ID 2190 //</i></td></tr>
<tr><th id="19036">19036</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="19037">19037</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19038">19038</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19039">19039</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19040">19040</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19041">19041</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19042">19042</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19043">19043</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19044">19044</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19045">19045</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19046">19046</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLE,</td></tr>
<tr><th id="19047">19047</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19048">19048</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19049">19049</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19050">19050</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19051">19051</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19052">19052</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETLE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_MM:{ *:[i32] } GPR32:{ *:[i32] }:$T, (SLT_MM:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="19053">19053</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="19054">19054</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT_MM,</td></tr>
<tr><th id="19055">19055</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="19056">19056</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="19057">19057</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19058">19058</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19059">19059</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_MM,</td></tr>
<tr><th id="19060">19060</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="19061">19061</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19062">19062</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="19063">19063</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19064">19064</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19065">19065</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19066">19066</th><td>      <i>// GIR_Coverage, 2190,</i></td></tr>
<tr><th id="19067">19067</th><td>      GIR_Done,</td></tr>
<tr><th id="19068">19068</th><td>    <i>// Label 1121: @46735</i></td></tr>
<tr><th id="19069">19069</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1122*/</i> <var>46836</var>, <i>// Rule ID 2191 //</i></td></tr>
<tr><th id="19070">19070</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="19071">19071</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19072">19072</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19073">19073</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19074">19074</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19075">19075</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19076">19076</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19077">19077</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19078">19078</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19079">19079</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19080">19080</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULE,</td></tr>
<tr><th id="19081">19081</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19082">19082</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19083">19083</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19084">19084</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19085">19085</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19086">19086</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETULE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_MM:{ *:[i32] } GPR32:{ *:[i32] }:$T, (SLTu_MM:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="19087">19087</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="19088">19088</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu_MM,</td></tr>
<tr><th id="19089">19089</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="19090">19090</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="19091">19091</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19092">19092</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19093">19093</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_MM,</td></tr>
<tr><th id="19094">19094</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="19095">19095</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19096">19096</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="19097">19097</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19098">19098</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19099">19099</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19100">19100</th><td>      <i>// GIR_Coverage, 2191,</i></td></tr>
<tr><th id="19101">19101</th><td>      GIR_Done,</td></tr>
<tr><th id="19102">19102</th><td>    <i>// Label 1122: @46836</i></td></tr>
<tr><th id="19103">19103</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1123*/</i> <var>46937</var>, <i>// Rule ID 2194 //</i></td></tr>
<tr><th id="19104">19104</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="19105">19105</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19106">19106</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19107">19107</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19108">19108</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19109">19109</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19110">19110</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19111">19111</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19112">19112</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19113">19113</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19114">19114</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="19115">19115</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19116">19116</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19117">19117</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19118">19118</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19119">19119</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19120">19120</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETEQ:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVZ_I_MM:{ *:[i32] } GPR32:{ *:[i32] }:$T, (XOR_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="19121">19121</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="19122">19122</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR_MM,</td></tr>
<tr><th id="19123">19123</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="19124">19124</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19125">19125</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="19126">19126</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19127">19127</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_MM,</td></tr>
<tr><th id="19128">19128</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="19129">19129</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19130">19130</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="19131">19131</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19132">19132</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19133">19133</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19134">19134</th><td>      <i>// GIR_Coverage, 2194,</i></td></tr>
<tr><th id="19135">19135</th><td>      GIR_Done,</td></tr>
<tr><th id="19136">19136</th><td>    <i>// Label 1123: @46937</i></td></tr>
<tr><th id="19137">19137</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1124*/</i> <var>47038</var>, <i>// Rule ID 2197 //</i></td></tr>
<tr><th id="19138">19138</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="19139">19139</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19140">19140</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19141">19141</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19142">19142</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19143">19143</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19144">19144</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19145">19145</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19146">19146</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19147">19147</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19148">19148</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="19149">19149</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19150">19150</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19151">19151</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19152">19152</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19153">19153</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19154">19154</th><td>      <i>// (select:{ *:[i32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETNE:{ *:[Other] }), GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVN_I_MM:{ *:[i32] } GPR32:{ *:[i32] }:$T, (XOR_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="19155">19155</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="19156">19156</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR_MM,</td></tr>
<tr><th id="19157">19157</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="19158">19158</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19159">19159</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="19160">19160</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19161">19161</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_MM,</td></tr>
<tr><th id="19162">19162</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="19163">19163</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19164">19164</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="19165">19165</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19166">19166</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19167">19167</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19168">19168</th><td>      <i>// GIR_Coverage, 2197,</i></td></tr>
<tr><th id="19169">19169</th><td>      GIR_Done,</td></tr>
<tr><th id="19170">19170</th><td>    <i>// Label 1124: @47038</i></td></tr>
<tr><th id="19171">19171</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1125*/</i> <var>47139</var>, <i>// Rule ID 2218 //</i></td></tr>
<tr><th id="19172">19172</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="19173">19173</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19174">19174</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19175">19175</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19176">19176</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19177">19177</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19178">19178</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19179">19179</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19180">19180</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19181">19181</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19182">19182</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGE,</td></tr>
<tr><th id="19183">19183</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19184">19184</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19185">19185</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19186">19186</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19187">19187</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19188">19188</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETGE:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVZ_I_S_MM:{ *:[f32] } FGR32:{ *:[f32] }:$T, (SLT_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="19189">19189</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="19190">19190</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT_MM,</td></tr>
<tr><th id="19191">19191</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="19192">19192</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19193">19193</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="19194">19194</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19195">19195</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_S_MM,</td></tr>
<tr><th id="19196">19196</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="19197">19197</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19198">19198</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="19199">19199</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19200">19200</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19201">19201</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19202">19202</th><td>      <i>// GIR_Coverage, 2218,</i></td></tr>
<tr><th id="19203">19203</th><td>      GIR_Done,</td></tr>
<tr><th id="19204">19204</th><td>    <i>// Label 1125: @47139</i></td></tr>
<tr><th id="19205">19205</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1126*/</i> <var>47240</var>, <i>// Rule ID 2219 //</i></td></tr>
<tr><th id="19206">19206</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="19207">19207</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19208">19208</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19209">19209</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19210">19210</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19211">19211</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19212">19212</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19213">19213</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19214">19214</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19215">19215</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19216">19216</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGE,</td></tr>
<tr><th id="19217">19217</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19218">19218</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19219">19219</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19220">19220</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19221">19221</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19222">19222</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETUGE:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVZ_I_S_MM:{ *:[f32] } FGR32:{ *:[f32] }:$T, (SLTu_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="19223">19223</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="19224">19224</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu_MM,</td></tr>
<tr><th id="19225">19225</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="19226">19226</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19227">19227</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="19228">19228</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19229">19229</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_S_MM,</td></tr>
<tr><th id="19230">19230</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="19231">19231</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19232">19232</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="19233">19233</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19234">19234</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19235">19235</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19236">19236</th><td>      <i>// GIR_Coverage, 2219,</i></td></tr>
<tr><th id="19237">19237</th><td>      GIR_Done,</td></tr>
<tr><th id="19238">19238</th><td>    <i>// Label 1126: @47240</i></td></tr>
<tr><th id="19239">19239</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1127*/</i> <var>47341</var>, <i>// Rule ID 2222 //</i></td></tr>
<tr><th id="19240">19240</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="19241">19241</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19242">19242</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19243">19243</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19244">19244</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19245">19245</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19246">19246</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19247">19247</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19248">19248</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19249">19249</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19250">19250</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLE,</td></tr>
<tr><th id="19251">19251</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19252">19252</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19253">19253</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19254">19254</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19255">19255</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19256">19256</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETLE:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVZ_I_S_MM:{ *:[f32] } FGR32:{ *:[f32] }:$T, (SLT_MM:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="19257">19257</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="19258">19258</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT_MM,</td></tr>
<tr><th id="19259">19259</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="19260">19260</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="19261">19261</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19262">19262</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19263">19263</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_S_MM,</td></tr>
<tr><th id="19264">19264</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="19265">19265</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19266">19266</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="19267">19267</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19268">19268</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19269">19269</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19270">19270</th><td>      <i>// GIR_Coverage, 2222,</i></td></tr>
<tr><th id="19271">19271</th><td>      GIR_Done,</td></tr>
<tr><th id="19272">19272</th><td>    <i>// Label 1127: @47341</i></td></tr>
<tr><th id="19273">19273</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1128*/</i> <var>47442</var>, <i>// Rule ID 2223 //</i></td></tr>
<tr><th id="19274">19274</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="19275">19275</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19276">19276</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19277">19277</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19278">19278</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19279">19279</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19280">19280</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19281">19281</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19282">19282</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19283">19283</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19284">19284</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULE,</td></tr>
<tr><th id="19285">19285</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19286">19286</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19287">19287</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19288">19288</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19289">19289</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19290">19290</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETULE:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVZ_I_S_MM:{ *:[f32] } FGR32:{ *:[f32] }:$T, (SLTu_MM:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="19291">19291</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="19292">19292</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu_MM,</td></tr>
<tr><th id="19293">19293</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="19294">19294</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="19295">19295</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19296">19296</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19297">19297</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_S_MM,</td></tr>
<tr><th id="19298">19298</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="19299">19299</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19300">19300</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="19301">19301</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19302">19302</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19303">19303</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19304">19304</th><td>      <i>// GIR_Coverage, 2223,</i></td></tr>
<tr><th id="19305">19305</th><td>      GIR_Done,</td></tr>
<tr><th id="19306">19306</th><td>    <i>// Label 1128: @47442</i></td></tr>
<tr><th id="19307">19307</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1129*/</i> <var>47543</var>, <i>// Rule ID 2226 //</i></td></tr>
<tr><th id="19308">19308</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="19309">19309</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19310">19310</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19311">19311</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19312">19312</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19313">19313</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19314">19314</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19315">19315</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19316">19316</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19317">19317</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19318">19318</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="19319">19319</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19320">19320</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19321">19321</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19322">19322</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19323">19323</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19324">19324</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETEQ:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVZ_I_S_MM:{ *:[f32] } FGR32:{ *:[f32] }:$T, (XOR_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="19325">19325</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="19326">19326</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR_MM,</td></tr>
<tr><th id="19327">19327</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="19328">19328</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19329">19329</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="19330">19330</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19331">19331</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_S_MM,</td></tr>
<tr><th id="19332">19332</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="19333">19333</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19334">19334</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="19335">19335</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19336">19336</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19337">19337</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19338">19338</th><td>      <i>// GIR_Coverage, 2226,</i></td></tr>
<tr><th id="19339">19339</th><td>      GIR_Done,</td></tr>
<tr><th id="19340">19340</th><td>    <i>// Label 1129: @47543</i></td></tr>
<tr><th id="19341">19341</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1130*/</i> <var>47644</var>, <i>// Rule ID 2228 //</i></td></tr>
<tr><th id="19342">19342</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="19343">19343</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19344">19344</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19345">19345</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19346">19346</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19347">19347</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19348">19348</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19349">19349</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19350">19350</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19351">19351</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19352">19352</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="19353">19353</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19354">19354</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19355">19355</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19356">19356</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19357">19357</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19358">19358</th><td>      <i>// (select:{ *:[f32] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETNE:{ *:[Other] }), FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVN_I_S_MM:{ *:[f32] } FGR32:{ *:[f32] }:$T, (XOR_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="19359">19359</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="19360">19360</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR_MM,</td></tr>
<tr><th id="19361">19361</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="19362">19362</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19363">19363</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="19364">19364</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19365">19365</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_S_MM,</td></tr>
<tr><th id="19366">19366</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="19367">19367</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19368">19368</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="19369">19369</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19370">19370</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19371">19371</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19372">19372</th><td>      <i>// GIR_Coverage, 2228,</i></td></tr>
<tr><th id="19373">19373</th><td>      GIR_Done,</td></tr>
<tr><th id="19374">19374</th><td>    <i>// Label 1130: @47644</i></td></tr>
<tr><th id="19375">19375</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1131*/</i> <var>47683</var>, <i>// Rule ID 283 //</i></td></tr>
<tr><th id="19376">19376</th><td>      GIM_CheckFeatures, GIFBS_HasStdEnc_NotMips4_32,</td></tr>
<tr><th id="19377">19377</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19378">19378</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19379">19379</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19380">19380</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19381">19381</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19382">19382</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19383">19383</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19384">19384</th><td>      <i>// (select:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$cond, GPR32Opnd:{ *:[i32] }:$T, GPR32Opnd:{ *:[i32] }:$F)  =&gt;  (PseudoSELECT_I:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$cond, GPR32Opnd:{ *:[i32] }:$T, GPR32Opnd:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="19385">19385</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PseudoSELECT_I,</td></tr>
<tr><th id="19386">19386</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19387">19387</th><td>      <i>// GIR_Coverage, 283,</i></td></tr>
<tr><th id="19388">19388</th><td>      GIR_Done,</td></tr>
<tr><th id="19389">19389</th><td>    <i>// Label 1131: @47683</i></td></tr>
<tr><th id="19390">19390</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1132*/</i> <var>47722</var>, <i>// Rule ID 285 //</i></td></tr>
<tr><th id="19391">19391</th><td>      GIM_CheckFeatures, GIFBS_HasStdEnc_NotMips4_32,</td></tr>
<tr><th id="19392">19392</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19393">19393</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19394">19394</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19395">19395</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19396">19396</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19397">19397</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19398">19398</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19399">19399</th><td>      <i>// (select:{ *:[f32] } GPR32Opnd:{ *:[i32] }:$cond, FGR32Opnd:{ *:[f32] }:$T, FGR32Opnd:{ *:[f32] }:$F)  =&gt;  (PseudoSELECT_S:{ *:[f32] } GPR32Opnd:{ *:[i32] }:$cond, FGR32Opnd:{ *:[f32] }:$T, FGR32Opnd:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="19400">19400</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PseudoSELECT_S,</td></tr>
<tr><th id="19401">19401</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19402">19402</th><td>      <i>// GIR_Coverage, 285,</i></td></tr>
<tr><th id="19403">19403</th><td>      GIR_Done,</td></tr>
<tr><th id="19404">19404</th><td>    <i>// Label 1132: @47722</i></td></tr>
<tr><th id="19405">19405</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1133*/</i> <var>47778</var>, <i>// Rule ID 322 //</i></td></tr>
<tr><th id="19406">19406</th><td>      GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="19407">19407</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19408">19408</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19409">19409</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19410">19410</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19411">19411</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGRCCRegClassID,</td></tr>
<tr><th id="19412">19412</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19413">19413</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19414">19414</th><td>      <i>// (select:{ *:[f32] } FGRCCOpnd:{ *:[i32] }:$fd_in, FGR32Opnd:{ *:[f32] }:$ft, FGR32Opnd:{ *:[f32] }:$fs)  =&gt;  (SEL_S:{ *:[f32] } FGRCCOpnd:{ *:[i32] }:$fd_in, FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="19415">19415</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SEL_S,</td></tr>
<tr><th id="19416">19416</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="19417">19417</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fd_in</i></td></tr>
<tr><th id="19418">19418</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// fs</i></td></tr>
<tr><th id="19419">19419</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="19420">19420</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19421">19421</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19422">19422</th><td>      <i>// GIR_Coverage, 322,</i></td></tr>
<tr><th id="19423">19423</th><td>      GIR_Done,</td></tr>
<tr><th id="19424">19424</th><td>    <i>// Label 1133: @47778</i></td></tr>
<tr><th id="19425">19425</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1134*/</i> <var>47834</var>, <i>// Rule ID 1199 //</i></td></tr>
<tr><th id="19426">19426</th><td>      GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="19427">19427</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19428">19428</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19429">19429</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19430">19430</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19431">19431</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGRCCRegClassID,</td></tr>
<tr><th id="19432">19432</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19433">19433</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19434">19434</th><td>      <i>// (select:{ *:[f32] } FGRCCOpnd:{ *:[i32] }:$fd_in, FGR32Opnd:{ *:[f32] }:$ft, FGR32Opnd:{ *:[f32] }:$fs)  =&gt;  (SEL_S_MMR6:{ *:[f32] } FGRCCOpnd:{ *:[i32] }:$fd_in, FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="19435">19435</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SEL_S_MMR6,</td></tr>
<tr><th id="19436">19436</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="19437">19437</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fd_in</i></td></tr>
<tr><th id="19438">19438</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// fs</i></td></tr>
<tr><th id="19439">19439</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="19440">19440</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19441">19441</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19442">19442</th><td>      <i>// GIR_Coverage, 1199,</i></td></tr>
<tr><th id="19443">19443</th><td>      GIR_Done,</td></tr>
<tr><th id="19444">19444</th><td>    <i>// Label 1134: @47834</i></td></tr>
<tr><th id="19445">19445</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1135*/</i> <var>47890</var>, <i>// Rule ID 1612 //</i></td></tr>
<tr><th id="19446">19446</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="19447">19447</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19448">19448</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19449">19449</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19450">19450</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19451">19451</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19452">19452</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19453">19453</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19454">19454</th><td>      <i>// (select:{ *:[i32] } GPR32:{ *:[i32] }:$cond, GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVN_I_I:{ *:[i32] } GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$cond, GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="19455">19455</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_I,</td></tr>
<tr><th id="19456">19456</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="19457">19457</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19458">19458</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="19459">19459</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19460">19460</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19461">19461</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19462">19462</th><td>      <i>// GIR_Coverage, 1612,</i></td></tr>
<tr><th id="19463">19463</th><td>      GIR_Done,</td></tr>
<tr><th id="19464">19464</th><td>    <i>// Label 1135: @47890</i></td></tr>
<tr><th id="19465">19465</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1136*/</i> <var>47946</var>, <i>// Rule ID 1651 //</i></td></tr>
<tr><th id="19466">19466</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="19467">19467</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19468">19468</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19469">19469</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19470">19470</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19471">19471</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="19472">19472</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19473">19473</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19474">19474</th><td>      <i>// (select:{ *:[i32] } GPR64:{ *:[i64] }:$cond, GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVN_I64_I:{ *:[i32] } GPR32:{ *:[i32] }:$T, GPR64:{ *:[i64] }:$cond, GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="19475">19475</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I64_I,</td></tr>
<tr><th id="19476">19476</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="19477">19477</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19478">19478</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="19479">19479</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19480">19480</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19481">19481</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19482">19482</th><td>      <i>// GIR_Coverage, 1651,</i></td></tr>
<tr><th id="19483">19483</th><td>      GIR_Done,</td></tr>
<tr><th id="19484">19484</th><td>    <i>// Label 1136: @47946</i></td></tr>
<tr><th id="19485">19485</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1137*/</i> <var>48002</var>, <i>// Rule ID 1667 //</i></td></tr>
<tr><th id="19486">19486</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="19487">19487</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19488">19488</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19489">19489</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19490">19490</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19491">19491</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19492">19492</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19493">19493</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19494">19494</th><td>      <i>// (select:{ *:[f32] } GPR32:{ *:[i32] }:$cond, FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVN_I_S:{ *:[f32] } FGR32:{ *:[f32] }:$T, GPR32:{ *:[i32] }:$cond, FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="19495">19495</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_S,</td></tr>
<tr><th id="19496">19496</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="19497">19497</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19498">19498</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="19499">19499</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19500">19500</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19501">19501</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19502">19502</th><td>      <i>// GIR_Coverage, 1667,</i></td></tr>
<tr><th id="19503">19503</th><td>      GIR_Done,</td></tr>
<tr><th id="19504">19504</th><td>    <i>// Label 1137: @48002</i></td></tr>
<tr><th id="19505">19505</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1138*/</i> <var>48058</var>, <i>// Rule ID 1680 //</i></td></tr>
<tr><th id="19506">19506</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="19507">19507</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19508">19508</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19509">19509</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19510">19510</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19511">19511</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="19512">19512</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19513">19513</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19514">19514</th><td>      <i>// (select:{ *:[f32] } GPR64:{ *:[i64] }:$cond, FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVN_I64_S:{ *:[f32] } FGR32:{ *:[f32] }:$T, GPR64:{ *:[i64] }:$cond, FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="19515">19515</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I64_S,</td></tr>
<tr><th id="19516">19516</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="19517">19517</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19518">19518</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="19519">19519</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19520">19520</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19521">19521</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19522">19522</th><td>      <i>// GIR_Coverage, 1680,</i></td></tr>
<tr><th id="19523">19523</th><td>      GIR_Done,</td></tr>
<tr><th id="19524">19524</th><td>    <i>// Label 1138: @48058</i></td></tr>
<tr><th id="19525">19525</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1139*/</i> <var>48114</var>, <i>// Rule ID 1838 //</i></td></tr>
<tr><th id="19526">19526</th><td>      GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="19527">19527</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19528">19528</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19529">19529</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19530">19530</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="19531">19531</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="19532">19532</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="19533">19533</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::CPU16RegsRegClassID,</td></tr>
<tr><th id="19534">19534</th><td>      <i>// (select:{ *:[i32] } CPU16Regs:{ *:[i32] }:$a, CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y)  =&gt;  (SelBneZ:{ *:[i32] } CPU16Regs:{ *:[i32] }:$x, CPU16Regs:{ *:[i32] }:$y, CPU16Regs:{ *:[i32] }:$a)</i></td></tr>
<tr><th id="19535">19535</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::SelBneZ,</td></tr>
<tr><th id="19536">19536</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd_</i></td></tr>
<tr><th id="19537">19537</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// x</i></td></tr>
<tr><th id="19538">19538</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// y</i></td></tr>
<tr><th id="19539">19539</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// a</i></td></tr>
<tr><th id="19540">19540</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19541">19541</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19542">19542</th><td>      <i>// GIR_Coverage, 1838,</i></td></tr>
<tr><th id="19543">19543</th><td>      GIR_Done,</td></tr>
<tr><th id="19544">19544</th><td>    <i>// Label 1139: @48114</i></td></tr>
<tr><th id="19545">19545</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1140*/</i> <var>48170</var>, <i>// Rule ID 2184 //</i></td></tr>
<tr><th id="19546">19546</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="19547">19547</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19548">19548</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19549">19549</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19550">19550</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19551">19551</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19552">19552</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19553">19553</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19554">19554</th><td>      <i>// (select:{ *:[i32] } GPR32:{ *:[i32] }:$cond, GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVN_I_MM:{ *:[i32] } GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$cond, GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="19555">19555</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_MM,</td></tr>
<tr><th id="19556">19556</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="19557">19557</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19558">19558</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="19559">19559</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19560">19560</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19561">19561</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19562">19562</th><td>      <i>// GIR_Coverage, 2184,</i></td></tr>
<tr><th id="19563">19563</th><td>      GIR_Done,</td></tr>
<tr><th id="19564">19564</th><td>    <i>// Label 1140: @48170</i></td></tr>
<tr><th id="19565">19565</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1141*/</i> <var>48226</var>, <i>// Rule ID 2198 //</i></td></tr>
<tr><th id="19566">19566</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="19567">19567</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19568">19568</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19569">19569</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19570">19570</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19571">19571</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19572">19572</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19573">19573</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19574">19574</th><td>      <i>// (select:{ *:[i32] } GPR32:{ *:[i32] }:$cond, GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$F)  =&gt;  (MOVN_I_MM:{ *:[i32] } GPR32:{ *:[i32] }:$T, GPR32:{ *:[i32] }:$cond, GPR32:{ *:[i32] }:$F)</i></td></tr>
<tr><th id="19575">19575</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_MM,</td></tr>
<tr><th id="19576">19576</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="19577">19577</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19578">19578</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="19579">19579</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19580">19580</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19581">19581</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19582">19582</th><td>      <i>// GIR_Coverage, 2198,</i></td></tr>
<tr><th id="19583">19583</th><td>      GIR_Done,</td></tr>
<tr><th id="19584">19584</th><td>    <i>// Label 1141: @48226</i></td></tr>
<tr><th id="19585">19585</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1142*/</i> <var>48282</var>, <i>// Rule ID 2229 //</i></td></tr>
<tr><th id="19586">19586</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6,</td></tr>
<tr><th id="19587">19587</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19588">19588</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19589">19589</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19590">19590</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19591">19591</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19592">19592</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19593">19593</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="19594">19594</th><td>      <i>// (select:{ *:[f32] } GPR32:{ *:[i32] }:$cond, FGR32:{ *:[f32] }:$T, FGR32:{ *:[f32] }:$F)  =&gt;  (MOVN_I_S_MM:{ *:[f32] } FGR32:{ *:[f32] }:$T, GPR32:{ *:[i32] }:$cond, FGR32:{ *:[f32] }:$F)</i></td></tr>
<tr><th id="19595">19595</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_S_MM,</td></tr>
<tr><th id="19596">19596</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="19597">19597</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19598">19598</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="19599">19599</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19600">19600</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19601">19601</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19602">19602</th><td>      <i>// GIR_Coverage, 2229,</i></td></tr>
<tr><th id="19603">19603</th><td>      GIR_Done,</td></tr>
<tr><th id="19604">19604</th><td>    <i>// Label 1142: @48282</i></td></tr>
<tr><th id="19605">19605</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1143*/</i> <var>48362</var>, <i>// Rule ID 1749 //</i></td></tr>
<tr><th id="19606">19606</th><td>      GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="19607">19607</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19608">19608</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19609">19609</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19610">19610</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19611">19611</th><td>      <i>// (select:{ *:[i32] } i32:{ *:[i32] }:$cond, i32:{ *:[i32] }:$t, i32:{ *:[i32] }:$f)  =&gt;  (OR:{ *:[i32] } (SELNEZ:{ *:[i32] } i32:{ *:[i32] }:$t, i32:{ *:[i32] }:$cond), (SELEQZ:{ *:[i32] } i32:{ *:[i32] }:$f, i32:{ *:[i32] }:$cond))</i></td></tr>
<tr><th id="19612">19612</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="19613">19613</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="19614">19614</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::SELEQZ,</td></tr>
<tr><th id="19615">19615</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="19616">19616</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// f</i></td></tr>
<tr><th id="19617">19617</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="19618">19618</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="19619">19619</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SELNEZ,</td></tr>
<tr><th id="19620">19620</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="19621">19621</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// t</i></td></tr>
<tr><th id="19622">19622</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="19623">19623</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19624">19624</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::OR,</td></tr>
<tr><th id="19625">19625</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="19626">19626</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="19627">19627</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="19628">19628</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19629">19629</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19630">19630</th><td>      <i>// GIR_Coverage, 1749,</i></td></tr>
<tr><th id="19631">19631</th><td>      GIR_Done,</td></tr>
<tr><th id="19632">19632</th><td>    <i>// Label 1143: @48362</i></td></tr>
<tr><th id="19633">19633</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1144*/</i> <var>48442</var>, <i>// Rule ID 2246 //</i></td></tr>
<tr><th id="19634">19634</th><td>      GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="19635">19635</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19636">19636</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19637">19637</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19638">19638</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19639">19639</th><td>      <i>// (select:{ *:[i32] } i32:{ *:[i32] }:$cond, i32:{ *:[i32] }:$t, i32:{ *:[i32] }:$f)  =&gt;  (OR_MM:{ *:[i32] } (SELNEZ_MMR6:{ *:[i32] } i32:{ *:[i32] }:$t, i32:{ *:[i32] }:$cond), (SELEQZ_MMR6:{ *:[i32] } i32:{ *:[i32] }:$f, i32:{ *:[i32] }:$cond))</i></td></tr>
<tr><th id="19640">19640</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="19641">19641</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="19642">19642</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::SELEQZ_MMR6,</td></tr>
<tr><th id="19643">19643</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="19644">19644</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// f</i></td></tr>
<tr><th id="19645">19645</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="19646">19646</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="19647">19647</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SELNEZ_MMR6,</td></tr>
<tr><th id="19648">19648</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="19649">19649</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// t</i></td></tr>
<tr><th id="19650">19650</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="19651">19651</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19652">19652</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::OR_MM,</td></tr>
<tr><th id="19653">19653</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="19654">19654</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="19655">19655</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="19656">19656</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19657">19657</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19658">19658</th><td>      <i>// GIR_Coverage, 2246,</i></td></tr>
<tr><th id="19659">19659</th><td>      GIR_Done,</td></tr>
<tr><th id="19660">19660</th><td>    <i>// Label 1144: @48442</i></td></tr>
<tr><th id="19661">19661</th><td>    GIM_Reject,</td></tr>
<tr><th id="19662">19662</th><td>    <i>// Label 1063: @48443</i></td></tr>
<tr><th id="19663">19663</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1145*/</i> <var>48524</var>, <i>// Rule ID 1639 //</i></td></tr>
<tr><th id="19664">19664</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="19665">19665</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19666">19666</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19667">19667</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19668">19668</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="19669">19669</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19670">19670</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19671">19671</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19672">19672</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19673">19673</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19674">19674</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="19675">19675</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19676">19676</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="19677">19677</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="19678">19678</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="19679">19679</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19680">19680</th><td>      <i>// (select:{ *:[i64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETEQ:{ *:[Other] }), GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$F)  =&gt;  (MOVZ_I_I64:{ *:[i64] } GPR64:{ *:[i64] }:$T, GPR32:{ *:[i32] }:$lhs, GPR64:{ *:[i64] }:$F)</i></td></tr>
<tr><th id="19681">19681</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_I64,</td></tr>
<tr><th id="19682">19682</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="19683">19683</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19684">19684</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19685">19685</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19686">19686</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19687">19687</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19688">19688</th><td>      <i>// GIR_Coverage, 1639,</i></td></tr>
<tr><th id="19689">19689</th><td>      GIR_Done,</td></tr>
<tr><th id="19690">19690</th><td>    <i>// Label 1145: @48524</i></td></tr>
<tr><th id="19691">19691</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1146*/</i> <var>48605</var>, <i>// Rule ID 1643 //</i></td></tr>
<tr><th id="19692">19692</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="19693">19693</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19694">19694</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19695">19695</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19696">19696</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="19697">19697</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19698">19698</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19699">19699</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19700">19700</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19701">19701</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19702">19702</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="19703">19703</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="19704">19704</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="19705">19705</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="19706">19706</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="19707">19707</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19708">19708</th><td>      <i>// (select:{ *:[i64] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, 0:{ *:[i64] }, SETEQ:{ *:[Other] }), GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$F)  =&gt;  (MOVZ_I64_I64:{ *:[i64] } GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$F)</i></td></tr>
<tr><th id="19709">19709</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I64_I64,</td></tr>
<tr><th id="19710">19710</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="19711">19711</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19712">19712</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19713">19713</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19714">19714</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19715">19715</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19716">19716</th><td>      <i>// GIR_Coverage, 1643,</i></td></tr>
<tr><th id="19717">19717</th><td>      GIR_Done,</td></tr>
<tr><th id="19718">19718</th><td>    <i>// Label 1146: @48605</i></td></tr>
<tr><th id="19719">19719</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1147*/</i> <var>48686</var>, <i>// Rule ID 1649 //</i></td></tr>
<tr><th id="19720">19720</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="19721">19721</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19722">19722</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19723">19723</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19724">19724</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="19725">19725</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19726">19726</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19727">19727</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19728">19728</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19729">19729</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19730">19730</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="19731">19731</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19732">19732</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="19733">19733</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="19734">19734</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="19735">19735</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19736">19736</th><td>      <i>// (select:{ *:[i64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETNE:{ *:[Other] }), GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$F)  =&gt;  (MOVN_I_I64:{ *:[i64] } GPR64:{ *:[i64] }:$T, GPR32:{ *:[i32] }:$lhs, GPR64:{ *:[i64] }:$F)</i></td></tr>
<tr><th id="19737">19737</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_I64,</td></tr>
<tr><th id="19738">19738</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="19739">19739</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19740">19740</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19741">19741</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19742">19742</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19743">19743</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19744">19744</th><td>      <i>// GIR_Coverage, 1649,</i></td></tr>
<tr><th id="19745">19745</th><td>      GIR_Done,</td></tr>
<tr><th id="19746">19746</th><td>    <i>// Label 1147: @48686</i></td></tr>
<tr><th id="19747">19747</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1148*/</i> <var>48767</var>, <i>// Rule ID 1655 //</i></td></tr>
<tr><th id="19748">19748</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="19749">19749</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19750">19750</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19751">19751</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19752">19752</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="19753">19753</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19754">19754</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19755">19755</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19756">19756</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19757">19757</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19758">19758</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="19759">19759</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="19760">19760</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="19761">19761</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="19762">19762</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="19763">19763</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19764">19764</th><td>      <i>// (select:{ *:[i64] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, 0:{ *:[i64] }, SETNE:{ *:[Other] }), GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$F)  =&gt;  (MOVN_I64_I64:{ *:[i64] } GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$F)</i></td></tr>
<tr><th id="19765">19765</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I64_I64,</td></tr>
<tr><th id="19766">19766</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="19767">19767</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19768">19768</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19769">19769</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19770">19770</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19771">19771</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19772">19772</th><td>      <i>// GIR_Coverage, 1655,</i></td></tr>
<tr><th id="19773">19773</th><td>      GIR_Done,</td></tr>
<tr><th id="19774">19774</th><td>    <i>// Label 1148: @48767</i></td></tr>
<tr><th id="19775">19775</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1149*/</i> <var>48848</var>, <i>// Rule ID 1691 //</i></td></tr>
<tr><th id="19776">19776</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="19777">19777</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19778">19778</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19779">19779</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19780">19780</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="19781">19781</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19782">19782</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19783">19783</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19784">19784</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19785">19785</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19786">19786</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="19787">19787</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19788">19788</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="19789">19789</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="19790">19790</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="19791">19791</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19792">19792</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETEQ:{ *:[Other] }), AFGR64:{ *:[f64] }:$T, AFGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D32:{ *:[f64] } AFGR64:{ *:[f64] }:$T, GPR32:{ *:[i32] }:$lhs, AFGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="19793">19793</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D32,</td></tr>
<tr><th id="19794">19794</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="19795">19795</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19796">19796</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19797">19797</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19798">19798</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19799">19799</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19800">19800</th><td>      <i>// GIR_Coverage, 1691,</i></td></tr>
<tr><th id="19801">19801</th><td>      GIR_Done,</td></tr>
<tr><th id="19802">19802</th><td>    <i>// Label 1149: @48848</i></td></tr>
<tr><th id="19803">19803</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1150*/</i> <var>48929</var>, <i>// Rule ID 1694 //</i></td></tr>
<tr><th id="19804">19804</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="19805">19805</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19806">19806</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19807">19807</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19808">19808</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="19809">19809</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19810">19810</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19811">19811</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19812">19812</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19813">19813</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19814">19814</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="19815">19815</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19816">19816</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="19817">19817</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="19818">19818</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="19819">19819</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19820">19820</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETNE:{ *:[Other] }), AFGR64:{ *:[f64] }:$T, AFGR64:{ *:[f64] }:$F)  =&gt;  (MOVN_I_D32:{ *:[f64] } AFGR64:{ *:[f64] }:$T, GPR32:{ *:[i32] }:$lhs, AFGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="19821">19821</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_D32,</td></tr>
<tr><th id="19822">19822</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="19823">19823</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19824">19824</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19825">19825</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19826">19826</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19827">19827</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19828">19828</th><td>      <i>// GIR_Coverage, 1694,</i></td></tr>
<tr><th id="19829">19829</th><td>      GIR_Done,</td></tr>
<tr><th id="19830">19830</th><td>    <i>// Label 1150: @48929</i></td></tr>
<tr><th id="19831">19831</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1151*/</i> <var>49010</var>, <i>// Rule ID 1712 //</i></td></tr>
<tr><th id="19832">19832</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="19833">19833</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19834">19834</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19835">19835</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19836">19836</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="19837">19837</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19838">19838</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19839">19839</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19840">19840</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19841">19841</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19842">19842</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="19843">19843</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19844">19844</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="19845">19845</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="19846">19846</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="19847">19847</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19848">19848</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETEQ:{ *:[Other] }), FGR64:{ *:[f64] }:$T, FGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D64:{ *:[f64] } FGR64:{ *:[f64] }:$T, GPR32:{ *:[i32] }:$lhs, FGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="19849">19849</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D64,</td></tr>
<tr><th id="19850">19850</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="19851">19851</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19852">19852</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19853">19853</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19854">19854</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19855">19855</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19856">19856</th><td>      <i>// GIR_Coverage, 1712,</i></td></tr>
<tr><th id="19857">19857</th><td>      GIR_Done,</td></tr>
<tr><th id="19858">19858</th><td>    <i>// Label 1151: @49010</i></td></tr>
<tr><th id="19859">19859</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1152*/</i> <var>49091</var>, <i>// Rule ID 1714 //</i></td></tr>
<tr><th id="19860">19860</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="19861">19861</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19862">19862</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19863">19863</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19864">19864</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="19865">19865</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19866">19866</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19867">19867</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19868">19868</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19869">19869</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19870">19870</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="19871">19871</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="19872">19872</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="19873">19873</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="19874">19874</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="19875">19875</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19876">19876</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, 0:{ *:[i64] }, SETEQ:{ *:[Other] }), FGR64:{ *:[f64] }:$T, FGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I64_D64:{ *:[f64] } FGR64:{ *:[f64] }:$T, GPR64:{ *:[i64] }:$lhs, FGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="19877">19877</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I64_D64,</td></tr>
<tr><th id="19878">19878</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="19879">19879</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19880">19880</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19881">19881</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19882">19882</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19883">19883</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19884">19884</th><td>      <i>// GIR_Coverage, 1714,</i></td></tr>
<tr><th id="19885">19885</th><td>      GIR_Done,</td></tr>
<tr><th id="19886">19886</th><td>    <i>// Label 1152: @49091</i></td></tr>
<tr><th id="19887">19887</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1153*/</i> <var>49172</var>, <i>// Rule ID 1717 //</i></td></tr>
<tr><th id="19888">19888</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="19889">19889</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19890">19890</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19891">19891</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19892">19892</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="19893">19893</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19894">19894</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19895">19895</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19896">19896</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19897">19897</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19898">19898</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="19899">19899</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19900">19900</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="19901">19901</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="19902">19902</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="19903">19903</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19904">19904</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETNE:{ *:[Other] }), FGR64:{ *:[f64] }:$T, FGR64:{ *:[f64] }:$F)  =&gt;  (MOVN_I_D64:{ *:[f64] } FGR64:{ *:[f64] }:$T, GPR32:{ *:[i32] }:$lhs, FGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="19905">19905</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_D64,</td></tr>
<tr><th id="19906">19906</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="19907">19907</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19908">19908</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19909">19909</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19910">19910</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19911">19911</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19912">19912</th><td>      <i>// GIR_Coverage, 1717,</i></td></tr>
<tr><th id="19913">19913</th><td>      GIR_Done,</td></tr>
<tr><th id="19914">19914</th><td>    <i>// Label 1153: @49172</i></td></tr>
<tr><th id="19915">19915</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1154*/</i> <var>49253</var>, <i>// Rule ID 1720 //</i></td></tr>
<tr><th id="19916">19916</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="19917">19917</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19918">19918</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19919">19919</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19920">19920</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="19921">19921</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19922">19922</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19923">19923</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19924">19924</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19925">19925</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19926">19926</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="19927">19927</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="19928">19928</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="19929">19929</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="19930">19930</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="19931">19931</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19932">19932</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, 0:{ *:[i64] }, SETNE:{ *:[Other] }), FGR64:{ *:[f64] }:$T, FGR64:{ *:[f64] }:$F)  =&gt;  (MOVN_I64_D64:{ *:[f64] } FGR64:{ *:[f64] }:$T, GPR64:{ *:[i64] }:$lhs, FGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="19933">19933</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I64_D64,</td></tr>
<tr><th id="19934">19934</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="19935">19935</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19936">19936</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19937">19937</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19938">19938</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19939">19939</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19940">19940</th><td>      <i>// GIR_Coverage, 1720,</i></td></tr>
<tr><th id="19941">19941</th><td>      GIR_Done,</td></tr>
<tr><th id="19942">19942</th><td>    <i>// Label 1154: @49253</i></td></tr>
<tr><th id="19943">19943</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1155*/</i> <var>49334</var>, <i>// Rule ID 2240 //</i></td></tr>
<tr><th id="19944">19944</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotFP64bit_NotMips32r6,</td></tr>
<tr><th id="19945">19945</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19946">19946</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19947">19947</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19948">19948</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="19949">19949</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19950">19950</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19951">19951</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19952">19952</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19953">19953</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19954">19954</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="19955">19955</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19956">19956</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="19957">19957</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="19958">19958</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="19959">19959</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19960">19960</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETEQ:{ *:[Other] }), AFGR64:{ *:[f64] }:$T, AFGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D32_MM:{ *:[f64] } AFGR64:{ *:[f64] }:$T, GPR32:{ *:[i32] }:$lhs, AFGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="19961">19961</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D32_MM,</td></tr>
<tr><th id="19962">19962</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="19963">19963</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19964">19964</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19965">19965</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19966">19966</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19967">19967</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19968">19968</th><td>      <i>// GIR_Coverage, 2240,</i></td></tr>
<tr><th id="19969">19969</th><td>      GIR_Done,</td></tr>
<tr><th id="19970">19970</th><td>    <i>// Label 1155: @49334</i></td></tr>
<tr><th id="19971">19971</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1156*/</i> <var>49415</var>, <i>// Rule ID 2243 //</i></td></tr>
<tr><th id="19972">19972</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotFP64bit_NotMips32r6,</td></tr>
<tr><th id="19973">19973</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19974">19974</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19975">19975</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="19976">19976</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="19977">19977</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="19978">19978</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="19979">19979</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19980">19980</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="19981">19981</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="19982">19982</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="19983">19983</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="19984">19984</th><td>      GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <var>0</var>,</td></tr>
<tr><th id="19985">19985</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="19986">19986</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="19987">19987</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="19988">19988</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, 0:{ *:[i32] }, SETNE:{ *:[Other] }), AFGR64:{ *:[f64] }:$T, AFGR64:{ *:[f64] }:$F)  =&gt;  (MOVN_I_D32_MM:{ *:[f64] } AFGR64:{ *:[f64] }:$T, GPR32:{ *:[i32] }:$lhs, AFGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="19989">19989</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_D32_MM,</td></tr>
<tr><th id="19990">19990</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="19991">19991</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="19992">19992</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="19993">19993</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="19994">19994</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19995">19995</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="19996">19996</th><td>      <i>// GIR_Coverage, 2243,</i></td></tr>
<tr><th id="19997">19997</th><td>      GIR_Done,</td></tr>
<tr><th id="19998">19998</th><td>    <i>// Label 1156: @49415</i></td></tr>
<tr><th id="19999">19999</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1157*/</i> <var>49516</var>, <i>// Rule ID 1614 //</i></td></tr>
<tr><th id="20000">20000</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20001">20001</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20002">20002</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20003">20003</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20004">20004</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20005">20005</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20006">20006</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20007">20007</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20008">20008</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20009">20009</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20010">20010</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGE,</td></tr>
<tr><th id="20011">20011</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20012">20012</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20013">20013</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20014">20014</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20015">20015</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20016">20016</th><td>      <i>// (select:{ *:[i64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETGE:{ *:[Other] }), GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$F)  =&gt;  (MOVZ_I_I64:{ *:[i64] } GPR64:{ *:[i64] }:$T, (SLT:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), GPR64:{ *:[i64] }:$F)</i></td></tr>
<tr><th id="20017">20017</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20018">20018</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT,</td></tr>
<tr><th id="20019">20019</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20020">20020</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20021">20021</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20022">20022</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20023">20023</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_I64,</td></tr>
<tr><th id="20024">20024</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="20025">20025</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20026">20026</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20027">20027</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20028">20028</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20029">20029</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20030">20030</th><td>      <i>// GIR_Coverage, 1614,</i></td></tr>
<tr><th id="20031">20031</th><td>      GIR_Done,</td></tr>
<tr><th id="20032">20032</th><td>    <i>// Label 1157: @49516</i></td></tr>
<tr><th id="20033">20033</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1158*/</i> <var>49617</var>, <i>// Rule ID 1615 //</i></td></tr>
<tr><th id="20034">20034</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20035">20035</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20036">20036</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20037">20037</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20038">20038</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20039">20039</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20040">20040</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20041">20041</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20042">20042</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20043">20043</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20044">20044</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGE,</td></tr>
<tr><th id="20045">20045</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20046">20046</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20047">20047</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20048">20048</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20049">20049</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20050">20050</th><td>      <i>// (select:{ *:[i64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETUGE:{ *:[Other] }), GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$F)  =&gt;  (MOVZ_I_I64:{ *:[i64] } GPR64:{ *:[i64] }:$T, (SLTu:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), GPR64:{ *:[i64] }:$F)</i></td></tr>
<tr><th id="20051">20051</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20052">20052</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu,</td></tr>
<tr><th id="20053">20053</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20054">20054</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20055">20055</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20056">20056</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20057">20057</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_I64,</td></tr>
<tr><th id="20058">20058</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="20059">20059</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20060">20060</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20061">20061</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20062">20062</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20063">20063</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20064">20064</th><td>      <i>// GIR_Coverage, 1615,</i></td></tr>
<tr><th id="20065">20065</th><td>      GIR_Done,</td></tr>
<tr><th id="20066">20066</th><td>    <i>// Label 1158: @49617</i></td></tr>
<tr><th id="20067">20067</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1159*/</i> <var>49718</var>, <i>// Rule ID 1618 //</i></td></tr>
<tr><th id="20068">20068</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20069">20069</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20070">20070</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20071">20071</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20072">20072</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20073">20073</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20074">20074</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20075">20075</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20076">20076</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20077">20077</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20078">20078</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLE,</td></tr>
<tr><th id="20079">20079</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20080">20080</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20081">20081</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20082">20082</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20083">20083</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20084">20084</th><td>      <i>// (select:{ *:[i64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETLE:{ *:[Other] }), GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$F)  =&gt;  (MOVZ_I_I64:{ *:[i64] } GPR64:{ *:[i64] }:$T, (SLT:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), GPR64:{ *:[i64] }:$F)</i></td></tr>
<tr><th id="20085">20085</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20086">20086</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT,</td></tr>
<tr><th id="20087">20087</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20088">20088</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20089">20089</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20090">20090</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20091">20091</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_I64,</td></tr>
<tr><th id="20092">20092</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="20093">20093</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20094">20094</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20095">20095</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20096">20096</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20097">20097</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20098">20098</th><td>      <i>// GIR_Coverage, 1618,</i></td></tr>
<tr><th id="20099">20099</th><td>      GIR_Done,</td></tr>
<tr><th id="20100">20100</th><td>    <i>// Label 1159: @49718</i></td></tr>
<tr><th id="20101">20101</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1160*/</i> <var>49819</var>, <i>// Rule ID 1619 //</i></td></tr>
<tr><th id="20102">20102</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20103">20103</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20104">20104</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20105">20105</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20106">20106</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20107">20107</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20108">20108</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20109">20109</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20110">20110</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20111">20111</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20112">20112</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULE,</td></tr>
<tr><th id="20113">20113</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20114">20114</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20115">20115</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20116">20116</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20117">20117</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20118">20118</th><td>      <i>// (select:{ *:[i64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETULE:{ *:[Other] }), GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$F)  =&gt;  (MOVZ_I_I64:{ *:[i64] } GPR64:{ *:[i64] }:$T, (SLTu:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), GPR64:{ *:[i64] }:$F)</i></td></tr>
<tr><th id="20119">20119</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20120">20120</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu,</td></tr>
<tr><th id="20121">20121</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20122">20122</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20123">20123</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20124">20124</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20125">20125</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_I64,</td></tr>
<tr><th id="20126">20126</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="20127">20127</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20128">20128</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20129">20129</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20130">20130</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20131">20131</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20132">20132</th><td>      <i>// GIR_Coverage, 1619,</i></td></tr>
<tr><th id="20133">20133</th><td>      GIR_Done,</td></tr>
<tr><th id="20134">20134</th><td>    <i>// Label 1160: @49819</i></td></tr>
<tr><th id="20135">20135</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1161*/</i> <var>49920</var>, <i>// Rule ID 1630 //</i></td></tr>
<tr><th id="20136">20136</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20137">20137</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20138">20138</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20139">20139</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20140">20140</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20141">20141</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20142">20142</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20143">20143</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20144">20144</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20145">20145</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20146">20146</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGE,</td></tr>
<tr><th id="20147">20147</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20148">20148</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20149">20149</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20150">20150</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20151">20151</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20152">20152</th><td>      <i>// (select:{ *:[i64] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETGE:{ *:[Other] }), GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$F)  =&gt;  (MOVZ_I_I64:{ *:[i64] } GPR64:{ *:[i64] }:$T, (SLT64:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs), GPR64:{ *:[i64] }:$F)</i></td></tr>
<tr><th id="20153">20153</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20154">20154</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT64,</td></tr>
<tr><th id="20155">20155</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20156">20156</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20157">20157</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20158">20158</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20159">20159</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_I64,</td></tr>
<tr><th id="20160">20160</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="20161">20161</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20162">20162</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20163">20163</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20164">20164</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20165">20165</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20166">20166</th><td>      <i>// GIR_Coverage, 1630,</i></td></tr>
<tr><th id="20167">20167</th><td>      GIR_Done,</td></tr>
<tr><th id="20168">20168</th><td>    <i>// Label 1161: @49920</i></td></tr>
<tr><th id="20169">20169</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1162*/</i> <var>50021</var>, <i>// Rule ID 1631 //</i></td></tr>
<tr><th id="20170">20170</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20171">20171</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20172">20172</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20173">20173</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20174">20174</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20175">20175</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20176">20176</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20177">20177</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20178">20178</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20179">20179</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20180">20180</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGE,</td></tr>
<tr><th id="20181">20181</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20182">20182</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20183">20183</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20184">20184</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20185">20185</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20186">20186</th><td>      <i>// (select:{ *:[i64] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETUGE:{ *:[Other] }), GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$F)  =&gt;  (MOVZ_I_I64:{ *:[i64] } GPR64:{ *:[i64] }:$T, (SLTu64:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs), GPR64:{ *:[i64] }:$F)</i></td></tr>
<tr><th id="20187">20187</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20188">20188</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu64,</td></tr>
<tr><th id="20189">20189</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20190">20190</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20191">20191</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20192">20192</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20193">20193</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_I64,</td></tr>
<tr><th id="20194">20194</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="20195">20195</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20196">20196</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20197">20197</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20198">20198</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20199">20199</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20200">20200</th><td>      <i>// GIR_Coverage, 1631,</i></td></tr>
<tr><th id="20201">20201</th><td>      GIR_Done,</td></tr>
<tr><th id="20202">20202</th><td>    <i>// Label 1162: @50021</i></td></tr>
<tr><th id="20203">20203</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1163*/</i> <var>50122</var>, <i>// Rule ID 1634 //</i></td></tr>
<tr><th id="20204">20204</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20205">20205</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20206">20206</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20207">20207</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20208">20208</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20209">20209</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20210">20210</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20211">20211</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20212">20212</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20213">20213</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20214">20214</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLE,</td></tr>
<tr><th id="20215">20215</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20216">20216</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20217">20217</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20218">20218</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20219">20219</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20220">20220</th><td>      <i>// (select:{ *:[i64] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETLE:{ *:[Other] }), GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$F)  =&gt;  (MOVZ_I_I64:{ *:[i64] } GPR64:{ *:[i64] }:$T, (SLT64:{ *:[i32] } GPR64:{ *:[i64] }:$rhs, GPR64:{ *:[i64] }:$lhs), GPR64:{ *:[i64] }:$F)</i></td></tr>
<tr><th id="20221">20221</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20222">20222</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT64,</td></tr>
<tr><th id="20223">20223</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20224">20224</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20225">20225</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20226">20226</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20227">20227</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_I64,</td></tr>
<tr><th id="20228">20228</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="20229">20229</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20230">20230</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20231">20231</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20232">20232</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20233">20233</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20234">20234</th><td>      <i>// GIR_Coverage, 1634,</i></td></tr>
<tr><th id="20235">20235</th><td>      GIR_Done,</td></tr>
<tr><th id="20236">20236</th><td>    <i>// Label 1163: @50122</i></td></tr>
<tr><th id="20237">20237</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1164*/</i> <var>50223</var>, <i>// Rule ID 1635 //</i></td></tr>
<tr><th id="20238">20238</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20239">20239</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20240">20240</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20241">20241</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20242">20242</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20243">20243</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20244">20244</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20245">20245</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20246">20246</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20247">20247</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20248">20248</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULE,</td></tr>
<tr><th id="20249">20249</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20250">20250</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20251">20251</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20252">20252</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20253">20253</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20254">20254</th><td>      <i>// (select:{ *:[i64] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETULE:{ *:[Other] }), GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$F)  =&gt;  (MOVZ_I_I64:{ *:[i64] } GPR64:{ *:[i64] }:$T, (SLTu64:{ *:[i32] } GPR64:{ *:[i64] }:$rhs, GPR64:{ *:[i64] }:$lhs), GPR64:{ *:[i64] }:$F)</i></td></tr>
<tr><th id="20255">20255</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20256">20256</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu64,</td></tr>
<tr><th id="20257">20257</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20258">20258</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20259">20259</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20260">20260</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20261">20261</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_I64,</td></tr>
<tr><th id="20262">20262</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="20263">20263</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20264">20264</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20265">20265</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20266">20266</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20267">20267</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20268">20268</th><td>      <i>// GIR_Coverage, 1635,</i></td></tr>
<tr><th id="20269">20269</th><td>      GIR_Done,</td></tr>
<tr><th id="20270">20270</th><td>    <i>// Label 1164: @50223</i></td></tr>
<tr><th id="20271">20271</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1165*/</i> <var>50324</var>, <i>// Rule ID 1638 //</i></td></tr>
<tr><th id="20272">20272</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20273">20273</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20274">20274</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20275">20275</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20276">20276</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20277">20277</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20278">20278</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20279">20279</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20280">20280</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20281">20281</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20282">20282</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="20283">20283</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20284">20284</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20285">20285</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20286">20286</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20287">20287</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20288">20288</th><td>      <i>// (select:{ *:[i64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETEQ:{ *:[Other] }), GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$F)  =&gt;  (MOVZ_I_I64:{ *:[i64] } GPR64:{ *:[i64] }:$T, (XOR:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), GPR64:{ *:[i64] }:$F)</i></td></tr>
<tr><th id="20289">20289</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20290">20290</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR,</td></tr>
<tr><th id="20291">20291</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20292">20292</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20293">20293</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20294">20294</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20295">20295</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_I64,</td></tr>
<tr><th id="20296">20296</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="20297">20297</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20298">20298</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20299">20299</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20300">20300</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20301">20301</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20302">20302</th><td>      <i>// GIR_Coverage, 1638,</i></td></tr>
<tr><th id="20303">20303</th><td>      GIR_Done,</td></tr>
<tr><th id="20304">20304</th><td>    <i>// Label 1165: @50324</i></td></tr>
<tr><th id="20305">20305</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1166*/</i> <var>50425</var>, <i>// Rule ID 1642 //</i></td></tr>
<tr><th id="20306">20306</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20307">20307</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20308">20308</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20309">20309</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20310">20310</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20311">20311</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20312">20312</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20313">20313</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20314">20314</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20315">20315</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20316">20316</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="20317">20317</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20318">20318</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20319">20319</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20320">20320</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20321">20321</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20322">20322</th><td>      <i>// (select:{ *:[i64] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETEQ:{ *:[Other] }), GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$F)  =&gt;  (MOVZ_I64_I64:{ *:[i64] } GPR64:{ *:[i64] }:$T, (XOR64:{ *:[i64] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs), GPR64:{ *:[i64] }:$F)</i></td></tr>
<tr><th id="20323">20323</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="20324">20324</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR64,</td></tr>
<tr><th id="20325">20325</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20326">20326</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20327">20327</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20328">20328</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20329">20329</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I64_I64,</td></tr>
<tr><th id="20330">20330</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="20331">20331</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20332">20332</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20333">20333</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20334">20334</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20335">20335</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20336">20336</th><td>      <i>// GIR_Coverage, 1642,</i></td></tr>
<tr><th id="20337">20337</th><td>      GIR_Done,</td></tr>
<tr><th id="20338">20338</th><td>    <i>// Label 1166: @50425</i></td></tr>
<tr><th id="20339">20339</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1167*/</i> <var>50526</var>, <i>// Rule ID 1647 //</i></td></tr>
<tr><th id="20340">20340</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20341">20341</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20342">20342</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20343">20343</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20344">20344</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20345">20345</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20346">20346</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20347">20347</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20348">20348</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20349">20349</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20350">20350</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="20351">20351</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20352">20352</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20353">20353</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20354">20354</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20355">20355</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20356">20356</th><td>      <i>// (select:{ *:[i64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETNE:{ *:[Other] }), GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$F)  =&gt;  (MOVN_I_I64:{ *:[i64] } GPR64:{ *:[i64] }:$T, (XOR:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), GPR64:{ *:[i64] }:$F)</i></td></tr>
<tr><th id="20357">20357</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20358">20358</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR,</td></tr>
<tr><th id="20359">20359</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20360">20360</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20361">20361</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20362">20362</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20363">20363</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_I64,</td></tr>
<tr><th id="20364">20364</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="20365">20365</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20366">20366</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20367">20367</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20368">20368</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20369">20369</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20370">20370</th><td>      <i>// GIR_Coverage, 1647,</i></td></tr>
<tr><th id="20371">20371</th><td>      GIR_Done,</td></tr>
<tr><th id="20372">20372</th><td>    <i>// Label 1167: @50526</i></td></tr>
<tr><th id="20373">20373</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1168*/</i> <var>50627</var>, <i>// Rule ID 1653 //</i></td></tr>
<tr><th id="20374">20374</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20375">20375</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20376">20376</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20377">20377</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20378">20378</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20379">20379</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20380">20380</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20381">20381</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20382">20382</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20383">20383</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20384">20384</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="20385">20385</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20386">20386</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20387">20387</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20388">20388</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20389">20389</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20390">20390</th><td>      <i>// (select:{ *:[i64] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETNE:{ *:[Other] }), GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$F)  =&gt;  (MOVN_I64_I64:{ *:[i64] } GPR64:{ *:[i64] }:$T, (XOR64:{ *:[i64] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs), GPR64:{ *:[i64] }:$F)</i></td></tr>
<tr><th id="20391">20391</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="20392">20392</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR64,</td></tr>
<tr><th id="20393">20393</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20394">20394</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20395">20395</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20396">20396</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20397">20397</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I64_I64,</td></tr>
<tr><th id="20398">20398</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="20399">20399</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20400">20400</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20401">20401</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20402">20402</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20403">20403</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20404">20404</th><td>      <i>// GIR_Coverage, 1653,</i></td></tr>
<tr><th id="20405">20405</th><td>      GIR_Done,</td></tr>
<tr><th id="20406">20406</th><td>    <i>// Label 1168: @50627</i></td></tr>
<tr><th id="20407">20407</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1169*/</i> <var>50728</var>, <i>// Rule ID 1682 //</i></td></tr>
<tr><th id="20408">20408</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20409">20409</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20410">20410</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20411">20411</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20412">20412</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="20413">20413</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20414">20414</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20415">20415</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20416">20416</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20417">20417</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20418">20418</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGE,</td></tr>
<tr><th id="20419">20419</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20420">20420</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20421">20421</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="20422">20422</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="20423">20423</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20424">20424</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETGE:{ *:[Other] }), AFGR64:{ *:[f64] }:$T, AFGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D32:{ *:[f64] } AFGR64:{ *:[f64] }:$T, (SLT:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), AFGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="20425">20425</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20426">20426</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT,</td></tr>
<tr><th id="20427">20427</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20428">20428</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20429">20429</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20430">20430</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20431">20431</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D32,</td></tr>
<tr><th id="20432">20432</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="20433">20433</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20434">20434</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20435">20435</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20436">20436</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20437">20437</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20438">20438</th><td>      <i>// GIR_Coverage, 1682,</i></td></tr>
<tr><th id="20439">20439</th><td>      GIR_Done,</td></tr>
<tr><th id="20440">20440</th><td>    <i>// Label 1169: @50728</i></td></tr>
<tr><th id="20441">20441</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1170*/</i> <var>50829</var>, <i>// Rule ID 1683 //</i></td></tr>
<tr><th id="20442">20442</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20443">20443</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20444">20444</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20445">20445</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20446">20446</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="20447">20447</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20448">20448</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20449">20449</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20450">20450</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20451">20451</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20452">20452</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGE,</td></tr>
<tr><th id="20453">20453</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20454">20454</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20455">20455</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="20456">20456</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="20457">20457</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20458">20458</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETUGE:{ *:[Other] }), AFGR64:{ *:[f64] }:$T, AFGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D32:{ *:[f64] } AFGR64:{ *:[f64] }:$T, (SLTu:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), AFGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="20459">20459</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20460">20460</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu,</td></tr>
<tr><th id="20461">20461</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20462">20462</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20463">20463</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20464">20464</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20465">20465</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D32,</td></tr>
<tr><th id="20466">20466</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="20467">20467</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20468">20468</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20469">20469</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20470">20470</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20471">20471</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20472">20472</th><td>      <i>// GIR_Coverage, 1683,</i></td></tr>
<tr><th id="20473">20473</th><td>      GIR_Done,</td></tr>
<tr><th id="20474">20474</th><td>    <i>// Label 1170: @50829</i></td></tr>
<tr><th id="20475">20475</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1171*/</i> <var>50930</var>, <i>// Rule ID 1686 //</i></td></tr>
<tr><th id="20476">20476</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20477">20477</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20478">20478</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20479">20479</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20480">20480</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="20481">20481</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20482">20482</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20483">20483</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20484">20484</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20485">20485</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20486">20486</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLE,</td></tr>
<tr><th id="20487">20487</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20488">20488</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20489">20489</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="20490">20490</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="20491">20491</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20492">20492</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETLE:{ *:[Other] }), AFGR64:{ *:[f64] }:$T, AFGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D32:{ *:[f64] } AFGR64:{ *:[f64] }:$T, (SLT:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), AFGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="20493">20493</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20494">20494</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT,</td></tr>
<tr><th id="20495">20495</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20496">20496</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20497">20497</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20498">20498</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20499">20499</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D32,</td></tr>
<tr><th id="20500">20500</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="20501">20501</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20502">20502</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20503">20503</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20504">20504</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20505">20505</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20506">20506</th><td>      <i>// GIR_Coverage, 1686,</i></td></tr>
<tr><th id="20507">20507</th><td>      GIR_Done,</td></tr>
<tr><th id="20508">20508</th><td>    <i>// Label 1171: @50930</i></td></tr>
<tr><th id="20509">20509</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1172*/</i> <var>51031</var>, <i>// Rule ID 1687 //</i></td></tr>
<tr><th id="20510">20510</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20511">20511</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20512">20512</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20513">20513</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20514">20514</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="20515">20515</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20516">20516</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20517">20517</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20518">20518</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20519">20519</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20520">20520</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULE,</td></tr>
<tr><th id="20521">20521</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20522">20522</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20523">20523</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="20524">20524</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="20525">20525</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20526">20526</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETULE:{ *:[Other] }), AFGR64:{ *:[f64] }:$T, AFGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D32:{ *:[f64] } AFGR64:{ *:[f64] }:$T, (SLTu:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), AFGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="20527">20527</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20528">20528</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu,</td></tr>
<tr><th id="20529">20529</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20530">20530</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20531">20531</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20532">20532</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20533">20533</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D32,</td></tr>
<tr><th id="20534">20534</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="20535">20535</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20536">20536</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20537">20537</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20538">20538</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20539">20539</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20540">20540</th><td>      <i>// GIR_Coverage, 1687,</i></td></tr>
<tr><th id="20541">20541</th><td>      GIR_Done,</td></tr>
<tr><th id="20542">20542</th><td>    <i>// Label 1172: @51031</i></td></tr>
<tr><th id="20543">20543</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1173*/</i> <var>51132</var>, <i>// Rule ID 1690 //</i></td></tr>
<tr><th id="20544">20544</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20545">20545</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20546">20546</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20547">20547</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20548">20548</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="20549">20549</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20550">20550</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20551">20551</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20552">20552</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20553">20553</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20554">20554</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="20555">20555</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20556">20556</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20557">20557</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="20558">20558</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="20559">20559</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20560">20560</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETEQ:{ *:[Other] }), AFGR64:{ *:[f64] }:$T, AFGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D32:{ *:[f64] } AFGR64:{ *:[f64] }:$T, (XOR:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), AFGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="20561">20561</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20562">20562</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR,</td></tr>
<tr><th id="20563">20563</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20564">20564</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20565">20565</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20566">20566</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20567">20567</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D32,</td></tr>
<tr><th id="20568">20568</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="20569">20569</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20570">20570</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20571">20571</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20572">20572</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20573">20573</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20574">20574</th><td>      <i>// GIR_Coverage, 1690,</i></td></tr>
<tr><th id="20575">20575</th><td>      GIR_Done,</td></tr>
<tr><th id="20576">20576</th><td>    <i>// Label 1173: @51132</i></td></tr>
<tr><th id="20577">20577</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1174*/</i> <var>51233</var>, <i>// Rule ID 1692 //</i></td></tr>
<tr><th id="20578">20578</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20579">20579</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20580">20580</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20581">20581</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20582">20582</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="20583">20583</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20584">20584</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20585">20585</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20586">20586</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20587">20587</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20588">20588</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="20589">20589</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20590">20590</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20591">20591</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="20592">20592</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="20593">20593</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20594">20594</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETNE:{ *:[Other] }), AFGR64:{ *:[f64] }:$T, AFGR64:{ *:[f64] }:$F)  =&gt;  (MOVN_I_D32:{ *:[f64] } AFGR64:{ *:[f64] }:$T, (XOR:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), AFGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="20595">20595</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20596">20596</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR,</td></tr>
<tr><th id="20597">20597</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20598">20598</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20599">20599</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20600">20600</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20601">20601</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_D32,</td></tr>
<tr><th id="20602">20602</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="20603">20603</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20604">20604</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20605">20605</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20606">20606</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20607">20607</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20608">20608</th><td>      <i>// GIR_Coverage, 1692,</i></td></tr>
<tr><th id="20609">20609</th><td>      GIR_Done,</td></tr>
<tr><th id="20610">20610</th><td>    <i>// Label 1174: @51233</i></td></tr>
<tr><th id="20611">20611</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1175*/</i> <var>51334</var>, <i>// Rule ID 1695 //</i></td></tr>
<tr><th id="20612">20612</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20613">20613</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20614">20614</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20615">20615</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20616">20616</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20617">20617</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20618">20618</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20619">20619</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20620">20620</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20621">20621</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20622">20622</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGE,</td></tr>
<tr><th id="20623">20623</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20624">20624</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20625">20625</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20626">20626</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20627">20627</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20628">20628</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETGE:{ *:[Other] }), FGR64:{ *:[f64] }:$T, FGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D64:{ *:[f64] } FGR64:{ *:[f64] }:$T, (SLT:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), FGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="20629">20629</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20630">20630</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT,</td></tr>
<tr><th id="20631">20631</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20632">20632</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20633">20633</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20634">20634</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20635">20635</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D64,</td></tr>
<tr><th id="20636">20636</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="20637">20637</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20638">20638</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20639">20639</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20640">20640</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20641">20641</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20642">20642</th><td>      <i>// GIR_Coverage, 1695,</i></td></tr>
<tr><th id="20643">20643</th><td>      GIR_Done,</td></tr>
<tr><th id="20644">20644</th><td>    <i>// Label 1175: @51334</i></td></tr>
<tr><th id="20645">20645</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1176*/</i> <var>51435</var>, <i>// Rule ID 1696 //</i></td></tr>
<tr><th id="20646">20646</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20647">20647</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20648">20648</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20649">20649</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20650">20650</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20651">20651</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20652">20652</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20653">20653</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20654">20654</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20655">20655</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20656">20656</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGE,</td></tr>
<tr><th id="20657">20657</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20658">20658</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20659">20659</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20660">20660</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20661">20661</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20662">20662</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETUGE:{ *:[Other] }), FGR64:{ *:[f64] }:$T, FGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D64:{ *:[f64] } FGR64:{ *:[f64] }:$T, (SLTu:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), FGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="20663">20663</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20664">20664</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu,</td></tr>
<tr><th id="20665">20665</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20666">20666</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20667">20667</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20668">20668</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20669">20669</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D64,</td></tr>
<tr><th id="20670">20670</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="20671">20671</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20672">20672</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20673">20673</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20674">20674</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20675">20675</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20676">20676</th><td>      <i>// GIR_Coverage, 1696,</i></td></tr>
<tr><th id="20677">20677</th><td>      GIR_Done,</td></tr>
<tr><th id="20678">20678</th><td>    <i>// Label 1176: @51435</i></td></tr>
<tr><th id="20679">20679</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1177*/</i> <var>51536</var>, <i>// Rule ID 1699 //</i></td></tr>
<tr><th id="20680">20680</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20681">20681</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20682">20682</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20683">20683</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20684">20684</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20685">20685</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20686">20686</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20687">20687</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20688">20688</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20689">20689</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20690">20690</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLE,</td></tr>
<tr><th id="20691">20691</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20692">20692</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20693">20693</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20694">20694</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20695">20695</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20696">20696</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETLE:{ *:[Other] }), FGR64:{ *:[f64] }:$T, FGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D64:{ *:[f64] } FGR64:{ *:[f64] }:$T, (SLT:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), FGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="20697">20697</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20698">20698</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT,</td></tr>
<tr><th id="20699">20699</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20700">20700</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20701">20701</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20702">20702</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20703">20703</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D64,</td></tr>
<tr><th id="20704">20704</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="20705">20705</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20706">20706</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20707">20707</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20708">20708</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20709">20709</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20710">20710</th><td>      <i>// GIR_Coverage, 1699,</i></td></tr>
<tr><th id="20711">20711</th><td>      GIR_Done,</td></tr>
<tr><th id="20712">20712</th><td>    <i>// Label 1177: @51536</i></td></tr>
<tr><th id="20713">20713</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1178*/</i> <var>51637</var>, <i>// Rule ID 1700 //</i></td></tr>
<tr><th id="20714">20714</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20715">20715</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20716">20716</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20717">20717</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20718">20718</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20719">20719</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20720">20720</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20721">20721</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20722">20722</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20723">20723</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20724">20724</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULE,</td></tr>
<tr><th id="20725">20725</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20726">20726</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20727">20727</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20728">20728</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20729">20729</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20730">20730</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETULE:{ *:[Other] }), FGR64:{ *:[f64] }:$T, FGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D64:{ *:[f64] } FGR64:{ *:[f64] }:$T, (SLTu:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), FGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="20731">20731</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20732">20732</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu,</td></tr>
<tr><th id="20733">20733</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20734">20734</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20735">20735</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20736">20736</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20737">20737</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D64,</td></tr>
<tr><th id="20738">20738</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="20739">20739</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20740">20740</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20741">20741</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20742">20742</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20743">20743</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20744">20744</th><td>      <i>// GIR_Coverage, 1700,</i></td></tr>
<tr><th id="20745">20745</th><td>      GIR_Done,</td></tr>
<tr><th id="20746">20746</th><td>    <i>// Label 1178: @51637</i></td></tr>
<tr><th id="20747">20747</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1179*/</i> <var>51738</var>, <i>// Rule ID 1703 //</i></td></tr>
<tr><th id="20748">20748</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20749">20749</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20750">20750</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20751">20751</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20752">20752</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20753">20753</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20754">20754</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20755">20755</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20756">20756</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20757">20757</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20758">20758</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGE,</td></tr>
<tr><th id="20759">20759</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20760">20760</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20761">20761</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20762">20762</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20763">20763</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20764">20764</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETGE:{ *:[Other] }), FGR64:{ *:[f64] }:$T, FGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D64:{ *:[f64] } FGR64:{ *:[f64] }:$T, (SLT64:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs), FGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="20765">20765</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20766">20766</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT64,</td></tr>
<tr><th id="20767">20767</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20768">20768</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20769">20769</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20770">20770</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20771">20771</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D64,</td></tr>
<tr><th id="20772">20772</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="20773">20773</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20774">20774</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20775">20775</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20776">20776</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20777">20777</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20778">20778</th><td>      <i>// GIR_Coverage, 1703,</i></td></tr>
<tr><th id="20779">20779</th><td>      GIR_Done,</td></tr>
<tr><th id="20780">20780</th><td>    <i>// Label 1179: @51738</i></td></tr>
<tr><th id="20781">20781</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1180*/</i> <var>51839</var>, <i>// Rule ID 1704 //</i></td></tr>
<tr><th id="20782">20782</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20783">20783</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20784">20784</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20785">20785</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20786">20786</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20787">20787</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20788">20788</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20789">20789</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20790">20790</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20791">20791</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20792">20792</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGE,</td></tr>
<tr><th id="20793">20793</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20794">20794</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20795">20795</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20796">20796</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20797">20797</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20798">20798</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETUGE:{ *:[Other] }), FGR64:{ *:[f64] }:$T, FGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D64:{ *:[f64] } FGR64:{ *:[f64] }:$T, (SLTu64:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs), FGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="20799">20799</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20800">20800</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu64,</td></tr>
<tr><th id="20801">20801</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20802">20802</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20803">20803</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20804">20804</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20805">20805</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D64,</td></tr>
<tr><th id="20806">20806</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="20807">20807</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20808">20808</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20809">20809</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20810">20810</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20811">20811</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20812">20812</th><td>      <i>// GIR_Coverage, 1704,</i></td></tr>
<tr><th id="20813">20813</th><td>      GIR_Done,</td></tr>
<tr><th id="20814">20814</th><td>    <i>// Label 1180: @51839</i></td></tr>
<tr><th id="20815">20815</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1181*/</i> <var>51940</var>, <i>// Rule ID 1707 //</i></td></tr>
<tr><th id="20816">20816</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20817">20817</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20818">20818</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20819">20819</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20820">20820</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20821">20821</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20822">20822</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20823">20823</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20824">20824</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20825">20825</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20826">20826</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLE,</td></tr>
<tr><th id="20827">20827</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20828">20828</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20829">20829</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20830">20830</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20831">20831</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20832">20832</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETLE:{ *:[Other] }), FGR64:{ *:[f64] }:$T, FGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D64:{ *:[f64] } FGR64:{ *:[f64] }:$T, (SLT64:{ *:[i32] } GPR64:{ *:[i64] }:$rhs, GPR64:{ *:[i64] }:$lhs), FGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="20833">20833</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20834">20834</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT64,</td></tr>
<tr><th id="20835">20835</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20836">20836</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20837">20837</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20838">20838</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20839">20839</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D64,</td></tr>
<tr><th id="20840">20840</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="20841">20841</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20842">20842</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20843">20843</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20844">20844</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20845">20845</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20846">20846</th><td>      <i>// GIR_Coverage, 1707,</i></td></tr>
<tr><th id="20847">20847</th><td>      GIR_Done,</td></tr>
<tr><th id="20848">20848</th><td>    <i>// Label 1181: @51940</i></td></tr>
<tr><th id="20849">20849</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1182*/</i> <var>52041</var>, <i>// Rule ID 1708 //</i></td></tr>
<tr><th id="20850">20850</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20851">20851</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20852">20852</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20853">20853</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20854">20854</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20855">20855</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20856">20856</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20857">20857</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20858">20858</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20859">20859</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20860">20860</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULE,</td></tr>
<tr><th id="20861">20861</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20862">20862</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20863">20863</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20864">20864</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20865">20865</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20866">20866</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETULE:{ *:[Other] }), FGR64:{ *:[f64] }:$T, FGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D64:{ *:[f64] } FGR64:{ *:[f64] }:$T, (SLTu64:{ *:[i32] } GPR64:{ *:[i64] }:$rhs, GPR64:{ *:[i64] }:$lhs), FGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="20867">20867</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20868">20868</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu64,</td></tr>
<tr><th id="20869">20869</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20870">20870</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20871">20871</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20872">20872</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20873">20873</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D64,</td></tr>
<tr><th id="20874">20874</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="20875">20875</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20876">20876</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20877">20877</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20878">20878</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20879">20879</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20880">20880</th><td>      <i>// GIR_Coverage, 1708,</i></td></tr>
<tr><th id="20881">20881</th><td>      GIR_Done,</td></tr>
<tr><th id="20882">20882</th><td>    <i>// Label 1182: @52041</i></td></tr>
<tr><th id="20883">20883</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1183*/</i> <var>52142</var>, <i>// Rule ID 1711 //</i></td></tr>
<tr><th id="20884">20884</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20885">20885</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20886">20886</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20887">20887</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20888">20888</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20889">20889</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20890">20890</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20891">20891</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20892">20892</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20893">20893</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20894">20894</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="20895">20895</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20896">20896</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20897">20897</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20898">20898</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20899">20899</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20900">20900</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETEQ:{ *:[Other] }), FGR64:{ *:[f64] }:$T, FGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D64:{ *:[f64] } FGR64:{ *:[f64] }:$T, (XOR:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), FGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="20901">20901</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20902">20902</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR,</td></tr>
<tr><th id="20903">20903</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20904">20904</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20905">20905</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20906">20906</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20907">20907</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D64,</td></tr>
<tr><th id="20908">20908</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="20909">20909</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20910">20910</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20911">20911</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20912">20912</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20913">20913</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20914">20914</th><td>      <i>// GIR_Coverage, 1711,</i></td></tr>
<tr><th id="20915">20915</th><td>      GIR_Done,</td></tr>
<tr><th id="20916">20916</th><td>    <i>// Label 1183: @52142</i></td></tr>
<tr><th id="20917">20917</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1184*/</i> <var>52243</var>, <i>// Rule ID 1713 //</i></td></tr>
<tr><th id="20918">20918</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20919">20919</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20920">20920</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20921">20921</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20922">20922</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20923">20923</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20924">20924</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20925">20925</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20926">20926</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20927">20927</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20928">20928</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="20929">20929</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20930">20930</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20931">20931</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20932">20932</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20933">20933</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20934">20934</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETEQ:{ *:[Other] }), FGR64:{ *:[f64] }:$T, FGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I64_D64:{ *:[f64] } FGR64:{ *:[f64] }:$T, (XOR64:{ *:[i64] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs), FGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="20935">20935</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="20936">20936</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR64,</td></tr>
<tr><th id="20937">20937</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20938">20938</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20939">20939</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20940">20940</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20941">20941</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I64_D64,</td></tr>
<tr><th id="20942">20942</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="20943">20943</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20944">20944</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20945">20945</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20946">20946</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20947">20947</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20948">20948</th><td>      <i>// GIR_Coverage, 1713,</i></td></tr>
<tr><th id="20949">20949</th><td>      GIR_Done,</td></tr>
<tr><th id="20950">20950</th><td>    <i>// Label 1184: @52243</i></td></tr>
<tr><th id="20951">20951</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1185*/</i> <var>52344</var>, <i>// Rule ID 1715 //</i></td></tr>
<tr><th id="20952">20952</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20953">20953</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20954">20954</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20955">20955</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20956">20956</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20957">20957</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20958">20958</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20959">20959</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20960">20960</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20961">20961</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20962">20962</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="20963">20963</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20964">20964</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="20965">20965</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20966">20966</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20967">20967</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20968">20968</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETNE:{ *:[Other] }), FGR64:{ *:[f64] }:$T, FGR64:{ *:[f64] }:$F)  =&gt;  (MOVN_I_D64:{ *:[f64] } FGR64:{ *:[f64] }:$T, (XOR:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), FGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="20969">20969</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="20970">20970</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR,</td></tr>
<tr><th id="20971">20971</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="20972">20972</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="20973">20973</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="20974">20974</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="20975">20975</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_D64,</td></tr>
<tr><th id="20976">20976</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="20977">20977</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="20978">20978</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="20979">20979</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="20980">20980</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20981">20981</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="20982">20982</th><td>      <i>// GIR_Coverage, 1715,</i></td></tr>
<tr><th id="20983">20983</th><td>      GIR_Done,</td></tr>
<tr><th id="20984">20984</th><td>    <i>// Label 1185: @52344</i></td></tr>
<tr><th id="20985">20985</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1186*/</i> <var>52445</var>, <i>// Rule ID 1718 //</i></td></tr>
<tr><th id="20986">20986</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="20987">20987</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="20988">20988</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20989">20989</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20990">20990</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="20991">20991</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="20992">20992</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="20993">20993</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20994">20994</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="20995">20995</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="20996">20996</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="20997">20997</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20998">20998</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="20999">20999</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21000">21000</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21001">21001</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21002">21002</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs, SETNE:{ *:[Other] }), FGR64:{ *:[f64] }:$T, FGR64:{ *:[f64] }:$F)  =&gt;  (MOVN_I64_D64:{ *:[f64] } FGR64:{ *:[f64] }:$T, (XOR64:{ *:[i64] } GPR64:{ *:[i64] }:$lhs, GPR64:{ *:[i64] }:$rhs), FGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="21003">21003</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="21004">21004</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR64,</td></tr>
<tr><th id="21005">21005</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="21006">21006</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="21007">21007</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="21008">21008</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21009">21009</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I64_D64,</td></tr>
<tr><th id="21010">21010</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21011">21011</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="21012">21012</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="21013">21013</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="21014">21014</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21015">21015</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21016">21016</th><td>      <i>// GIR_Coverage, 1718,</i></td></tr>
<tr><th id="21017">21017</th><td>      GIR_Done,</td></tr>
<tr><th id="21018">21018</th><td>    <i>// Label 1186: @52445</i></td></tr>
<tr><th id="21019">21019</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1187*/</i> <var>52546</var>, <i>// Rule ID 2231 //</i></td></tr>
<tr><th id="21020">21020</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotFP64bit_NotMips32r6,</td></tr>
<tr><th id="21021">21021</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21022">21022</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21023">21023</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21024">21024</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21025">21025</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="21026">21026</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="21027">21027</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21028">21028</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21029">21029</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="21030">21030</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SGE,</td></tr>
<tr><th id="21031">21031</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21032">21032</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21033">21033</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21034">21034</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21035">21035</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21036">21036</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETGE:{ *:[Other] }), AFGR64:{ *:[f64] }:$T, AFGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D32_MM:{ *:[f64] } AFGR64:{ *:[f64] }:$T, (SLT_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), AFGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="21037">21037</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="21038">21038</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT_MM,</td></tr>
<tr><th id="21039">21039</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="21040">21040</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="21041">21041</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="21042">21042</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21043">21043</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D32_MM,</td></tr>
<tr><th id="21044">21044</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21045">21045</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="21046">21046</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="21047">21047</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="21048">21048</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21049">21049</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21050">21050</th><td>      <i>// GIR_Coverage, 2231,</i></td></tr>
<tr><th id="21051">21051</th><td>      GIR_Done,</td></tr>
<tr><th id="21052">21052</th><td>    <i>// Label 1187: @52546</i></td></tr>
<tr><th id="21053">21053</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1188*/</i> <var>52647</var>, <i>// Rule ID 2232 //</i></td></tr>
<tr><th id="21054">21054</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotFP64bit_NotMips32r6,</td></tr>
<tr><th id="21055">21055</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21056">21056</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21057">21057</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21058">21058</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21059">21059</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="21060">21060</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="21061">21061</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21062">21062</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21063">21063</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="21064">21064</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_UGE,</td></tr>
<tr><th id="21065">21065</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21066">21066</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21067">21067</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21068">21068</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21069">21069</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21070">21070</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETUGE:{ *:[Other] }), AFGR64:{ *:[f64] }:$T, AFGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D32_MM:{ *:[f64] } AFGR64:{ *:[f64] }:$T, (SLTu_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), AFGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="21071">21071</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="21072">21072</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu_MM,</td></tr>
<tr><th id="21073">21073</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="21074">21074</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="21075">21075</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="21076">21076</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21077">21077</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D32_MM,</td></tr>
<tr><th id="21078">21078</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21079">21079</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="21080">21080</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="21081">21081</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="21082">21082</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21083">21083</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21084">21084</th><td>      <i>// GIR_Coverage, 2232,</i></td></tr>
<tr><th id="21085">21085</th><td>      GIR_Done,</td></tr>
<tr><th id="21086">21086</th><td>    <i>// Label 1188: @52647</i></td></tr>
<tr><th id="21087">21087</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1189*/</i> <var>52748</var>, <i>// Rule ID 2235 //</i></td></tr>
<tr><th id="21088">21088</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotFP64bit_NotMips32r6,</td></tr>
<tr><th id="21089">21089</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21090">21090</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21091">21091</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21092">21092</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21093">21093</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="21094">21094</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="21095">21095</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21096">21096</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21097">21097</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="21098">21098</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_SLE,</td></tr>
<tr><th id="21099">21099</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21100">21100</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21101">21101</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21102">21102</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21103">21103</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21104">21104</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETLE:{ *:[Other] }), AFGR64:{ *:[f64] }:$T, AFGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D32_MM:{ *:[f64] } AFGR64:{ *:[f64] }:$T, (SLT_MM:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), AFGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="21105">21105</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="21106">21106</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLT_MM,</td></tr>
<tr><th id="21107">21107</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="21108">21108</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="21109">21109</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="21110">21110</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21111">21111</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D32_MM,</td></tr>
<tr><th id="21112">21112</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21113">21113</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="21114">21114</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="21115">21115</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="21116">21116</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21117">21117</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21118">21118</th><td>      <i>// GIR_Coverage, 2235,</i></td></tr>
<tr><th id="21119">21119</th><td>      GIR_Done,</td></tr>
<tr><th id="21120">21120</th><td>    <i>// Label 1189: @52748</i></td></tr>
<tr><th id="21121">21121</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1190*/</i> <var>52849</var>, <i>// Rule ID 2236 //</i></td></tr>
<tr><th id="21122">21122</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotFP64bit_NotMips32r6,</td></tr>
<tr><th id="21123">21123</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21124">21124</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21125">21125</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21126">21126</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21127">21127</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="21128">21128</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="21129">21129</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21130">21130</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21131">21131</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="21132">21132</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_ULE,</td></tr>
<tr><th id="21133">21133</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21134">21134</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21135">21135</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21136">21136</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21137">21137</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21138">21138</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETULE:{ *:[Other] }), AFGR64:{ *:[f64] }:$T, AFGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D32_MM:{ *:[f64] } AFGR64:{ *:[f64] }:$T, (SLTu_MM:{ *:[i32] } GPR32:{ *:[i32] }:$rhs, GPR32:{ *:[i32] }:$lhs), AFGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="21139">21139</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="21140">21140</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SLTu_MM,</td></tr>
<tr><th id="21141">21141</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="21142">21142</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="21143">21143</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="21144">21144</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21145">21145</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D32_MM,</td></tr>
<tr><th id="21146">21146</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21147">21147</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="21148">21148</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="21149">21149</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="21150">21150</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21151">21151</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21152">21152</th><td>      <i>// GIR_Coverage, 2236,</i></td></tr>
<tr><th id="21153">21153</th><td>      GIR_Done,</td></tr>
<tr><th id="21154">21154</th><td>    <i>// Label 1190: @52849</i></td></tr>
<tr><th id="21155">21155</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1191*/</i> <var>52950</var>, <i>// Rule ID 2239 //</i></td></tr>
<tr><th id="21156">21156</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotFP64bit_NotMips32r6,</td></tr>
<tr><th id="21157">21157</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21158">21158</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21159">21159</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21160">21160</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21161">21161</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="21162">21162</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="21163">21163</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21164">21164</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21165">21165</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="21166">21166</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_EQ,</td></tr>
<tr><th id="21167">21167</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21168">21168</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21169">21169</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21170">21170</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21171">21171</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21172">21172</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETEQ:{ *:[Other] }), AFGR64:{ *:[f64] }:$T, AFGR64:{ *:[f64] }:$F)  =&gt;  (MOVZ_I_D32_MM:{ *:[f64] } AFGR64:{ *:[f64] }:$T, (XOR_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), AFGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="21173">21173</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="21174">21174</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR_MM,</td></tr>
<tr><th id="21175">21175</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="21176">21176</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="21177">21177</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="21178">21178</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21179">21179</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVZ_I_D32_MM,</td></tr>
<tr><th id="21180">21180</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21181">21181</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="21182">21182</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="21183">21183</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="21184">21184</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21185">21185</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21186">21186</th><td>      <i>// GIR_Coverage, 2239,</i></td></tr>
<tr><th id="21187">21187</th><td>      GIR_Done,</td></tr>
<tr><th id="21188">21188</th><td>    <i>// Label 1191: @52950</i></td></tr>
<tr><th id="21189">21189</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1192*/</i> <var>53051</var>, <i>// Rule ID 2241 //</i></td></tr>
<tr><th id="21190">21190</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotFP64bit_NotMips32r6,</td></tr>
<tr><th id="21191">21191</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21192">21192</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21193">21193</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21194">21194</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21195">21195</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="21196">21196</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_ICMP,</td></tr>
<tr><th id="21197">21197</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21198">21198</th><td>      GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21199">21199</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="21200">21200</th><td>      GIM_CheckCmpPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Predicate*/</i>CmpInst::ICMP_NE,</td></tr>
<tr><th id="21201">21201</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21202">21202</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21203">21203</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21204">21204</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21205">21205</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21206">21206</th><td>      <i>// (select:{ *:[f64] } (setcc:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs, SETNE:{ *:[Other] }), AFGR64:{ *:[f64] }:$T, AFGR64:{ *:[f64] }:$F)  =&gt;  (MOVN_I_D32_MM:{ *:[f64] } AFGR64:{ *:[f64] }:$T, (XOR_MM:{ *:[i32] } GPR32:{ *:[i32] }:$lhs, GPR32:{ *:[i32] }:$rhs), AFGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="21207">21207</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="21208">21208</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::XOR_MM,</td></tr>
<tr><th id="21209">21209</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="21210">21210</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// lhs</i></td></tr>
<tr><th id="21211">21211</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// rhs</i></td></tr>
<tr><th id="21212">21212</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21213">21213</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_D32_MM,</td></tr>
<tr><th id="21214">21214</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21215">21215</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="21216">21216</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="21217">21217</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="21218">21218</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21219">21219</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21220">21220</th><td>      <i>// GIR_Coverage, 2241,</i></td></tr>
<tr><th id="21221">21221</th><td>      GIR_Done,</td></tr>
<tr><th id="21222">21222</th><td>    <i>// Label 1192: @53051</i></td></tr>
<tr><th id="21223">21223</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1193*/</i> <var>53090</var>, <i>// Rule ID 284 //</i></td></tr>
<tr><th id="21224">21224</th><td>      GIM_CheckFeatures, GIFBS_HasStdEnc_NotMips4_32,</td></tr>
<tr><th id="21225">21225</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21226">21226</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21227">21227</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21228">21228</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="21229">21229</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21230">21230</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="21231">21231</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="21232">21232</th><td>      <i>// (select:{ *:[i64] } GPR32Opnd:{ *:[i32] }:$cond, GPR64Opnd:{ *:[i64] }:$T, GPR64Opnd:{ *:[i64] }:$F)  =&gt;  (PseudoSELECT_I64:{ *:[i64] } GPR32Opnd:{ *:[i32] }:$cond, GPR64Opnd:{ *:[i64] }:$T, GPR64Opnd:{ *:[i64] }:$F)</i></td></tr>
<tr><th id="21233">21233</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PseudoSELECT_I64,</td></tr>
<tr><th id="21234">21234</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21235">21235</th><td>      <i>// GIR_Coverage, 284,</i></td></tr>
<tr><th id="21236">21236</th><td>      GIR_Done,</td></tr>
<tr><th id="21237">21237</th><td>    <i>// Label 1193: @53090</i></td></tr>
<tr><th id="21238">21238</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1194*/</i> <var>53129</var>, <i>// Rule ID 286 //</i></td></tr>
<tr><th id="21239">21239</th><td>      GIM_CheckFeatures, GIFBS_HasStdEnc_NotFP64bit_NotMips4_32,</td></tr>
<tr><th id="21240">21240</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21241">21241</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21242">21242</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21243">21243</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21244">21244</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21245">21245</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21246">21246</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21247">21247</th><td>      <i>// (select:{ *:[f64] } GPR32Opnd:{ *:[i32] }:$cond, AFGR64Opnd:{ *:[f64] }:$T, AFGR64Opnd:{ *:[f64] }:$F)  =&gt;  (PseudoSELECT_D32:{ *:[f64] } GPR32Opnd:{ *:[i32] }:$cond, AFGR64Opnd:{ *:[f64] }:$T, AFGR64Opnd:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="21248">21248</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PseudoSELECT_D32,</td></tr>
<tr><th id="21249">21249</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21250">21250</th><td>      <i>// GIR_Coverage, 286,</i></td></tr>
<tr><th id="21251">21251</th><td>      GIR_Done,</td></tr>
<tr><th id="21252">21252</th><td>    <i>// Label 1194: @53129</i></td></tr>
<tr><th id="21253">21253</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1195*/</i> <var>53168</var>, <i>// Rule ID 287 //</i></td></tr>
<tr><th id="21254">21254</th><td>      GIM_CheckFeatures, GIFBS_HasStdEnc_IsFP64bit_NotMips4_32,</td></tr>
<tr><th id="21255">21255</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21256">21256</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21257">21257</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21258">21258</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21259">21259</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21260">21260</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21261">21261</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21262">21262</th><td>      <i>// (select:{ *:[f64] } GPR32Opnd:{ *:[i32] }:$cond, FGR64Opnd:{ *:[f64] }:$T, FGR64Opnd:{ *:[f64] }:$F)  =&gt;  (PseudoSELECT_D64:{ *:[f64] } GPR32Opnd:{ *:[i32] }:$cond, FGR64Opnd:{ *:[f64] }:$T, FGR64Opnd:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="21263">21263</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PseudoSELECT_D64,</td></tr>
<tr><th id="21264">21264</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21265">21265</th><td>      <i>// GIR_Coverage, 287,</i></td></tr>
<tr><th id="21266">21266</th><td>      GIR_Done,</td></tr>
<tr><th id="21267">21267</th><td>    <i>// Label 1195: @53168</i></td></tr>
<tr><th id="21268">21268</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1196*/</i> <var>53224</var>, <i>// Rule ID 1648 //</i></td></tr>
<tr><th id="21269">21269</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="21270">21270</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21271">21271</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21272">21272</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21273">21273</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="21274">21274</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21275">21275</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="21276">21276</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="21277">21277</th><td>      <i>// (select:{ *:[i64] } GPR32:{ *:[i32] }:$cond, GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$F)  =&gt;  (MOVN_I_I64:{ *:[i64] } GPR64:{ *:[i64] }:$T, GPR32:{ *:[i32] }:$cond, GPR64:{ *:[i64] }:$F)</i></td></tr>
<tr><th id="21278">21278</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_I64,</td></tr>
<tr><th id="21279">21279</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="21280">21280</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="21281">21281</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="21282">21282</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="21283">21283</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21284">21284</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21285">21285</th><td>      <i>// GIR_Coverage, 1648,</i></td></tr>
<tr><th id="21286">21286</th><td>      GIR_Done,</td></tr>
<tr><th id="21287">21287</th><td>    <i>// Label 1196: @53224</i></td></tr>
<tr><th id="21288">21288</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1197*/</i> <var>53280</var>, <i>// Rule ID 1654 //</i></td></tr>
<tr><th id="21289">21289</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="21290">21290</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21291">21291</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21292">21292</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21293">21293</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="21294">21294</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="21295">21295</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="21296">21296</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="21297">21297</th><td>      <i>// (select:{ *:[i64] } GPR64:{ *:[i64] }:$cond, GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$F)  =&gt;  (MOVN_I64_I64:{ *:[i64] } GPR64:{ *:[i64] }:$T, GPR64:{ *:[i64] }:$cond, GPR64:{ *:[i64] }:$F)</i></td></tr>
<tr><th id="21298">21298</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I64_I64,</td></tr>
<tr><th id="21299">21299</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="21300">21300</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="21301">21301</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="21302">21302</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="21303">21303</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21304">21304</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21305">21305</th><td>      <i>// GIR_Coverage, 1654,</i></td></tr>
<tr><th id="21306">21306</th><td>      GIR_Done,</td></tr>
<tr><th id="21307">21307</th><td>    <i>// Label 1197: @53280</i></td></tr>
<tr><th id="21308">21308</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1198*/</i> <var>53336</var>, <i>// Rule ID 1693 //</i></td></tr>
<tr><th id="21309">21309</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_NotFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="21310">21310</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21311">21311</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21312">21312</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21313">21313</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21314">21314</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21315">21315</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21316">21316</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21317">21317</th><td>      <i>// (select:{ *:[f64] } GPR32:{ *:[i32] }:$cond, AFGR64:{ *:[f64] }:$T, AFGR64:{ *:[f64] }:$F)  =&gt;  (MOVN_I_D32:{ *:[f64] } AFGR64:{ *:[f64] }:$T, GPR32:{ *:[i32] }:$cond, AFGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="21318">21318</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_D32,</td></tr>
<tr><th id="21319">21319</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21320">21320</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="21321">21321</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="21322">21322</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="21323">21323</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21324">21324</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21325">21325</th><td>      <i>// GIR_Coverage, 1693,</i></td></tr>
<tr><th id="21326">21326</th><td>      GIR_Done,</td></tr>
<tr><th id="21327">21327</th><td>    <i>// Label 1198: @53336</i></td></tr>
<tr><th id="21328">21328</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1199*/</i> <var>53392</var>, <i>// Rule ID 1716 //</i></td></tr>
<tr><th id="21329">21329</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="21330">21330</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21331">21331</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21332">21332</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21333">21333</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21334">21334</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21335">21335</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21336">21336</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21337">21337</th><td>      <i>// (select:{ *:[f64] } GPR32:{ *:[i32] }:$cond, FGR64:{ *:[f64] }:$T, FGR64:{ *:[f64] }:$F)  =&gt;  (MOVN_I_D64:{ *:[f64] } FGR64:{ *:[f64] }:$T, GPR32:{ *:[i32] }:$cond, FGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="21338">21338</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_D64,</td></tr>
<tr><th id="21339">21339</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21340">21340</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="21341">21341</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="21342">21342</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="21343">21343</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21344">21344</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21345">21345</th><td>      <i>// GIR_Coverage, 1716,</i></td></tr>
<tr><th id="21346">21346</th><td>      GIR_Done,</td></tr>
<tr><th id="21347">21347</th><td>    <i>// Label 1199: @53392</i></td></tr>
<tr><th id="21348">21348</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1200*/</i> <var>53448</var>, <i>// Rule ID 1719 //</i></td></tr>
<tr><th id="21349">21349</th><td>      GIM_CheckFeatures, GIFBS_HasMips4_32_HasStdEnc_IsFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="21350">21350</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21351">21351</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21352">21352</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21353">21353</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21354">21354</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="21355">21355</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21356">21356</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21357">21357</th><td>      <i>// (select:{ *:[f64] } GPR64:{ *:[i64] }:$cond, FGR64:{ *:[f64] }:$T, FGR64:{ *:[f64] }:$F)  =&gt;  (MOVN_I64_D64:{ *:[f64] } FGR64:{ *:[f64] }:$T, GPR64:{ *:[i64] }:$cond, FGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="21358">21358</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I64_D64,</td></tr>
<tr><th id="21359">21359</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21360">21360</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="21361">21361</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="21362">21362</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="21363">21363</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21364">21364</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21365">21365</th><td>      <i>// GIR_Coverage, 1719,</i></td></tr>
<tr><th id="21366">21366</th><td>      GIR_Done,</td></tr>
<tr><th id="21367">21367</th><td>    <i>// Label 1200: @53448</i></td></tr>
<tr><th id="21368">21368</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1201*/</i> <var>53504</var>, <i>// Rule ID 2242 //</i></td></tr>
<tr><th id="21369">21369</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotFP64bit_NotMips32r6,</td></tr>
<tr><th id="21370">21370</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21371">21371</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21372">21372</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21373">21373</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21374">21374</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21375">21375</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21376">21376</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21377">21377</th><td>      <i>// (select:{ *:[f64] } GPR32:{ *:[i32] }:$cond, AFGR64:{ *:[f64] }:$T, AFGR64:{ *:[f64] }:$F)  =&gt;  (MOVN_I_D32_MM:{ *:[f64] } AFGR64:{ *:[f64] }:$T, GPR32:{ *:[i32] }:$cond, AFGR64:{ *:[f64] }:$F)</i></td></tr>
<tr><th id="21378">21378</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MOVN_I_D32_MM,</td></tr>
<tr><th id="21379">21379</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21380">21380</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// T</i></td></tr>
<tr><th id="21381">21381</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="21382">21382</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// F</i></td></tr>
<tr><th id="21383">21383</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21384">21384</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21385">21385</th><td>      <i>// GIR_Coverage, 2242,</i></td></tr>
<tr><th id="21386">21386</th><td>      GIR_Done,</td></tr>
<tr><th id="21387">21387</th><td>    <i>// Label 1201: @53504</i></td></tr>
<tr><th id="21388">21388</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1202*/</i> <var>53584</var>, <i>// Rule ID 1752 //</i></td></tr>
<tr><th id="21389">21389</th><td>      GIM_CheckFeatures, GIFBS_HasMips64r6_HasStdEnc,</td></tr>
<tr><th id="21390">21390</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21391">21391</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21392">21392</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21393">21393</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="21394">21394</th><td>      <i>// (select:{ *:[i64] } i64:{ *:[i64] }:$cond, i64:{ *:[i64] }:$t, i64:{ *:[i64] }:$f)  =&gt;  (OR64:{ *:[i64] } (SELNEZ64:{ *:[i64] } i64:{ *:[i64] }:$t, i64:{ *:[i64] }:$cond), (SELEQZ64:{ *:[i64] } i64:{ *:[i64] }:$f, i64:{ *:[i64] }:$cond))</i></td></tr>
<tr><th id="21395">21395</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="21396">21396</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="21397">21397</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::SELEQZ64,</td></tr>
<tr><th id="21398">21398</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="21399">21399</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// f</i></td></tr>
<tr><th id="21400">21400</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="21401">21401</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="21402">21402</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SELNEZ64,</td></tr>
<tr><th id="21403">21403</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="21404">21404</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// t</i></td></tr>
<tr><th id="21405">21405</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="21406">21406</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21407">21407</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::OR64,</td></tr>
<tr><th id="21408">21408</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="21409">21409</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="21410">21410</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="21411">21411</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21412">21412</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21413">21413</th><td>      <i>// GIR_Coverage, 1752,</i></td></tr>
<tr><th id="21414">21414</th><td>      GIR_Done,</td></tr>
<tr><th id="21415">21415</th><td>    <i>// Label 1202: @53584</i></td></tr>
<tr><th id="21416">21416</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1203*/</i> <var>53696</var>, <i>// Rule ID 1763 //</i></td></tr>
<tr><th id="21417">21417</th><td>      GIM_CheckFeatures, GIFBS_HasMips64r6_HasStdEnc,</td></tr>
<tr><th id="21418">21418</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21419">21419</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21420">21420</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21421">21421</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="21422">21422</th><td>      <i>// (select:{ *:[i64] } i32:{ *:[i32] }:$cond, i64:{ *:[i64] }:$t, i64:{ *:[i64] }:$f)  =&gt;  (OR64:{ *:[i64] } (SELNEZ64:{ *:[i64] } i64:{ *:[i64] }:$t, (SLL64_32:{ *:[i64] } i32:{ *:[i32] }:$cond)), (SELEQZ64:{ *:[i64] } i64:{ *:[i64] }:$f, (SLL64_32:{ *:[i64] } i32:{ *:[i32] }:$cond)))</i></td></tr>
<tr><th id="21423">21423</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="21424">21424</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>1</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="21425">21425</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>2</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="21426">21426</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>3</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="21427">21427</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>4</var>, <i>/*Opcode*/</i>Mips::SLL64_32,</td></tr>
<tr><th id="21428">21428</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>4</var>, <i>/*TempRegID*/</i><var>3</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="21429">21429</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>4</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="21430">21430</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>4</var>,</td></tr>
<tr><th id="21431">21431</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>3</var>, <i>/*Opcode*/</i>Mips::SELEQZ64,</td></tr>
<tr><th id="21432">21432</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>3</var>, <i>/*TempRegID*/</i><var>2</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="21433">21433</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>3</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>3</var>, <i>// f</i></td></tr>
<tr><th id="21434">21434</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>3</var>, <i>/*TempRegID*/</i><var>3</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="21435">21435</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>3</var>,</td></tr>
<tr><th id="21436">21436</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>2</var>, <i>/*Opcode*/</i>Mips::SLL64_32,</td></tr>
<tr><th id="21437">21437</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>2</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="21438">21438</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>2</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// cond</i></td></tr>
<tr><th id="21439">21439</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="21440">21440</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::SELNEZ64,</td></tr>
<tr><th id="21441">21441</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="21442">21442</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// t</i></td></tr>
<tr><th id="21443">21443</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>1</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="21444">21444</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21445">21445</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::OR64,</td></tr>
<tr><th id="21446">21446</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="21447">21447</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="21448">21448</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>2</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="21449">21449</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21450">21450</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21451">21451</th><td>      <i>// GIR_Coverage, 1763,</i></td></tr>
<tr><th id="21452">21452</th><td>      GIR_Done,</td></tr>
<tr><th id="21453">21453</th><td>    <i>// Label 1203: @53696</i></td></tr>
<tr><th id="21454">21454</th><td>    GIM_Reject,</td></tr>
<tr><th id="21455">21455</th><td>    <i>// Label 1064: @53697</i></td></tr>
<tr><th id="21456">21456</th><td>    GIM_Reject,</td></tr>
<tr><th id="21457">21457</th><td>    <i>// Label 29: @53698</i></td></tr>
<tr><th id="21458">21458</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>3</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1206*/</i> <var>53784</var>,</td></tr>
<tr><th id="21459">21459</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1204*/</i> <var>53706</var>,</td></tr>
<tr><th id="21460">21460</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1205*/</i> <var>53752</var>,</td></tr>
<tr><th id="21461">21461</th><td>    <i>// Label 1204: @53706</i></td></tr>
<tr><th id="21462">21462</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1207*/</i> <var>53751</var>,</td></tr>
<tr><th id="21463">21463</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21464">21464</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21465">21465</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21466">21466</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21467">21467</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21468">21468</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1208*/</i> <var>53739</var>, <i>// Rule ID 319 //</i></td></tr>
<tr><th id="21469">21469</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="21470">21470</th><td>        <i>// (mulhu:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MUHU:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="21471">21471</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MUHU,</td></tr>
<tr><th id="21472">21472</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21473">21473</th><td>        <i>// GIR_Coverage, 319,</i></td></tr>
<tr><th id="21474">21474</th><td>        GIR_Done,</td></tr>
<tr><th id="21475">21475</th><td>      <i>// Label 1208: @53739</i></td></tr>
<tr><th id="21476">21476</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1209*/</i> <var>53750</var>, <i>// Rule ID 1167 //</i></td></tr>
<tr><th id="21477">21477</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="21478">21478</th><td>        <i>// (mulhu:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MUHU_MMR6:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="21479">21479</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MUHU_MMR6,</td></tr>
<tr><th id="21480">21480</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21481">21481</th><td>        <i>// GIR_Coverage, 1167,</i></td></tr>
<tr><th id="21482">21482</th><td>        GIR_Done,</td></tr>
<tr><th id="21483">21483</th><td>      <i>// Label 1209: @53750</i></td></tr>
<tr><th id="21484">21484</th><td>      GIM_Reject,</td></tr>
<tr><th id="21485">21485</th><td>    <i>// Label 1207: @53751</i></td></tr>
<tr><th id="21486">21486</th><td>    GIM_Reject,</td></tr>
<tr><th id="21487">21487</th><td>    <i>// Label 1205: @53752</i></td></tr>
<tr><th id="21488">21488</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1210*/</i> <var>53783</var>, <i>// Rule ID 334 //</i></td></tr>
<tr><th id="21489">21489</th><td>      GIM_CheckFeatures, GIFBS_HasMips64r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="21490">21490</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21491">21491</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21492">21492</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="21493">21493</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="21494">21494</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="21495">21495</th><td>      <i>// (mulhu:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)  =&gt;  (DMUHU:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)</i></td></tr>
<tr><th id="21496">21496</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DMUHU,</td></tr>
<tr><th id="21497">21497</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21498">21498</th><td>      <i>// GIR_Coverage, 334,</i></td></tr>
<tr><th id="21499">21499</th><td>      GIR_Done,</td></tr>
<tr><th id="21500">21500</th><td>    <i>// Label 1210: @53783</i></td></tr>
<tr><th id="21501">21501</th><td>    GIM_Reject,</td></tr>
<tr><th id="21502">21502</th><td>    <i>// Label 1206: @53784</i></td></tr>
<tr><th id="21503">21503</th><td>    GIM_Reject,</td></tr>
<tr><th id="21504">21504</th><td>    <i>// Label 30: @53785</i></td></tr>
<tr><th id="21505">21505</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>3</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1213*/</i> <var>53871</var>,</td></tr>
<tr><th id="21506">21506</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1211*/</i> <var>53793</var>,</td></tr>
<tr><th id="21507">21507</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1212*/</i> <var>53839</var>,</td></tr>
<tr><th id="21508">21508</th><td>    <i>// Label 1211: @53793</i></td></tr>
<tr><th id="21509">21509</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1214*/</i> <var>53838</var>,</td></tr>
<tr><th id="21510">21510</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21511">21511</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21512">21512</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21513">21513</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21514">21514</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="21515">21515</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1215*/</i> <var>53826</var>, <i>// Rule ID 318 //</i></td></tr>
<tr><th id="21516">21516</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="21517">21517</th><td>        <i>// (mulhs:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MUH:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="21518">21518</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MUH,</td></tr>
<tr><th id="21519">21519</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21520">21520</th><td>        <i>// GIR_Coverage, 318,</i></td></tr>
<tr><th id="21521">21521</th><td>        GIR_Done,</td></tr>
<tr><th id="21522">21522</th><td>      <i>// Label 1215: @53826</i></td></tr>
<tr><th id="21523">21523</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1216*/</i> <var>53837</var>, <i>// Rule ID 1166 //</i></td></tr>
<tr><th id="21524">21524</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="21525">21525</th><td>        <i>// (mulhs:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)  =&gt;  (MUH_MMR6:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, GPR32Opnd:{ *:[i32] }:$rt)</i></td></tr>
<tr><th id="21526">21526</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MUH_MMR6,</td></tr>
<tr><th id="21527">21527</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21528">21528</th><td>        <i>// GIR_Coverage, 1166,</i></td></tr>
<tr><th id="21529">21529</th><td>        GIR_Done,</td></tr>
<tr><th id="21530">21530</th><td>      <i>// Label 1216: @53837</i></td></tr>
<tr><th id="21531">21531</th><td>      GIM_Reject,</td></tr>
<tr><th id="21532">21532</th><td>    <i>// Label 1214: @53838</i></td></tr>
<tr><th id="21533">21533</th><td>    GIM_Reject,</td></tr>
<tr><th id="21534">21534</th><td>    <i>// Label 1212: @53839</i></td></tr>
<tr><th id="21535">21535</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1217*/</i> <var>53870</var>, <i>// Rule ID 333 //</i></td></tr>
<tr><th id="21536">21536</th><td>      GIM_CheckFeatures, GIFBS_HasMips64r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="21537">21537</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21538">21538</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21539">21539</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="21540">21540</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="21541">21541</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="21542">21542</th><td>      <i>// (mulhs:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)  =&gt;  (DMUH:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, GPR64Opnd:{ *:[i64] }:$rt)</i></td></tr>
<tr><th id="21543">21543</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DMUH,</td></tr>
<tr><th id="21544">21544</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21545">21545</th><td>      <i>// GIR_Coverage, 333,</i></td></tr>
<tr><th id="21546">21546</th><td>      GIR_Done,</td></tr>
<tr><th id="21547">21547</th><td>    <i>// Label 1217: @53870</i></td></tr>
<tr><th id="21548">21548</th><td>    GIM_Reject,</td></tr>
<tr><th id="21549">21549</th><td>    <i>// Label 1213: @53871</i></td></tr>
<tr><th id="21550">21550</th><td>    GIM_Reject,</td></tr>
<tr><th id="21551">21551</th><td>    <i>// Label 31: @53872</i></td></tr>
<tr><th id="21552">21552</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>7</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1222*/</i> <var>54750</var>,</td></tr>
<tr><th id="21553">21553</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1218*/</i> <var>53884</var>,</td></tr>
<tr><th id="21554">21554</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1219*/</i> <var>54084</var>, <var>0</var>,</td></tr>
<tr><th id="21555">21555</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1220*/</i> <var>54432</var>, <var>0</var>,</td></tr>
<tr><th id="21556">21556</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1221*/</i> <var>54591</var>,</td></tr>
<tr><th id="21557">21557</th><td>    <i>// Label 1218: @53884</i></td></tr>
<tr><th id="21558">21558</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1223*/</i> <var>54083</var>,</td></tr>
<tr><th id="21559">21559</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21560">21560</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21561">21561</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21562">21562</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1224*/</i> <var>53955</var>, <i>// Rule ID 157 //</i></td></tr>
<tr><th id="21563">21563</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_IsNotSoftFloat_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="21564">21564</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="21565">21565</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="21566">21566</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21567">21567</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21568">21568</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21569">21569</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21570">21570</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21571">21571</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21572">21572</th><td>        <i>// (fadd:{ *:[f32] } (fmul:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft), FGR32Opnd:{ *:[f32] }:$fr)  =&gt;  (MADD_S:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fr, FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="21573">21573</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MADD_S,</td></tr>
<tr><th id="21574">21574</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21575">21575</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fr</i></td></tr>
<tr><th id="21576">21576</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="21577">21577</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="21578">21578</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21579">21579</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21580">21580</th><td>        <i>// GIR_Coverage, 157,</i></td></tr>
<tr><th id="21581">21581</th><td>        GIR_Done,</td></tr>
<tr><th id="21582">21582</th><td>      <i>// Label 1224: @53955</i></td></tr>
<tr><th id="21583">21583</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1225*/</i> <var>54012</var>, <i>// Rule ID 2303 //</i></td></tr>
<tr><th id="21584">21584</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_IsNotSoftFloat_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="21585">21585</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21586">21586</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="21587">21587</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="21588">21588</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21589">21589</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21590">21590</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21591">21591</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21592">21592</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21593">21593</th><td>        <i>// (fadd:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fr, (fmul:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft))  =&gt;  (MADD_S:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fr, FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="21594">21594</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MADD_S,</td></tr>
<tr><th id="21595">21595</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21596">21596</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fr</i></td></tr>
<tr><th id="21597">21597</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="21598">21598</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="21599">21599</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21600">21600</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21601">21601</th><td>        <i>// GIR_Coverage, 2303,</i></td></tr>
<tr><th id="21602">21602</th><td>        GIR_Done,</td></tr>
<tr><th id="21603">21603</th><td>      <i>// Label 1225: @54012</i></td></tr>
<tr><th id="21604">21604</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1226*/</i> <var>54031</var>, <i>// Rule ID 145 //</i></td></tr>
<tr><th id="21605">21605</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="21606">21606</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21607">21607</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21608">21608</th><td>        <i>// (fadd:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)  =&gt;  (FADD_S:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="21609">21609</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FADD_S,</td></tr>
<tr><th id="21610">21610</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21611">21611</th><td>        <i>// GIR_Coverage, 145,</i></td></tr>
<tr><th id="21612">21612</th><td>        GIR_Done,</td></tr>
<tr><th id="21613">21613</th><td>      <i>// Label 1226: @54031</i></td></tr>
<tr><th id="21614">21614</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1227*/</i> <var>54050</var>, <i>// Rule ID 1118 //</i></td></tr>
<tr><th id="21615">21615</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="21616">21616</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21617">21617</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21618">21618</th><td>        <i>// (fadd:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)  =&gt;  (FADD_S_MM:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="21619">21619</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FADD_S_MM,</td></tr>
<tr><th id="21620">21620</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21621">21621</th><td>        <i>// GIR_Coverage, 1118,</i></td></tr>
<tr><th id="21622">21622</th><td>        GIR_Done,</td></tr>
<tr><th id="21623">21623</th><td>      <i>// Label 1227: @54050</i></td></tr>
<tr><th id="21624">21624</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1228*/</i> <var>54082</var>, <i>// Rule ID 1174 //</i></td></tr>
<tr><th id="21625">21625</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="21626">21626</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21627">21627</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21628">21628</th><td>        <i>// (fadd:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)  =&gt;  (FADD_S_MMR6:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$ft, FGR32Opnd:{ *:[f32] }:$fs)</i></td></tr>
<tr><th id="21629">21629</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FADD_S_MMR6,</td></tr>
<tr><th id="21630">21630</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21631">21631</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="21632">21632</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="21633">21633</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21634">21634</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21635">21635</th><td>        <i>// GIR_Coverage, 1174,</i></td></tr>
<tr><th id="21636">21636</th><td>        GIR_Done,</td></tr>
<tr><th id="21637">21637</th><td>      <i>// Label 1228: @54082</i></td></tr>
<tr><th id="21638">21638</th><td>      GIM_Reject,</td></tr>
<tr><th id="21639">21639</th><td>    <i>// Label 1223: @54083</i></td></tr>
<tr><th id="21640">21640</th><td>    GIM_Reject,</td></tr>
<tr><th id="21641">21641</th><td>    <i>// Label 1219: @54084</i></td></tr>
<tr><th id="21642">21642</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1229*/</i> <var>54431</var>,</td></tr>
<tr><th id="21643">21643</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21644">21644</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21645">21645</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1230*/</i> <var>54155</var>, <i>// Rule ID 159 //</i></td></tr>
<tr><th id="21646">21646</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_IsNotSoftFloat_NotFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="21647">21647</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21648">21648</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="21649">21649</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="21650">21650</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21651">21651</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21652">21652</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21653">21653</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21654">21654</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21655">21655</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21656">21656</th><td>        <i>// (fadd:{ *:[f64] } (fmul:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft), AFGR64Opnd:{ *:[f64] }:$fr)  =&gt;  (MADD_D32:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fr, AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="21657">21657</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MADD_D32,</td></tr>
<tr><th id="21658">21658</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21659">21659</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fr</i></td></tr>
<tr><th id="21660">21660</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="21661">21661</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="21662">21662</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21663">21663</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21664">21664</th><td>        <i>// GIR_Coverage, 159,</i></td></tr>
<tr><th id="21665">21665</th><td>        GIR_Done,</td></tr>
<tr><th id="21666">21666</th><td>      <i>// Label 1230: @54155</i></td></tr>
<tr><th id="21667">21667</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1231*/</i> <var>54216</var>, <i>// Rule ID 161 //</i></td></tr>
<tr><th id="21668">21668</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="21669">21669</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21670">21670</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="21671">21671</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="21672">21672</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21673">21673</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21674">21674</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21675">21675</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21676">21676</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21677">21677</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21678">21678</th><td>        <i>// (fadd:{ *:[f64] } (fmul:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft), FGR64Opnd:{ *:[f64] }:$fr)  =&gt;  (MADD_D64:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fr, FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="21679">21679</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MADD_D64,</td></tr>
<tr><th id="21680">21680</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21681">21681</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fr</i></td></tr>
<tr><th id="21682">21682</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="21683">21683</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="21684">21684</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21685">21685</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21686">21686</th><td>        <i>// GIR_Coverage, 161,</i></td></tr>
<tr><th id="21687">21687</th><td>        GIR_Done,</td></tr>
<tr><th id="21688">21688</th><td>      <i>// Label 1231: @54216</i></td></tr>
<tr><th id="21689">21689</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1232*/</i> <var>54277</var>, <i>// Rule ID 2304 //</i></td></tr>
<tr><th id="21690">21690</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_IsNotSoftFloat_NotFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="21691">21691</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21692">21692</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21693">21693</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="21694">21694</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="21695">21695</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21696">21696</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21697">21697</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21698">21698</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21699">21699</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21700">21700</th><td>        <i>// (fadd:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fr, (fmul:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft))  =&gt;  (MADD_D32:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fr, AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="21701">21701</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MADD_D32,</td></tr>
<tr><th id="21702">21702</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21703">21703</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fr</i></td></tr>
<tr><th id="21704">21704</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="21705">21705</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="21706">21706</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21707">21707</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21708">21708</th><td>        <i>// GIR_Coverage, 2304,</i></td></tr>
<tr><th id="21709">21709</th><td>        GIR_Done,</td></tr>
<tr><th id="21710">21710</th><td>      <i>// Label 1232: @54277</i></td></tr>
<tr><th id="21711">21711</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1233*/</i> <var>54338</var>, <i>// Rule ID 2305 //</i></td></tr>
<tr><th id="21712">21712</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="21713">21713</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21714">21714</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21715">21715</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="21716">21716</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="21717">21717</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21718">21718</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21719">21719</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21720">21720</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21721">21721</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21722">21722</th><td>        <i>// (fadd:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fr, (fmul:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft))  =&gt;  (MADD_D64:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fr, FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="21723">21723</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MADD_D64,</td></tr>
<tr><th id="21724">21724</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21725">21725</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fr</i></td></tr>
<tr><th id="21726">21726</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="21727">21727</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="21728">21728</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21729">21729</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21730">21730</th><td>        <i>// GIR_Coverage, 2305,</i></td></tr>
<tr><th id="21731">21731</th><td>        GIR_Done,</td></tr>
<tr><th id="21732">21732</th><td>      <i>// Label 1233: @54338</i></td></tr>
<tr><th id="21733">21733</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1234*/</i> <var>54361</var>, <i>// Rule ID 146 //</i></td></tr>
<tr><th id="21734">21734</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_IsNotSoftFloat_NotFP64bit_NotInMicroMips,</td></tr>
<tr><th id="21735">21735</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21736">21736</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21737">21737</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21738">21738</th><td>        <i>// (fadd:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)  =&gt;  (FADD_D32:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="21739">21739</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FADD_D32,</td></tr>
<tr><th id="21740">21740</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21741">21741</th><td>        <i>// GIR_Coverage, 146,</i></td></tr>
<tr><th id="21742">21742</th><td>        GIR_Done,</td></tr>
<tr><th id="21743">21743</th><td>      <i>// Label 1234: @54361</i></td></tr>
<tr><th id="21744">21744</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1235*/</i> <var>54384</var>, <i>// Rule ID 147 //</i></td></tr>
<tr><th id="21745">21745</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="21746">21746</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21747">21747</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21748">21748</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21749">21749</th><td>        <i>// (fadd:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)  =&gt;  (FADD_D64:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="21750">21750</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FADD_D64,</td></tr>
<tr><th id="21751">21751</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21752">21752</th><td>        <i>// GIR_Coverage, 147,</i></td></tr>
<tr><th id="21753">21753</th><td>        GIR_Done,</td></tr>
<tr><th id="21754">21754</th><td>      <i>// Label 1235: @54384</i></td></tr>
<tr><th id="21755">21755</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1236*/</i> <var>54407</var>, <i>// Rule ID 1122 //</i></td></tr>
<tr><th id="21756">21756</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsNotSoftFloat_NotFP64bit,</td></tr>
<tr><th id="21757">21757</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21758">21758</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21759">21759</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21760">21760</th><td>        <i>// (fadd:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)  =&gt;  (FADD_D32_MM:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="21761">21761</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FADD_D32_MM,</td></tr>
<tr><th id="21762">21762</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21763">21763</th><td>        <i>// GIR_Coverage, 1122,</i></td></tr>
<tr><th id="21764">21764</th><td>        GIR_Done,</td></tr>
<tr><th id="21765">21765</th><td>      <i>// Label 1236: @54407</i></td></tr>
<tr><th id="21766">21766</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1237*/</i> <var>54430</var>, <i>// Rule ID 1123 //</i></td></tr>
<tr><th id="21767">21767</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsFP64bit_IsNotSoftFloat,</td></tr>
<tr><th id="21768">21768</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21769">21769</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21770">21770</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="21771">21771</th><td>        <i>// (fadd:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)  =&gt;  (FADD_D64_MM:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="21772">21772</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FADD_D64_MM,</td></tr>
<tr><th id="21773">21773</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21774">21774</th><td>        <i>// GIR_Coverage, 1123,</i></td></tr>
<tr><th id="21775">21775</th><td>        GIR_Done,</td></tr>
<tr><th id="21776">21776</th><td>      <i>// Label 1237: @54430</i></td></tr>
<tr><th id="21777">21777</th><td>      GIM_Reject,</td></tr>
<tr><th id="21778">21778</th><td>    <i>// Label 1229: @54431</i></td></tr>
<tr><th id="21779">21779</th><td>    GIM_Reject,</td></tr>
<tr><th id="21780">21780</th><td>    <i>// Label 1220: @54432</i></td></tr>
<tr><th id="21781">21781</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1238*/</i> <var>54590</var>,</td></tr>
<tr><th id="21782">21782</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="21783">21783</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="21784">21784</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1239*/</i> <var>54504</var>, <i>// Rule ID 2415 //</i></td></tr>
<tr><th id="21785">21785</th><td>        GIM_CheckFeatures, GIFBS_AllowFPOpFusion_HasMSA_HasStdEnc,</td></tr>
<tr><th id="21786">21786</th><td>        GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>2</var>,</td></tr>
<tr><th id="21787">21787</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="21788">21788</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="21789">21789</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="21790">21790</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="21791">21791</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="21792">21792</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="21793">21793</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="21794">21794</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21795">21795</th><td>        <i>// (fadd:{ *:[v2f64] } (fmul:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt), MSA128DOpnd:{ *:[v2f64] }:$wd)  =&gt;  (FMADD_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$wd, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="21796">21796</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMADD_D,</td></tr>
<tr><th id="21797">21797</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd</i></td></tr>
<tr><th id="21798">21798</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd</i></td></tr>
<tr><th id="21799">21799</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="21800">21800</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="21801">21801</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21802">21802</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21803">21803</th><td>        <i>// GIR_Coverage, 2415,</i></td></tr>
<tr><th id="21804">21804</th><td>        GIR_Done,</td></tr>
<tr><th id="21805">21805</th><td>      <i>// Label 1239: @54504</i></td></tr>
<tr><th id="21806">21806</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1240*/</i> <var>54566</var>, <i>// Rule ID 1947 //</i></td></tr>
<tr><th id="21807">21807</th><td>        GIM_CheckFeatures, GIFBS_AllowFPOpFusion_HasMSA_HasStdEnc,</td></tr>
<tr><th id="21808">21808</th><td>        GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="21809">21809</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="21810">21810</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="21811">21811</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="21812">21812</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="21813">21813</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="21814">21814</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="21815">21815</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="21816">21816</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21817">21817</th><td>        <i>// (fadd:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$wd, (fmul:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt))  =&gt;  (FMADD_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$wd, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="21818">21818</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMADD_D,</td></tr>
<tr><th id="21819">21819</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wd</i></td></tr>
<tr><th id="21820">21820</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wd</i></td></tr>
<tr><th id="21821">21821</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="21822">21822</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="21823">21823</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21824">21824</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21825">21825</th><td>        <i>// GIR_Coverage, 1947,</i></td></tr>
<tr><th id="21826">21826</th><td>        GIR_Done,</td></tr>
<tr><th id="21827">21827</th><td>      <i>// Label 1240: @54566</i></td></tr>
<tr><th id="21828">21828</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1241*/</i> <var>54589</var>, <i>// Rule ID 659 //</i></td></tr>
<tr><th id="21829">21829</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="21830">21830</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="21831">21831</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="21832">21832</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="21833">21833</th><td>        <i>// (fadd:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FADD_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="21834">21834</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FADD_D,</td></tr>
<tr><th id="21835">21835</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21836">21836</th><td>        <i>// GIR_Coverage, 659,</i></td></tr>
<tr><th id="21837">21837</th><td>        GIR_Done,</td></tr>
<tr><th id="21838">21838</th><td>      <i>// Label 1241: @54589</i></td></tr>
<tr><th id="21839">21839</th><td>      GIM_Reject,</td></tr>
<tr><th id="21840">21840</th><td>    <i>// Label 1238: @54590</i></td></tr>
<tr><th id="21841">21841</th><td>    GIM_Reject,</td></tr>
<tr><th id="21842">21842</th><td>    <i>// Label 1221: @54591</i></td></tr>
<tr><th id="21843">21843</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1242*/</i> <var>54749</var>,</td></tr>
<tr><th id="21844">21844</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="21845">21845</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="21846">21846</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1243*/</i> <var>54663</var>, <i>// Rule ID 2414 //</i></td></tr>
<tr><th id="21847">21847</th><td>        GIM_CheckFeatures, GIFBS_AllowFPOpFusion_HasMSA_HasStdEnc,</td></tr>
<tr><th id="21848">21848</th><td>        GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>2</var>,</td></tr>
<tr><th id="21849">21849</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="21850">21850</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="21851">21851</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="21852">21852</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="21853">21853</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="21854">21854</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="21855">21855</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="21856">21856</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21857">21857</th><td>        <i>// (fadd:{ *:[v4f32] } (fmul:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt), MSA128WOpnd:{ *:[v4f32] }:$wd)  =&gt;  (FMADD_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$wd, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="21858">21858</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMADD_W,</td></tr>
<tr><th id="21859">21859</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd</i></td></tr>
<tr><th id="21860">21860</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wd</i></td></tr>
<tr><th id="21861">21861</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="21862">21862</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="21863">21863</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21864">21864</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21865">21865</th><td>        <i>// GIR_Coverage, 2414,</i></td></tr>
<tr><th id="21866">21866</th><td>        GIR_Done,</td></tr>
<tr><th id="21867">21867</th><td>      <i>// Label 1243: @54663</i></td></tr>
<tr><th id="21868">21868</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1244*/</i> <var>54725</var>, <i>// Rule ID 1946 //</i></td></tr>
<tr><th id="21869">21869</th><td>        GIM_CheckFeatures, GIFBS_AllowFPOpFusion_HasMSA_HasStdEnc,</td></tr>
<tr><th id="21870">21870</th><td>        GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="21871">21871</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="21872">21872</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="21873">21873</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="21874">21874</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="21875">21875</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="21876">21876</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="21877">21877</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="21878">21878</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21879">21879</th><td>        <i>// (fadd:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$wd, (fmul:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt))  =&gt;  (FMADD_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$wd, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="21880">21880</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMADD_W,</td></tr>
<tr><th id="21881">21881</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wd</i></td></tr>
<tr><th id="21882">21882</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wd</i></td></tr>
<tr><th id="21883">21883</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="21884">21884</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="21885">21885</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21886">21886</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21887">21887</th><td>        <i>// GIR_Coverage, 1946,</i></td></tr>
<tr><th id="21888">21888</th><td>        GIR_Done,</td></tr>
<tr><th id="21889">21889</th><td>      <i>// Label 1244: @54725</i></td></tr>
<tr><th id="21890">21890</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1245*/</i> <var>54748</var>, <i>// Rule ID 658 //</i></td></tr>
<tr><th id="21891">21891</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="21892">21892</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="21893">21893</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="21894">21894</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="21895">21895</th><td>        <i>// (fadd:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FADD_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="21896">21896</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FADD_W,</td></tr>
<tr><th id="21897">21897</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21898">21898</th><td>        <i>// GIR_Coverage, 658,</i></td></tr>
<tr><th id="21899">21899</th><td>        GIR_Done,</td></tr>
<tr><th id="21900">21900</th><td>      <i>// Label 1245: @54748</i></td></tr>
<tr><th id="21901">21901</th><td>      GIM_Reject,</td></tr>
<tr><th id="21902">21902</th><td>    <i>// Label 1242: @54749</i></td></tr>
<tr><th id="21903">21903</th><td>    GIM_Reject,</td></tr>
<tr><th id="21904">21904</th><td>    <i>// Label 1222: @54750</i></td></tr>
<tr><th id="21905">21905</th><td>    GIM_Reject,</td></tr>
<tr><th id="21906">21906</th><td>    <i>// Label 32: @54751</i></td></tr>
<tr><th id="21907">21907</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>7</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1250*/</i> <var>55326</var>,</td></tr>
<tr><th id="21908">21908</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1246*/</i> <var>54763</var>,</td></tr>
<tr><th id="21909">21909</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1247*/</i> <var>54906</var>, <var>0</var>,</td></tr>
<tr><th id="21910">21910</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1248*/</i> <var>55132</var>, <var>0</var>,</td></tr>
<tr><th id="21911">21911</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1249*/</i> <var>55229</var>,</td></tr>
<tr><th id="21912">21912</th><td>    <i>// Label 1246: @54763</i></td></tr>
<tr><th id="21913">21913</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1251*/</i> <var>54905</var>,</td></tr>
<tr><th id="21914">21914</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21915">21915</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21916">21916</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21917">21917</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1252*/</i> <var>54834</var>, <i>// Rule ID 158 //</i></td></tr>
<tr><th id="21918">21918</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_IsNotSoftFloat_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="21919">21919</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="21920">21920</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="21921">21921</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21922">21922</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="21923">21923</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21924">21924</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21925">21925</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21926">21926</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21927">21927</th><td>        <i>// (fsub:{ *:[f32] } (fmul:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft), FGR32Opnd:{ *:[f32] }:$fr)  =&gt;  (MSUB_S:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fr, FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="21928">21928</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MSUB_S,</td></tr>
<tr><th id="21929">21929</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21930">21930</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fr</i></td></tr>
<tr><th id="21931">21931</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="21932">21932</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="21933">21933</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21934">21934</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21935">21935</th><td>        <i>// GIR_Coverage, 158,</i></td></tr>
<tr><th id="21936">21936</th><td>        GIR_Done,</td></tr>
<tr><th id="21937">21937</th><td>      <i>// Label 1252: @54834</i></td></tr>
<tr><th id="21938">21938</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1253*/</i> <var>54853</var>, <i>// Rule ID 154 //</i></td></tr>
<tr><th id="21939">21939</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="21940">21940</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21941">21941</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21942">21942</th><td>        <i>// (fsub:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)  =&gt;  (FSUB_S:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="21943">21943</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSUB_S,</td></tr>
<tr><th id="21944">21944</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21945">21945</th><td>        <i>// GIR_Coverage, 154,</i></td></tr>
<tr><th id="21946">21946</th><td>        GIR_Done,</td></tr>
<tr><th id="21947">21947</th><td>      <i>// Label 1253: @54853</i></td></tr>
<tr><th id="21948">21948</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1254*/</i> <var>54872</var>, <i>// Rule ID 1121 //</i></td></tr>
<tr><th id="21949">21949</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="21950">21950</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21951">21951</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21952">21952</th><td>        <i>// (fsub:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)  =&gt;  (FSUB_S_MM:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="21953">21953</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSUB_S_MM,</td></tr>
<tr><th id="21954">21954</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21955">21955</th><td>        <i>// GIR_Coverage, 1121,</i></td></tr>
<tr><th id="21956">21956</th><td>        GIR_Done,</td></tr>
<tr><th id="21957">21957</th><td>      <i>// Label 1254: @54872</i></td></tr>
<tr><th id="21958">21958</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1255*/</i> <var>54904</var>, <i>// Rule ID 1175 //</i></td></tr>
<tr><th id="21959">21959</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="21960">21960</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21961">21961</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="21962">21962</th><td>        <i>// (fsub:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)  =&gt;  (FSUB_S_MMR6:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$ft, FGR32Opnd:{ *:[f32] }:$fs)</i></td></tr>
<tr><th id="21963">21963</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSUB_S_MMR6,</td></tr>
<tr><th id="21964">21964</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21965">21965</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="21966">21966</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="21967">21967</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21968">21968</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21969">21969</th><td>        <i>// GIR_Coverage, 1175,</i></td></tr>
<tr><th id="21970">21970</th><td>        GIR_Done,</td></tr>
<tr><th id="21971">21971</th><td>      <i>// Label 1255: @54904</i></td></tr>
<tr><th id="21972">21972</th><td>      GIM_Reject,</td></tr>
<tr><th id="21973">21973</th><td>    <i>// Label 1251: @54905</i></td></tr>
<tr><th id="21974">21974</th><td>    GIM_Reject,</td></tr>
<tr><th id="21975">21975</th><td>    <i>// Label 1247: @54906</i></td></tr>
<tr><th id="21976">21976</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1256*/</i> <var>55131</var>,</td></tr>
<tr><th id="21977">21977</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21978">21978</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21979">21979</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1257*/</i> <var>54977</var>, <i>// Rule ID 160 //</i></td></tr>
<tr><th id="21980">21980</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_IsNotSoftFloat_NotFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="21981">21981</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21982">21982</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="21983">21983</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="21984">21984</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21985">21985</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="21986">21986</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21987">21987</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21988">21988</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="21989">21989</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="21990">21990</th><td>        <i>// (fsub:{ *:[f64] } (fmul:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft), AFGR64Opnd:{ *:[f64] }:$fr)  =&gt;  (MSUB_D32:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fr, AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="21991">21991</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MSUB_D32,</td></tr>
<tr><th id="21992">21992</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="21993">21993</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fr</i></td></tr>
<tr><th id="21994">21994</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="21995">21995</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="21996">21996</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21997">21997</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="21998">21998</th><td>        <i>// GIR_Coverage, 160,</i></td></tr>
<tr><th id="21999">21999</th><td>        GIR_Done,</td></tr>
<tr><th id="22000">22000</th><td>      <i>// Label 1257: @54977</i></td></tr>
<tr><th id="22001">22001</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1258*/</i> <var>55038</var>, <i>// Rule ID 162 //</i></td></tr>
<tr><th id="22002">22002</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="22003">22003</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22004">22004</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22005">22005</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="22006">22006</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22007">22007</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22008">22008</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22009">22009</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22010">22010</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22011">22011</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22012">22012</th><td>        <i>// (fsub:{ *:[f64] } (fmul:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft), FGR64Opnd:{ *:[f64] }:$fr)  =&gt;  (MSUB_D64:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fr, FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22013">22013</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MSUB_D64,</td></tr>
<tr><th id="22014">22014</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="22015">22015</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fr</i></td></tr>
<tr><th id="22016">22016</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="22017">22017</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="22018">22018</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22019">22019</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22020">22020</th><td>        <i>// GIR_Coverage, 162,</i></td></tr>
<tr><th id="22021">22021</th><td>        GIR_Done,</td></tr>
<tr><th id="22022">22022</th><td>      <i>// Label 1258: @55038</i></td></tr>
<tr><th id="22023">22023</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1259*/</i> <var>55061</var>, <i>// Rule ID 155 //</i></td></tr>
<tr><th id="22024">22024</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_IsNotSoftFloat_NotFP64bit_NotInMicroMips,</td></tr>
<tr><th id="22025">22025</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22026">22026</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22027">22027</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22028">22028</th><td>        <i>// (fsub:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)  =&gt;  (FSUB_D32:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22029">22029</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSUB_D32,</td></tr>
<tr><th id="22030">22030</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22031">22031</th><td>        <i>// GIR_Coverage, 155,</i></td></tr>
<tr><th id="22032">22032</th><td>        GIR_Done,</td></tr>
<tr><th id="22033">22033</th><td>      <i>// Label 1259: @55061</i></td></tr>
<tr><th id="22034">22034</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1260*/</i> <var>55084</var>, <i>// Rule ID 156 //</i></td></tr>
<tr><th id="22035">22035</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="22036">22036</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22037">22037</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22038">22038</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22039">22039</th><td>        <i>// (fsub:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)  =&gt;  (FSUB_D64:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22040">22040</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSUB_D64,</td></tr>
<tr><th id="22041">22041</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22042">22042</th><td>        <i>// GIR_Coverage, 156,</i></td></tr>
<tr><th id="22043">22043</th><td>        GIR_Done,</td></tr>
<tr><th id="22044">22044</th><td>      <i>// Label 1260: @55084</i></td></tr>
<tr><th id="22045">22045</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1261*/</i> <var>55107</var>, <i>// Rule ID 1128 //</i></td></tr>
<tr><th id="22046">22046</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsNotSoftFloat_NotFP64bit,</td></tr>
<tr><th id="22047">22047</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22048">22048</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22049">22049</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22050">22050</th><td>        <i>// (fsub:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)  =&gt;  (FSUB_D32_MM:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22051">22051</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSUB_D32_MM,</td></tr>
<tr><th id="22052">22052</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22053">22053</th><td>        <i>// GIR_Coverage, 1128,</i></td></tr>
<tr><th id="22054">22054</th><td>        GIR_Done,</td></tr>
<tr><th id="22055">22055</th><td>      <i>// Label 1261: @55107</i></td></tr>
<tr><th id="22056">22056</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1262*/</i> <var>55130</var>, <i>// Rule ID 1129 //</i></td></tr>
<tr><th id="22057">22057</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsFP64bit_IsNotSoftFloat,</td></tr>
<tr><th id="22058">22058</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22059">22059</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22060">22060</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22061">22061</th><td>        <i>// (fsub:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)  =&gt;  (FSUB_D64_MM:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22062">22062</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSUB_D64_MM,</td></tr>
<tr><th id="22063">22063</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22064">22064</th><td>        <i>// GIR_Coverage, 1129,</i></td></tr>
<tr><th id="22065">22065</th><td>        GIR_Done,</td></tr>
<tr><th id="22066">22066</th><td>      <i>// Label 1262: @55130</i></td></tr>
<tr><th id="22067">22067</th><td>      GIM_Reject,</td></tr>
<tr><th id="22068">22068</th><td>    <i>// Label 1256: @55131</i></td></tr>
<tr><th id="22069">22069</th><td>    GIM_Reject,</td></tr>
<tr><th id="22070">22070</th><td>    <i>// Label 1248: @55132</i></td></tr>
<tr><th id="22071">22071</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1263*/</i> <var>55228</var>,</td></tr>
<tr><th id="22072">22072</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="22073">22073</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="22074">22074</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1264*/</i> <var>55204</var>, <i>// Rule ID 1945 //</i></td></tr>
<tr><th id="22075">22075</th><td>        GIM_CheckFeatures, GIFBS_AllowFPOpFusion_HasMSA_HasStdEnc,</td></tr>
<tr><th id="22076">22076</th><td>        GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="22077">22077</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22078">22078</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22079">22079</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="22080">22080</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="22081">22081</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="22082">22082</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22083">22083</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22084">22084</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22085">22085</th><td>        <i>// (fsub:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$wd, (fmul:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt))  =&gt;  (FMSUB_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$wd, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="22086">22086</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMSUB_D,</td></tr>
<tr><th id="22087">22087</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wd</i></td></tr>
<tr><th id="22088">22088</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wd</i></td></tr>
<tr><th id="22089">22089</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="22090">22090</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="22091">22091</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22092">22092</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22093">22093</th><td>        <i>// GIR_Coverage, 1945,</i></td></tr>
<tr><th id="22094">22094</th><td>        GIR_Done,</td></tr>
<tr><th id="22095">22095</th><td>      <i>// Label 1264: @55204</i></td></tr>
<tr><th id="22096">22096</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1265*/</i> <var>55227</var>, <i>// Rule ID 747 //</i></td></tr>
<tr><th id="22097">22097</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="22098">22098</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22099">22099</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22100">22100</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22101">22101</th><td>        <i>// (fsub:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FSUB_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="22102">22102</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSUB_D,</td></tr>
<tr><th id="22103">22103</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22104">22104</th><td>        <i>// GIR_Coverage, 747,</i></td></tr>
<tr><th id="22105">22105</th><td>        GIR_Done,</td></tr>
<tr><th id="22106">22106</th><td>      <i>// Label 1265: @55227</i></td></tr>
<tr><th id="22107">22107</th><td>      GIM_Reject,</td></tr>
<tr><th id="22108">22108</th><td>    <i>// Label 1263: @55228</i></td></tr>
<tr><th id="22109">22109</th><td>    GIM_Reject,</td></tr>
<tr><th id="22110">22110</th><td>    <i>// Label 1249: @55229</i></td></tr>
<tr><th id="22111">22111</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1266*/</i> <var>55325</var>,</td></tr>
<tr><th id="22112">22112</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="22113">22113</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="22114">22114</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1267*/</i> <var>55301</var>, <i>// Rule ID 1944 //</i></td></tr>
<tr><th id="22115">22115</th><td>        GIM_CheckFeatures, GIFBS_AllowFPOpFusion_HasMSA_HasStdEnc,</td></tr>
<tr><th id="22116">22116</th><td>        GIM_CheckIsSameOperand, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>/*OtherMI*/</i><var>0</var>, <i>/*OtherOpIdx*/</i><var>1</var>,</td></tr>
<tr><th id="22117">22117</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22118">22118</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22119">22119</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="22120">22120</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="22121">22121</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="22122">22122</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22123">22123</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22124">22124</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22125">22125</th><td>        <i>// (fsub:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$wd, (fmul:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt))  =&gt;  (FMSUB_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$wd, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="22126">22126</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMSUB_W,</td></tr>
<tr><th id="22127">22127</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wd</i></td></tr>
<tr><th id="22128">22128</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wd</i></td></tr>
<tr><th id="22129">22129</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="22130">22130</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// wt</i></td></tr>
<tr><th id="22131">22131</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22132">22132</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22133">22133</th><td>        <i>// GIR_Coverage, 1944,</i></td></tr>
<tr><th id="22134">22134</th><td>        GIR_Done,</td></tr>
<tr><th id="22135">22135</th><td>      <i>// Label 1267: @55301</i></td></tr>
<tr><th id="22136">22136</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1268*/</i> <var>55324</var>, <i>// Rule ID 746 //</i></td></tr>
<tr><th id="22137">22137</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="22138">22138</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22139">22139</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22140">22140</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22141">22141</th><td>        <i>// (fsub:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FSUB_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="22142">22142</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSUB_W,</td></tr>
<tr><th id="22143">22143</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22144">22144</th><td>        <i>// GIR_Coverage, 746,</i></td></tr>
<tr><th id="22145">22145</th><td>        GIR_Done,</td></tr>
<tr><th id="22146">22146</th><td>      <i>// Label 1268: @55324</i></td></tr>
<tr><th id="22147">22147</th><td>      GIM_Reject,</td></tr>
<tr><th id="22148">22148</th><td>    <i>// Label 1266: @55325</i></td></tr>
<tr><th id="22149">22149</th><td>    GIM_Reject,</td></tr>
<tr><th id="22150">22150</th><td>    <i>// Label 1250: @55326</i></td></tr>
<tr><th id="22151">22151</th><td>    GIM_Reject,</td></tr>
<tr><th id="22152">22152</th><td>    <i>// Label 33: @55327</i></td></tr>
<tr><th id="22153">22153</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>7</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1273*/</i> <var>55763</var>,</td></tr>
<tr><th id="22154">22154</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1269*/</i> <var>55339</var>,</td></tr>
<tr><th id="22155">22155</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1270*/</i> <var>55409</var>, <var>0</var>,</td></tr>
<tr><th id="22156">22156</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1271*/</i> <var>55513</var>, <var>0</var>,</td></tr>
<tr><th id="22157">22157</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1272*/</i> <var>55638</var>,</td></tr>
<tr><th id="22158">22158</th><td>    <i>// Label 1269: @55339</i></td></tr>
<tr><th id="22159">22159</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1274*/</i> <var>55408</var>,</td></tr>
<tr><th id="22160">22160</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22161">22161</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22162">22162</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22163">22163</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22164">22164</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22165">22165</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1275*/</i> <var>55372</var>, <i>// Rule ID 151 //</i></td></tr>
<tr><th id="22166">22166</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="22167">22167</th><td>        <i>// (fmul:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)  =&gt;  (FMUL_S:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="22168">22168</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMUL_S,</td></tr>
<tr><th id="22169">22169</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22170">22170</th><td>        <i>// GIR_Coverage, 151,</i></td></tr>
<tr><th id="22171">22171</th><td>        GIR_Done,</td></tr>
<tr><th id="22172">22172</th><td>      <i>// Label 1275: @55372</i></td></tr>
<tr><th id="22173">22173</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1276*/</i> <var>55383</var>, <i>// Rule ID 1120 //</i></td></tr>
<tr><th id="22174">22174</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="22175">22175</th><td>        <i>// (fmul:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)  =&gt;  (FMUL_S_MM:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="22176">22176</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMUL_S_MM,</td></tr>
<tr><th id="22177">22177</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22178">22178</th><td>        <i>// GIR_Coverage, 1120,</i></td></tr>
<tr><th id="22179">22179</th><td>        GIR_Done,</td></tr>
<tr><th id="22180">22180</th><td>      <i>// Label 1276: @55383</i></td></tr>
<tr><th id="22181">22181</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1277*/</i> <var>55407</var>, <i>// Rule ID 1176 //</i></td></tr>
<tr><th id="22182">22182</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="22183">22183</th><td>        <i>// (fmul:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)  =&gt;  (FMUL_S_MMR6:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$ft, FGR32Opnd:{ *:[f32] }:$fs)</i></td></tr>
<tr><th id="22184">22184</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMUL_S_MMR6,</td></tr>
<tr><th id="22185">22185</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="22186">22186</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="22187">22187</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="22188">22188</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22189">22189</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22190">22190</th><td>        <i>// GIR_Coverage, 1176,</i></td></tr>
<tr><th id="22191">22191</th><td>        GIR_Done,</td></tr>
<tr><th id="22192">22192</th><td>      <i>// Label 1277: @55407</i></td></tr>
<tr><th id="22193">22193</th><td>      GIM_Reject,</td></tr>
<tr><th id="22194">22194</th><td>    <i>// Label 1274: @55408</i></td></tr>
<tr><th id="22195">22195</th><td>    GIM_Reject,</td></tr>
<tr><th id="22196">22196</th><td>    <i>// Label 1270: @55409</i></td></tr>
<tr><th id="22197">22197</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1278*/</i> <var>55512</var>,</td></tr>
<tr><th id="22198">22198</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22199">22199</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22200">22200</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1279*/</i> <var>55442</var>, <i>// Rule ID 152 //</i></td></tr>
<tr><th id="22201">22201</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_IsNotSoftFloat_NotFP64bit_NotInMicroMips,</td></tr>
<tr><th id="22202">22202</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22203">22203</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22204">22204</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22205">22205</th><td>        <i>// (fmul:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)  =&gt;  (FMUL_D32:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22206">22206</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMUL_D32,</td></tr>
<tr><th id="22207">22207</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22208">22208</th><td>        <i>// GIR_Coverage, 152,</i></td></tr>
<tr><th id="22209">22209</th><td>        GIR_Done,</td></tr>
<tr><th id="22210">22210</th><td>      <i>// Label 1279: @55442</i></td></tr>
<tr><th id="22211">22211</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1280*/</i> <var>55465</var>, <i>// Rule ID 153 //</i></td></tr>
<tr><th id="22212">22212</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="22213">22213</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22214">22214</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22215">22215</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22216">22216</th><td>        <i>// (fmul:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)  =&gt;  (FMUL_D64:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22217">22217</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMUL_D64,</td></tr>
<tr><th id="22218">22218</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22219">22219</th><td>        <i>// GIR_Coverage, 153,</i></td></tr>
<tr><th id="22220">22220</th><td>        GIR_Done,</td></tr>
<tr><th id="22221">22221</th><td>      <i>// Label 1280: @55465</i></td></tr>
<tr><th id="22222">22222</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1281*/</i> <var>55488</var>, <i>// Rule ID 1126 //</i></td></tr>
<tr><th id="22223">22223</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsNotSoftFloat_NotFP64bit,</td></tr>
<tr><th id="22224">22224</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22225">22225</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22226">22226</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22227">22227</th><td>        <i>// (fmul:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)  =&gt;  (FMUL_D32_MM:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22228">22228</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMUL_D32_MM,</td></tr>
<tr><th id="22229">22229</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22230">22230</th><td>        <i>// GIR_Coverage, 1126,</i></td></tr>
<tr><th id="22231">22231</th><td>        GIR_Done,</td></tr>
<tr><th id="22232">22232</th><td>      <i>// Label 1281: @55488</i></td></tr>
<tr><th id="22233">22233</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1282*/</i> <var>55511</var>, <i>// Rule ID 1127 //</i></td></tr>
<tr><th id="22234">22234</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsFP64bit_IsNotSoftFloat,</td></tr>
<tr><th id="22235">22235</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22236">22236</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22237">22237</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22238">22238</th><td>        <i>// (fmul:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)  =&gt;  (FMUL_D64_MM:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22239">22239</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMUL_D64_MM,</td></tr>
<tr><th id="22240">22240</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22241">22241</th><td>        <i>// GIR_Coverage, 1127,</i></td></tr>
<tr><th id="22242">22242</th><td>        GIR_Done,</td></tr>
<tr><th id="22243">22243</th><td>      <i>// Label 1282: @55511</i></td></tr>
<tr><th id="22244">22244</th><td>      GIM_Reject,</td></tr>
<tr><th id="22245">22245</th><td>    <i>// Label 1278: @55512</i></td></tr>
<tr><th id="22246">22246</th><td>    GIM_Reject,</td></tr>
<tr><th id="22247">22247</th><td>    <i>// Label 1271: @55513</i></td></tr>
<tr><th id="22248">22248</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1283*/</i> <var>55637</var>,</td></tr>
<tr><th id="22249">22249</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="22250">22250</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="22251">22251</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22252">22252</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1284*/</i> <var>55572</var>, <i>// Rule ID 2351 //</i></td></tr>
<tr><th id="22253">22253</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="22254">22254</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22255">22255</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FEXP2,</td></tr>
<tr><th id="22256">22256</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="22257">22257</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22258">22258</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22259">22259</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22260">22260</th><td>        <i>// (fmul:{ *:[v2f64] } (fexp2:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$wt), MSA128DOpnd:{ *:[v2f64] }:$ws)  =&gt;  (FEXP2_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="22261">22261</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FEXP2_D,</td></tr>
<tr><th id="22262">22262</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="22263">22263</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="22264">22264</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wt</i></td></tr>
<tr><th id="22265">22265</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22266">22266</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22267">22267</th><td>        <i>// GIR_Coverage, 2351,</i></td></tr>
<tr><th id="22268">22268</th><td>        GIR_Done,</td></tr>
<tr><th id="22269">22269</th><td>      <i>// Label 1284: @55572</i></td></tr>
<tr><th id="22270">22270</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1285*/</i> <var>55617</var>, <i>// Rule ID 689 //</i></td></tr>
<tr><th id="22271">22271</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="22272">22272</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22273">22273</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22274">22274</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FEXP2,</td></tr>
<tr><th id="22275">22275</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="22276">22276</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22277">22277</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22278">22278</th><td>        <i>// (fmul:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws, (fexp2:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$wt))  =&gt;  (FEXP2_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="22279">22279</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FEXP2_D,</td></tr>
<tr><th id="22280">22280</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="22281">22281</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="22282">22282</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wt</i></td></tr>
<tr><th id="22283">22283</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22284">22284</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22285">22285</th><td>        <i>// GIR_Coverage, 689,</i></td></tr>
<tr><th id="22286">22286</th><td>        GIR_Done,</td></tr>
<tr><th id="22287">22287</th><td>      <i>// Label 1285: @55617</i></td></tr>
<tr><th id="22288">22288</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1286*/</i> <var>55636</var>, <i>// Rule ID 725 //</i></td></tr>
<tr><th id="22289">22289</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="22290">22290</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22291">22291</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22292">22292</th><td>        <i>// (fmul:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FMUL_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="22293">22293</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMUL_D,</td></tr>
<tr><th id="22294">22294</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22295">22295</th><td>        <i>// GIR_Coverage, 725,</i></td></tr>
<tr><th id="22296">22296</th><td>        GIR_Done,</td></tr>
<tr><th id="22297">22297</th><td>      <i>// Label 1286: @55636</i></td></tr>
<tr><th id="22298">22298</th><td>      GIM_Reject,</td></tr>
<tr><th id="22299">22299</th><td>    <i>// Label 1283: @55637</i></td></tr>
<tr><th id="22300">22300</th><td>    GIM_Reject,</td></tr>
<tr><th id="22301">22301</th><td>    <i>// Label 1272: @55638</i></td></tr>
<tr><th id="22302">22302</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1287*/</i> <var>55762</var>,</td></tr>
<tr><th id="22303">22303</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="22304">22304</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="22305">22305</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22306">22306</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1288*/</i> <var>55697</var>, <i>// Rule ID 2350 //</i></td></tr>
<tr><th id="22307">22307</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="22308">22308</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22309">22309</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FEXP2,</td></tr>
<tr><th id="22310">22310</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="22311">22311</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22312">22312</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22313">22313</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22314">22314</th><td>        <i>// (fmul:{ *:[v4f32] } (fexp2:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$wt), MSA128WOpnd:{ *:[v4f32] }:$ws)  =&gt;  (FEXP2_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="22315">22315</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FEXP2_W,</td></tr>
<tr><th id="22316">22316</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="22317">22317</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ws</i></td></tr>
<tr><th id="22318">22318</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wt</i></td></tr>
<tr><th id="22319">22319</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22320">22320</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22321">22321</th><td>        <i>// GIR_Coverage, 2350,</i></td></tr>
<tr><th id="22322">22322</th><td>        GIR_Done,</td></tr>
<tr><th id="22323">22323</th><td>      <i>// Label 1288: @55697</i></td></tr>
<tr><th id="22324">22324</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1289*/</i> <var>55742</var>, <i>// Rule ID 688 //</i></td></tr>
<tr><th id="22325">22325</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="22326">22326</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22327">22327</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22328">22328</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FEXP2,</td></tr>
<tr><th id="22329">22329</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="22330">22330</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22331">22331</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22332">22332</th><td>        <i>// (fmul:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws, (fexp2:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$wt))  =&gt;  (FEXP2_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="22333">22333</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FEXP2_W,</td></tr>
<tr><th id="22334">22334</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// wd</i></td></tr>
<tr><th id="22335">22335</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="22336">22336</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// wt</i></td></tr>
<tr><th id="22337">22337</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22338">22338</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22339">22339</th><td>        <i>// GIR_Coverage, 688,</i></td></tr>
<tr><th id="22340">22340</th><td>        GIR_Done,</td></tr>
<tr><th id="22341">22341</th><td>      <i>// Label 1289: @55742</i></td></tr>
<tr><th id="22342">22342</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1290*/</i> <var>55761</var>, <i>// Rule ID 724 //</i></td></tr>
<tr><th id="22343">22343</th><td>        GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="22344">22344</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22345">22345</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22346">22346</th><td>        <i>// (fmul:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FMUL_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="22347">22347</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMUL_W,</td></tr>
<tr><th id="22348">22348</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22349">22349</th><td>        <i>// GIR_Coverage, 724,</i></td></tr>
<tr><th id="22350">22350</th><td>        GIR_Done,</td></tr>
<tr><th id="22351">22351</th><td>      <i>// Label 1290: @55761</i></td></tr>
<tr><th id="22352">22352</th><td>      GIM_Reject,</td></tr>
<tr><th id="22353">22353</th><td>    <i>// Label 1287: @55762</i></td></tr>
<tr><th id="22354">22354</th><td>    GIM_Reject,</td></tr>
<tr><th id="22355">22355</th><td>    <i>// Label 1273: @55763</i></td></tr>
<tr><th id="22356">22356</th><td>    GIM_Reject,</td></tr>
<tr><th id="22357">22357</th><td>    <i>// Label 34: @55764</i></td></tr>
<tr><th id="22358">22358</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>4</var>, <var>7</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1293*/</i> <var>55853</var>,</td></tr>
<tr><th id="22359">22359</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1291*/</i> <var>55773</var>, <var>0</var>,</td></tr>
<tr><th id="22360">22360</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1292*/</i> <var>55813</var>,</td></tr>
<tr><th id="22361">22361</th><td>    <i>// Label 1291: @55773</i></td></tr>
<tr><th id="22362">22362</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1294*/</i> <var>55812</var>, <i>// Rule ID 713 //</i></td></tr>
<tr><th id="22363">22363</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="22364">22364</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="22365">22365</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="22366">22366</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="22367">22367</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22368">22368</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22369">22369</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22370">22370</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22371">22371</th><td>      <i>// (fma:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$wd_in, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FMADD_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$wd_in, MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="22372">22372</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMADD_D,</td></tr>
<tr><th id="22373">22373</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22374">22374</th><td>      <i>// GIR_Coverage, 713,</i></td></tr>
<tr><th id="22375">22375</th><td>      GIR_Done,</td></tr>
<tr><th id="22376">22376</th><td>    <i>// Label 1294: @55812</i></td></tr>
<tr><th id="22377">22377</th><td>    GIM_Reject,</td></tr>
<tr><th id="22378">22378</th><td>    <i>// Label 1292: @55813</i></td></tr>
<tr><th id="22379">22379</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1295*/</i> <var>55852</var>, <i>// Rule ID 712 //</i></td></tr>
<tr><th id="22380">22380</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="22381">22381</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="22382">22382</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="22383">22383</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="22384">22384</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22385">22385</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22386">22386</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22387">22387</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>3</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22388">22388</th><td>      <i>// (fma:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$wd_in, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FMADD_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$wd_in, MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="22389">22389</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FMADD_W,</td></tr>
<tr><th id="22390">22390</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22391">22391</th><td>      <i>// GIR_Coverage, 712,</i></td></tr>
<tr><th id="22392">22392</th><td>      GIR_Done,</td></tr>
<tr><th id="22393">22393</th><td>    <i>// Label 1295: @55852</i></td></tr>
<tr><th id="22394">22394</th><td>    GIM_Reject,</td></tr>
<tr><th id="22395">22395</th><td>    <i>// Label 1293: @55853</i></td></tr>
<tr><th id="22396">22396</th><td>    GIM_Reject,</td></tr>
<tr><th id="22397">22397</th><td>    <i>// Label 35: @55854</i></td></tr>
<tr><th id="22398">22398</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>7</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1300*/</i> <var>56104</var>,</td></tr>
<tr><th id="22399">22399</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1296*/</i> <var>55866</var>,</td></tr>
<tr><th id="22400">22400</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1297*/</i> <var>55936</var>, <var>0</var>,</td></tr>
<tr><th id="22401">22401</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1298*/</i> <var>56040</var>, <var>0</var>,</td></tr>
<tr><th id="22402">22402</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1299*/</i> <var>56072</var>,</td></tr>
<tr><th id="22403">22403</th><td>    <i>// Label 1296: @55866</i></td></tr>
<tr><th id="22404">22404</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1301*/</i> <var>55935</var>,</td></tr>
<tr><th id="22405">22405</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22406">22406</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22407">22407</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22408">22408</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22409">22409</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22410">22410</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1302*/</i> <var>55899</var>, <i>// Rule ID 148 //</i></td></tr>
<tr><th id="22411">22411</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="22412">22412</th><td>        <i>// (fdiv:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)  =&gt;  (FDIV_S:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="22413">22413</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FDIV_S,</td></tr>
<tr><th id="22414">22414</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22415">22415</th><td>        <i>// GIR_Coverage, 148,</i></td></tr>
<tr><th id="22416">22416</th><td>        GIR_Done,</td></tr>
<tr><th id="22417">22417</th><td>      <i>// Label 1302: @55899</i></td></tr>
<tr><th id="22418">22418</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1303*/</i> <var>55910</var>, <i>// Rule ID 1119 //</i></td></tr>
<tr><th id="22419">22419</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="22420">22420</th><td>        <i>// (fdiv:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)  =&gt;  (FDIV_S_MM:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="22421">22421</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FDIV_S_MM,</td></tr>
<tr><th id="22422">22422</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22423">22423</th><td>        <i>// GIR_Coverage, 1119,</i></td></tr>
<tr><th id="22424">22424</th><td>        GIR_Done,</td></tr>
<tr><th id="22425">22425</th><td>      <i>// Label 1303: @55910</i></td></tr>
<tr><th id="22426">22426</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1304*/</i> <var>55934</var>, <i>// Rule ID 1177 //</i></td></tr>
<tr><th id="22427">22427</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="22428">22428</th><td>        <i>// (fdiv:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)  =&gt;  (FDIV_S_MMR6:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$ft, FGR32Opnd:{ *:[f32] }:$fs)</i></td></tr>
<tr><th id="22429">22429</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FDIV_S_MMR6,</td></tr>
<tr><th id="22430">22430</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="22431">22431</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="22432">22432</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="22433">22433</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22434">22434</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22435">22435</th><td>        <i>// GIR_Coverage, 1177,</i></td></tr>
<tr><th id="22436">22436</th><td>        GIR_Done,</td></tr>
<tr><th id="22437">22437</th><td>      <i>// Label 1304: @55934</i></td></tr>
<tr><th id="22438">22438</th><td>      GIM_Reject,</td></tr>
<tr><th id="22439">22439</th><td>    <i>// Label 1301: @55935</i></td></tr>
<tr><th id="22440">22440</th><td>    GIM_Reject,</td></tr>
<tr><th id="22441">22441</th><td>    <i>// Label 1297: @55936</i></td></tr>
<tr><th id="22442">22442</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1305*/</i> <var>56039</var>,</td></tr>
<tr><th id="22443">22443</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22444">22444</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22445">22445</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1306*/</i> <var>55969</var>, <i>// Rule ID 149 //</i></td></tr>
<tr><th id="22446">22446</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_IsNotSoftFloat_NotFP64bit_NotInMicroMips,</td></tr>
<tr><th id="22447">22447</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22448">22448</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22449">22449</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22450">22450</th><td>        <i>// (fdiv:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)  =&gt;  (FDIV_D32:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22451">22451</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FDIV_D32,</td></tr>
<tr><th id="22452">22452</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22453">22453</th><td>        <i>// GIR_Coverage, 149,</i></td></tr>
<tr><th id="22454">22454</th><td>        GIR_Done,</td></tr>
<tr><th id="22455">22455</th><td>      <i>// Label 1306: @55969</i></td></tr>
<tr><th id="22456">22456</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1307*/</i> <var>55992</var>, <i>// Rule ID 150 //</i></td></tr>
<tr><th id="22457">22457</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="22458">22458</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22459">22459</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22460">22460</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22461">22461</th><td>        <i>// (fdiv:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)  =&gt;  (FDIV_D64:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22462">22462</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FDIV_D64,</td></tr>
<tr><th id="22463">22463</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22464">22464</th><td>        <i>// GIR_Coverage, 150,</i></td></tr>
<tr><th id="22465">22465</th><td>        GIR_Done,</td></tr>
<tr><th id="22466">22466</th><td>      <i>// Label 1307: @55992</i></td></tr>
<tr><th id="22467">22467</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1308*/</i> <var>56015</var>, <i>// Rule ID 1124 //</i></td></tr>
<tr><th id="22468">22468</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsNotSoftFloat_NotFP64bit,</td></tr>
<tr><th id="22469">22469</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22470">22470</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22471">22471</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22472">22472</th><td>        <i>// (fdiv:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)  =&gt;  (FDIV_D32_MM:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22473">22473</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FDIV_D32_MM,</td></tr>
<tr><th id="22474">22474</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22475">22475</th><td>        <i>// GIR_Coverage, 1124,</i></td></tr>
<tr><th id="22476">22476</th><td>        GIR_Done,</td></tr>
<tr><th id="22477">22477</th><td>      <i>// Label 1308: @56015</i></td></tr>
<tr><th id="22478">22478</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1309*/</i> <var>56038</var>, <i>// Rule ID 1125 //</i></td></tr>
<tr><th id="22479">22479</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsFP64bit_IsNotSoftFloat,</td></tr>
<tr><th id="22480">22480</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22481">22481</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22482">22482</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22483">22483</th><td>        <i>// (fdiv:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)  =&gt;  (FDIV_D64_MM:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22484">22484</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FDIV_D64_MM,</td></tr>
<tr><th id="22485">22485</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22486">22486</th><td>        <i>// GIR_Coverage, 1125,</i></td></tr>
<tr><th id="22487">22487</th><td>        GIR_Done,</td></tr>
<tr><th id="22488">22488</th><td>      <i>// Label 1309: @56038</i></td></tr>
<tr><th id="22489">22489</th><td>      GIM_Reject,</td></tr>
<tr><th id="22490">22490</th><td>    <i>// Label 1305: @56039</i></td></tr>
<tr><th id="22491">22491</th><td>    GIM_Reject,</td></tr>
<tr><th id="22492">22492</th><td>    <i>// Label 1298: @56040</i></td></tr>
<tr><th id="22493">22493</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1310*/</i> <var>56071</var>, <i>// Rule ID 685 //</i></td></tr>
<tr><th id="22494">22494</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="22495">22495</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="22496">22496</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="22497">22497</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22498">22498</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22499">22499</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22500">22500</th><td>      <i>// (fdiv:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)  =&gt;  (FDIV_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws, MSA128DOpnd:{ *:[v2f64] }:$wt)</i></td></tr>
<tr><th id="22501">22501</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FDIV_D,</td></tr>
<tr><th id="22502">22502</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22503">22503</th><td>      <i>// GIR_Coverage, 685,</i></td></tr>
<tr><th id="22504">22504</th><td>      GIR_Done,</td></tr>
<tr><th id="22505">22505</th><td>    <i>// Label 1310: @56071</i></td></tr>
<tr><th id="22506">22506</th><td>    GIM_Reject,</td></tr>
<tr><th id="22507">22507</th><td>    <i>// Label 1299: @56072</i></td></tr>
<tr><th id="22508">22508</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1311*/</i> <var>56103</var>, <i>// Rule ID 684 //</i></td></tr>
<tr><th id="22509">22509</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="22510">22510</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="22511">22511</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="22512">22512</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22513">22513</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22514">22514</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22515">22515</th><td>      <i>// (fdiv:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)  =&gt;  (FDIV_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws, MSA128WOpnd:{ *:[v4f32] }:$wt)</i></td></tr>
<tr><th id="22516">22516</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FDIV_W,</td></tr>
<tr><th id="22517">22517</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22518">22518</th><td>      <i>// GIR_Coverage, 684,</i></td></tr>
<tr><th id="22519">22519</th><td>      GIR_Done,</td></tr>
<tr><th id="22520">22520</th><td>    <i>// Label 1311: @56103</i></td></tr>
<tr><th id="22521">22521</th><td>    GIM_Reject,</td></tr>
<tr><th id="22522">22522</th><td>    <i>// Label 1300: @56104</i></td></tr>
<tr><th id="22523">22523</th><td>    GIM_Reject,</td></tr>
<tr><th id="22524">22524</th><td>    <i>// Label 36: @56105</i></td></tr>
<tr><th id="22525">22525</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>4</var>, <var>7</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1314*/</i> <var>56162</var>,</td></tr>
<tr><th id="22526">22526</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1312*/</i> <var>56114</var>, <var>0</var>,</td></tr>
<tr><th id="22527">22527</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1313*/</i> <var>56138</var>,</td></tr>
<tr><th id="22528">22528</th><td>    <i>// Label 1312: @56114</i></td></tr>
<tr><th id="22529">22529</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1315*/</i> <var>56137</var>, <i>// Rule ID 691 //</i></td></tr>
<tr><th id="22530">22530</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="22531">22531</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="22532">22532</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22533">22533</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22534">22534</th><td>      <i>// (fexp2:{ *:[v2f64] } MSA128D:{ *:[v2f64] }:$ws)  =&gt;  (FEXP2_D_1_PSEUDO:{ *:[v2f64] } MSA128D:{ *:[v2f64] }:$ws)</i></td></tr>
<tr><th id="22535">22535</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FEXP2_D_1_PSEUDO,</td></tr>
<tr><th id="22536">22536</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22537">22537</th><td>      <i>// GIR_Coverage, 691,</i></td></tr>
<tr><th id="22538">22538</th><td>      GIR_Done,</td></tr>
<tr><th id="22539">22539</th><td>    <i>// Label 1315: @56137</i></td></tr>
<tr><th id="22540">22540</th><td>    GIM_Reject,</td></tr>
<tr><th id="22541">22541</th><td>    <i>// Label 1313: @56138</i></td></tr>
<tr><th id="22542">22542</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1316*/</i> <var>56161</var>, <i>// Rule ID 690 //</i></td></tr>
<tr><th id="22543">22543</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="22544">22544</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="22545">22545</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22546">22546</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22547">22547</th><td>      <i>// (fexp2:{ *:[v4f32] } MSA128W:{ *:[v4f32] }:$ws)  =&gt;  (FEXP2_W_1_PSEUDO:{ *:[v4f32] } MSA128W:{ *:[v4f32] }:$ws)</i></td></tr>
<tr><th id="22548">22548</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FEXP2_W_1_PSEUDO,</td></tr>
<tr><th id="22549">22549</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22550">22550</th><td>      <i>// GIR_Coverage, 690,</i></td></tr>
<tr><th id="22551">22551</th><td>      GIR_Done,</td></tr>
<tr><th id="22552">22552</th><td>    <i>// Label 1316: @56161</i></td></tr>
<tr><th id="22553">22553</th><td>    GIM_Reject,</td></tr>
<tr><th id="22554">22554</th><td>    <i>// Label 1314: @56162</i></td></tr>
<tr><th id="22555">22555</th><td>    GIM_Reject,</td></tr>
<tr><th id="22556">22556</th><td>    <i>// Label 37: @56163</i></td></tr>
<tr><th id="22557">22557</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>4</var>, <var>7</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1319*/</i> <var>56220</var>,</td></tr>
<tr><th id="22558">22558</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1317*/</i> <var>56172</var>, <var>0</var>,</td></tr>
<tr><th id="22559">22559</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1318*/</i> <var>56196</var>,</td></tr>
<tr><th id="22560">22560</th><td>    <i>// Label 1317: @56172</i></td></tr>
<tr><th id="22561">22561</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1320*/</i> <var>56195</var>, <i>// Rule ID 711 //</i></td></tr>
<tr><th id="22562">22562</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="22563">22563</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="22564">22564</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22565">22565</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="22566">22566</th><td>      <i>// (flog2:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws)  =&gt;  (FLOG2_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws)</i></td></tr>
<tr><th id="22567">22567</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FLOG2_D,</td></tr>
<tr><th id="22568">22568</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22569">22569</th><td>      <i>// GIR_Coverage, 711,</i></td></tr>
<tr><th id="22570">22570</th><td>      GIR_Done,</td></tr>
<tr><th id="22571">22571</th><td>    <i>// Label 1320: @56195</i></td></tr>
<tr><th id="22572">22572</th><td>    GIM_Reject,</td></tr>
<tr><th id="22573">22573</th><td>    <i>// Label 1318: @56196</i></td></tr>
<tr><th id="22574">22574</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1321*/</i> <var>56219</var>, <i>// Rule ID 710 //</i></td></tr>
<tr><th id="22575">22575</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="22576">22576</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="22577">22577</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22578">22578</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="22579">22579</th><td>      <i>// (flog2:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws)  =&gt;  (FLOG2_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws)</i></td></tr>
<tr><th id="22580">22580</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FLOG2_W,</td></tr>
<tr><th id="22581">22581</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22582">22582</th><td>      <i>// GIR_Coverage, 710,</i></td></tr>
<tr><th id="22583">22583</th><td>      GIR_Done,</td></tr>
<tr><th id="22584">22584</th><td>    <i>// Label 1321: @56219</i></td></tr>
<tr><th id="22585">22585</th><td>    GIM_Reject,</td></tr>
<tr><th id="22586">22586</th><td>    <i>// Label 1319: @56220</i></td></tr>
<tr><th id="22587">22587</th><td>    GIM_Reject,</td></tr>
<tr><th id="22588">22588</th><td>    <i>// Label 38: @56221</i></td></tr>
<tr><th id="22589">22589</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>3</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1324*/</i> <var>57516</var>,</td></tr>
<tr><th id="22590">22590</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1322*/</i> <var>56229</var>,</td></tr>
<tr><th id="22591">22591</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1323*/</i> <var>56730</var>,</td></tr>
<tr><th id="22592">22592</th><td>    <i>// Label 1322: @56229</i></td></tr>
<tr><th id="22593">22593</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1325*/</i> <var>56729</var>,</td></tr>
<tr><th id="22594">22594</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22595">22595</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22596">22596</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1326*/</i> <var>56313</var>, <i>// Rule ID 1444 //</i></td></tr>
<tr><th id="22597">22597</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_NoNaNsFPMath_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="22598">22598</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22599">22599</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FADD,</td></tr>
<tr><th id="22600">22600</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22601">22601</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22602">22602</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="22603">22603</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="22604">22604</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22605">22605</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22606">22606</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22607">22607</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22608">22608</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22609">22609</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22610">22610</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="22611">22611</th><td>        <i>// (fneg:{ *:[f32] } (fadd:{ *:[f32] } (fmul:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft), FGR32Opnd:{ *:[f32] }:$fr))  =&gt;  (NMADD_S:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fr, FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="22612">22612</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NMADD_S,</td></tr>
<tr><th id="22613">22613</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="22614">22614</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fr</i></td></tr>
<tr><th id="22615">22615</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="22616">22616</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="22617">22617</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22618">22618</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22619">22619</th><td>        <i>// GIR_Coverage, 1444,</i></td></tr>
<tr><th id="22620">22620</th><td>        GIR_Done,</td></tr>
<tr><th id="22621">22621</th><td>      <i>// Label 1326: @56313</i></td></tr>
<tr><th id="22622">22622</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1327*/</i> <var>56387</var>, <i>// Rule ID 2200 //</i></td></tr>
<tr><th id="22623">22623</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_InMicroMips_InMicroMips_NoNaNsFPMath_NotMips32r6_NotMips32r6,</td></tr>
<tr><th id="22624">22624</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22625">22625</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FADD,</td></tr>
<tr><th id="22626">22626</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22627">22627</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22628">22628</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="22629">22629</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="22630">22630</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22631">22631</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22632">22632</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22633">22633</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22634">22634</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22635">22635</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22636">22636</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="22637">22637</th><td>        <i>// (fneg:{ *:[f32] } (fadd:{ *:[f32] } (fmul:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft), FGR32Opnd:{ *:[f32] }:$fr))  =&gt;  (NMADD_S_MM:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fr, FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="22638">22638</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NMADD_S_MM,</td></tr>
<tr><th id="22639">22639</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="22640">22640</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fr</i></td></tr>
<tr><th id="22641">22641</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="22642">22642</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="22643">22643</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22644">22644</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22645">22645</th><td>        <i>// GIR_Coverage, 2200,</i></td></tr>
<tr><th id="22646">22646</th><td>        GIR_Done,</td></tr>
<tr><th id="22647">22647</th><td>      <i>// Label 1327: @56387</i></td></tr>
<tr><th id="22648">22648</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1328*/</i> <var>56461</var>, <i>// Rule ID 2386 //</i></td></tr>
<tr><th id="22649">22649</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_NoNaNsFPMath_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="22650">22650</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22651">22651</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FADD,</td></tr>
<tr><th id="22652">22652</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22653">22653</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22654">22654</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22655">22655</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="22656">22656</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="22657">22657</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22658">22658</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22659">22659</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22660">22660</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22661">22661</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22662">22662</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="22663">22663</th><td>        <i>// (fneg:{ *:[f32] } (fadd:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fr, (fmul:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)))  =&gt;  (NMADD_S:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fr, FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="22664">22664</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NMADD_S,</td></tr>
<tr><th id="22665">22665</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="22666">22666</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fr</i></td></tr>
<tr><th id="22667">22667</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="22668">22668</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="22669">22669</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22670">22670</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22671">22671</th><td>        <i>// GIR_Coverage, 2386,</i></td></tr>
<tr><th id="22672">22672</th><td>        GIR_Done,</td></tr>
<tr><th id="22673">22673</th><td>      <i>// Label 1328: @56461</i></td></tr>
<tr><th id="22674">22674</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1329*/</i> <var>56535</var>, <i>// Rule ID 2488 //</i></td></tr>
<tr><th id="22675">22675</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_InMicroMips_InMicroMips_NoNaNsFPMath_NotMips32r6_NotMips32r6,</td></tr>
<tr><th id="22676">22676</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22677">22677</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FADD,</td></tr>
<tr><th id="22678">22678</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22679">22679</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22680">22680</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22681">22681</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="22682">22682</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="22683">22683</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22684">22684</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22685">22685</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22686">22686</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22687">22687</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22688">22688</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="22689">22689</th><td>        <i>// (fneg:{ *:[f32] } (fadd:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fr, (fmul:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)))  =&gt;  (NMADD_S_MM:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fr, FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="22690">22690</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NMADD_S_MM,</td></tr>
<tr><th id="22691">22691</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="22692">22692</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fr</i></td></tr>
<tr><th id="22693">22693</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="22694">22694</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="22695">22695</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22696">22696</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22697">22697</th><td>        <i>// GIR_Coverage, 2488,</i></td></tr>
<tr><th id="22698">22698</th><td>        GIR_Done,</td></tr>
<tr><th id="22699">22699</th><td>      <i>// Label 1329: @56535</i></td></tr>
<tr><th id="22700">22700</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1330*/</i> <var>56609</var>, <i>// Rule ID 1445 //</i></td></tr>
<tr><th id="22701">22701</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_NoNaNsFPMath_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="22702">22702</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22703">22703</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FSUB,</td></tr>
<tr><th id="22704">22704</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22705">22705</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22706">22706</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="22707">22707</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="22708">22708</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22709">22709</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22710">22710</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22711">22711</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22712">22712</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22713">22713</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22714">22714</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="22715">22715</th><td>        <i>// (fneg:{ *:[f32] } (fsub:{ *:[f32] } (fmul:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft), FGR32Opnd:{ *:[f32] }:$fr))  =&gt;  (NMSUB_S:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fr, FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="22716">22716</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NMSUB_S,</td></tr>
<tr><th id="22717">22717</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="22718">22718</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fr</i></td></tr>
<tr><th id="22719">22719</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="22720">22720</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="22721">22721</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22722">22722</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22723">22723</th><td>        <i>// GIR_Coverage, 1445,</i></td></tr>
<tr><th id="22724">22724</th><td>        GIR_Done,</td></tr>
<tr><th id="22725">22725</th><td>      <i>// Label 1330: @56609</i></td></tr>
<tr><th id="22726">22726</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1331*/</i> <var>56683</var>, <i>// Rule ID 2201 //</i></td></tr>
<tr><th id="22727">22727</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_InMicroMips_InMicroMips_NoNaNsFPMath_NotMips32r6_NotMips32r6,</td></tr>
<tr><th id="22728">22728</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22729">22729</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FSUB,</td></tr>
<tr><th id="22730">22730</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22731">22731</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22732">22732</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="22733">22733</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="22734">22734</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22735">22735</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="22736">22736</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22737">22737</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22738">22738</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22739">22739</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22740">22740</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="22741">22741</th><td>        <i>// (fneg:{ *:[f32] } (fsub:{ *:[f32] } (fmul:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft), FGR32Opnd:{ *:[f32] }:$fr))  =&gt;  (NMSUB_S_MM:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fr, FGR32Opnd:{ *:[f32] }:$fs, FGR32Opnd:{ *:[f32] }:$ft)</i></td></tr>
<tr><th id="22742">22742</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NMSUB_S_MM,</td></tr>
<tr><th id="22743">22743</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="22744">22744</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fr</i></td></tr>
<tr><th id="22745">22745</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="22746">22746</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="22747">22747</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22748">22748</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22749">22749</th><td>        <i>// GIR_Coverage, 2201,</i></td></tr>
<tr><th id="22750">22750</th><td>        GIR_Done,</td></tr>
<tr><th id="22751">22751</th><td>      <i>// Label 1331: @56683</i></td></tr>
<tr><th id="22752">22752</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1332*/</i> <var>56698</var>, <i>// Rule ID 123 //</i></td></tr>
<tr><th id="22753">22753</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_IsNotSoftFloat,</td></tr>
<tr><th id="22754">22754</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22755">22755</th><td>        <i>// (fneg:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs)  =&gt;  (FNEG_S:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs)</i></td></tr>
<tr><th id="22756">22756</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FNEG_S,</td></tr>
<tr><th id="22757">22757</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22758">22758</th><td>        <i>// GIR_Coverage, 123,</i></td></tr>
<tr><th id="22759">22759</th><td>        GIR_Done,</td></tr>
<tr><th id="22760">22760</th><td>      <i>// Label 1332: @56698</i></td></tr>
<tr><th id="22761">22761</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1333*/</i> <var>56713</var>, <i>// Rule ID 1141 //</i></td></tr>
<tr><th id="22762">22762</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="22763">22763</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22764">22764</th><td>        <i>// (fneg:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs)  =&gt;  (FNEG_S_MM:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs)</i></td></tr>
<tr><th id="22765">22765</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FNEG_S_MM,</td></tr>
<tr><th id="22766">22766</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22767">22767</th><td>        <i>// GIR_Coverage, 1141,</i></td></tr>
<tr><th id="22768">22768</th><td>        GIR_Done,</td></tr>
<tr><th id="22769">22769</th><td>      <i>// Label 1333: @56713</i></td></tr>
<tr><th id="22770">22770</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1334*/</i> <var>56728</var>, <i>// Rule ID 1178 //</i></td></tr>
<tr><th id="22771">22771</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="22772">22772</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="22773">22773</th><td>        <i>// (fneg:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs)  =&gt;  (FNEG_S_MMR6:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs)</i></td></tr>
<tr><th id="22774">22774</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FNEG_S_MMR6,</td></tr>
<tr><th id="22775">22775</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22776">22776</th><td>        <i>// GIR_Coverage, 1178,</i></td></tr>
<tr><th id="22777">22777</th><td>        GIR_Done,</td></tr>
<tr><th id="22778">22778</th><td>      <i>// Label 1334: @56728</i></td></tr>
<tr><th id="22779">22779</th><td>      GIM_Reject,</td></tr>
<tr><th id="22780">22780</th><td>    <i>// Label 1325: @56729</i></td></tr>
<tr><th id="22781">22781</th><td>    GIM_Reject,</td></tr>
<tr><th id="22782">22782</th><td>    <i>// Label 1323: @56730</i></td></tr>
<tr><th id="22783">22783</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1335*/</i> <var>57515</var>,</td></tr>
<tr><th id="22784">22784</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22785">22785</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1336*/</i> <var>56814</var>, <i>// Rule ID 1446 //</i></td></tr>
<tr><th id="22786">22786</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_NoNaNsFPMath_NotFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="22787">22787</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22788">22788</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22789">22789</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FADD,</td></tr>
<tr><th id="22790">22790</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22791">22791</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22792">22792</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="22793">22793</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="22794">22794</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22795">22795</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22796">22796</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22797">22797</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22798">22798</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22799">22799</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22800">22800</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="22801">22801</th><td>        <i>// (fneg:{ *:[f64] } (fadd:{ *:[f64] } (fmul:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft), AFGR64Opnd:{ *:[f64] }:$fr))  =&gt;  (NMADD_D32:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fr, AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22802">22802</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NMADD_D32,</td></tr>
<tr><th id="22803">22803</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="22804">22804</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fr</i></td></tr>
<tr><th id="22805">22805</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="22806">22806</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="22807">22807</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22808">22808</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22809">22809</th><td>        <i>// GIR_Coverage, 1446,</i></td></tr>
<tr><th id="22810">22810</th><td>        GIR_Done,</td></tr>
<tr><th id="22811">22811</th><td>      <i>// Label 1336: @56814</i></td></tr>
<tr><th id="22812">22812</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1337*/</i> <var>56892</var>, <i>// Rule ID 1448 //</i></td></tr>
<tr><th id="22813">22813</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_IsFP64bit_NoNaNsFPMath_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="22814">22814</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22815">22815</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22816">22816</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FADD,</td></tr>
<tr><th id="22817">22817</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22818">22818</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22819">22819</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="22820">22820</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="22821">22821</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22822">22822</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22823">22823</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22824">22824</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22825">22825</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22826">22826</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22827">22827</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="22828">22828</th><td>        <i>// (fneg:{ *:[f64] } (fadd:{ *:[f64] } (fmul:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft), FGR64Opnd:{ *:[f64] }:$fr))  =&gt;  (NMADD_D64:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fr, FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22829">22829</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NMADD_D64,</td></tr>
<tr><th id="22830">22830</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="22831">22831</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fr</i></td></tr>
<tr><th id="22832">22832</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="22833">22833</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="22834">22834</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22835">22835</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22836">22836</th><td>        <i>// GIR_Coverage, 1448,</i></td></tr>
<tr><th id="22837">22837</th><td>        GIR_Done,</td></tr>
<tr><th id="22838">22838</th><td>      <i>// Label 1337: @56892</i></td></tr>
<tr><th id="22839">22839</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1338*/</i> <var>56970</var>, <i>// Rule ID 2202 //</i></td></tr>
<tr><th id="22840">22840</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_InMicroMips_InMicroMips_NoNaNsFPMath_NotFP64bit_NotMips32r6_NotMips32r6,</td></tr>
<tr><th id="22841">22841</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22842">22842</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22843">22843</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FADD,</td></tr>
<tr><th id="22844">22844</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22845">22845</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22846">22846</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="22847">22847</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="22848">22848</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22849">22849</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22850">22850</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22851">22851</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22852">22852</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22853">22853</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22854">22854</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="22855">22855</th><td>        <i>// (fneg:{ *:[f64] } (fadd:{ *:[f64] } (fmul:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft), AFGR64Opnd:{ *:[f64] }:$fr))  =&gt;  (NMADD_D32_MM:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fr, AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22856">22856</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NMADD_D32_MM,</td></tr>
<tr><th id="22857">22857</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="22858">22858</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fr</i></td></tr>
<tr><th id="22859">22859</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="22860">22860</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="22861">22861</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22862">22862</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22863">22863</th><td>        <i>// GIR_Coverage, 2202,</i></td></tr>
<tr><th id="22864">22864</th><td>        GIR_Done,</td></tr>
<tr><th id="22865">22865</th><td>      <i>// Label 1338: @56970</i></td></tr>
<tr><th id="22866">22866</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1339*/</i> <var>57048</var>, <i>// Rule ID 2387 //</i></td></tr>
<tr><th id="22867">22867</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_NoNaNsFPMath_NotFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="22868">22868</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22869">22869</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22870">22870</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FADD,</td></tr>
<tr><th id="22871">22871</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22872">22872</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22873">22873</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22874">22874</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="22875">22875</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="22876">22876</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22877">22877</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22878">22878</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22879">22879</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22880">22880</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22881">22881</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="22882">22882</th><td>        <i>// (fneg:{ *:[f64] } (fadd:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fr, (fmul:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)))  =&gt;  (NMADD_D32:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fr, AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22883">22883</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NMADD_D32,</td></tr>
<tr><th id="22884">22884</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="22885">22885</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fr</i></td></tr>
<tr><th id="22886">22886</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="22887">22887</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="22888">22888</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22889">22889</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22890">22890</th><td>        <i>// GIR_Coverage, 2387,</i></td></tr>
<tr><th id="22891">22891</th><td>        GIR_Done,</td></tr>
<tr><th id="22892">22892</th><td>      <i>// Label 1339: @57048</i></td></tr>
<tr><th id="22893">22893</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1340*/</i> <var>57126</var>, <i>// Rule ID 2388 //</i></td></tr>
<tr><th id="22894">22894</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_IsFP64bit_NoNaNsFPMath_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="22895">22895</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22896">22896</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22897">22897</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FADD,</td></tr>
<tr><th id="22898">22898</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22899">22899</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22900">22900</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22901">22901</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="22902">22902</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="22903">22903</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22904">22904</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22905">22905</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22906">22906</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22907">22907</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22908">22908</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="22909">22909</th><td>        <i>// (fneg:{ *:[f64] } (fadd:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fr, (fmul:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)))  =&gt;  (NMADD_D64:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fr, FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22910">22910</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NMADD_D64,</td></tr>
<tr><th id="22911">22911</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="22912">22912</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fr</i></td></tr>
<tr><th id="22913">22913</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="22914">22914</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="22915">22915</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22916">22916</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22917">22917</th><td>        <i>// GIR_Coverage, 2388,</i></td></tr>
<tr><th id="22918">22918</th><td>        GIR_Done,</td></tr>
<tr><th id="22919">22919</th><td>      <i>// Label 1340: @57126</i></td></tr>
<tr><th id="22920">22920</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1341*/</i> <var>57204</var>, <i>// Rule ID 2489 //</i></td></tr>
<tr><th id="22921">22921</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_InMicroMips_InMicroMips_NoNaNsFPMath_NotFP64bit_NotMips32r6_NotMips32r6,</td></tr>
<tr><th id="22922">22922</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22923">22923</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22924">22924</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FADD,</td></tr>
<tr><th id="22925">22925</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22926">22926</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22927">22927</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22928">22928</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="22929">22929</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="22930">22930</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22931">22931</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22932">22932</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22933">22933</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22934">22934</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22935">22935</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="22936">22936</th><td>        <i>// (fneg:{ *:[f64] } (fadd:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fr, (fmul:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)))  =&gt;  (NMADD_D32_MM:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fr, AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22937">22937</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NMADD_D32_MM,</td></tr>
<tr><th id="22938">22938</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="22939">22939</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fr</i></td></tr>
<tr><th id="22940">22940</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="22941">22941</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="22942">22942</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22943">22943</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22944">22944</th><td>        <i>// GIR_Coverage, 2489,</i></td></tr>
<tr><th id="22945">22945</th><td>        GIR_Done,</td></tr>
<tr><th id="22946">22946</th><td>      <i>// Label 1341: @57204</i></td></tr>
<tr><th id="22947">22947</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1342*/</i> <var>57282</var>, <i>// Rule ID 1447 //</i></td></tr>
<tr><th id="22948">22948</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_NoNaNsFPMath_NotFP64bit_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="22949">22949</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22950">22950</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22951">22951</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FSUB,</td></tr>
<tr><th id="22952">22952</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22953">22953</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22954">22954</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="22955">22955</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="22956">22956</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22957">22957</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22958">22958</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22959">22959</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22960">22960</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="22961">22961</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22962">22962</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="22963">22963</th><td>        <i>// (fneg:{ *:[f64] } (fsub:{ *:[f64] } (fmul:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft), AFGR64Opnd:{ *:[f64] }:$fr))  =&gt;  (NMSUB_D32:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fr, AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22964">22964</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NMSUB_D32,</td></tr>
<tr><th id="22965">22965</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="22966">22966</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fr</i></td></tr>
<tr><th id="22967">22967</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="22968">22968</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="22969">22969</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22970">22970</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22971">22971</th><td>        <i>// GIR_Coverage, 1447,</i></td></tr>
<tr><th id="22972">22972</th><td>        GIR_Done,</td></tr>
<tr><th id="22973">22973</th><td>      <i>// Label 1342: @57282</i></td></tr>
<tr><th id="22974">22974</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1343*/</i> <var>57360</var>, <i>// Rule ID 1449 //</i></td></tr>
<tr><th id="22975">22975</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_HasMips4_32r2_HasStdEnc_IsFP64bit_NoNaNsFPMath_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="22976">22976</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22977">22977</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="22978">22978</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FSUB,</td></tr>
<tr><th id="22979">22979</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22980">22980</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22981">22981</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="22982">22982</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="22983">22983</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22984">22984</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="22985">22985</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22986">22986</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22987">22987</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="22988">22988</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="22989">22989</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="22990">22990</th><td>        <i>// (fneg:{ *:[f64] } (fsub:{ *:[f64] } (fmul:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft), FGR64Opnd:{ *:[f64] }:$fr))  =&gt;  (NMSUB_D64:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fr, FGR64Opnd:{ *:[f64] }:$fs, FGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="22991">22991</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NMSUB_D64,</td></tr>
<tr><th id="22992">22992</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="22993">22993</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fr</i></td></tr>
<tr><th id="22994">22994</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="22995">22995</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="22996">22996</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22997">22997</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="22998">22998</th><td>        <i>// GIR_Coverage, 1449,</i></td></tr>
<tr><th id="22999">22999</th><td>        GIR_Done,</td></tr>
<tr><th id="23000">23000</th><td>      <i>// Label 1343: @57360</i></td></tr>
<tr><th id="23001">23001</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1344*/</i> <var>57438</var>, <i>// Rule ID 2203 //</i></td></tr>
<tr><th id="23002">23002</th><td>        GIM_CheckFeatures, GIFBS_HasMadd4_InMicroMips_InMicroMips_NoNaNsFPMath_NotFP64bit_NotMips32r6_NotMips32r6,</td></tr>
<tr><th id="23003">23003</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="23004">23004</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="23005">23005</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_FSUB,</td></tr>
<tr><th id="23006">23006</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="23007">23007</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="23008">23008</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>2</var>, <i>/*MI*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[2]</i></td></tr>
<tr><th id="23009">23009</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>2</var>, TargetOpcode::G_FMUL,</td></tr>
<tr><th id="23010">23010</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="23011">23011</th><td>        GIM_CheckType, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="23012">23012</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="23013">23013</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>2</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="23014">23014</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="23015">23015</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="23016">23016</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>2</var>,</td></tr>
<tr><th id="23017">23017</th><td>        <i>// (fneg:{ *:[f64] } (fsub:{ *:[f64] } (fmul:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft), AFGR64Opnd:{ *:[f64] }:$fr))  =&gt;  (NMSUB_D32_MM:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fr, AFGR64Opnd:{ *:[f64] }:$fs, AFGR64Opnd:{ *:[f64] }:$ft)</i></td></tr>
<tr><th id="23018">23018</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NMSUB_D32_MM,</td></tr>
<tr><th id="23019">23019</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// fd</i></td></tr>
<tr><th id="23020">23020</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// fr</i></td></tr>
<tr><th id="23021">23021</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// fs</i></td></tr>
<tr><th id="23022">23022</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>2</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// ft</i></td></tr>
<tr><th id="23023">23023</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23024">23024</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23025">23025</th><td>        <i>// GIR_Coverage, 2203,</i></td></tr>
<tr><th id="23026">23026</th><td>        GIR_Done,</td></tr>
<tr><th id="23027">23027</th><td>      <i>// Label 1344: @57438</i></td></tr>
<tr><th id="23028">23028</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1345*/</i> <var>57457</var>, <i>// Rule ID 124 //</i></td></tr>
<tr><th id="23029">23029</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_IsNotSoftFloat_NotFP64bit_NotInMicroMips,</td></tr>
<tr><th id="23030">23030</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="23031">23031</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="23032">23032</th><td>        <i>// (fneg:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs)  =&gt;  (FNEG_D32:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs)</i></td></tr>
<tr><th id="23033">23033</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FNEG_D32,</td></tr>
<tr><th id="23034">23034</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23035">23035</th><td>        <i>// GIR_Coverage, 124,</i></td></tr>
<tr><th id="23036">23036</th><td>        GIR_Done,</td></tr>
<tr><th id="23037">23037</th><td>      <i>// Label 1345: @57457</i></td></tr>
<tr><th id="23038">23038</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1346*/</i> <var>57476</var>, <i>// Rule ID 125 //</i></td></tr>
<tr><th id="23039">23039</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="23040">23040</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="23041">23041</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="23042">23042</th><td>        <i>// (fneg:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs)  =&gt;  (FNEG_D64:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs)</i></td></tr>
<tr><th id="23043">23043</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FNEG_D64,</td></tr>
<tr><th id="23044">23044</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23045">23045</th><td>        <i>// GIR_Coverage, 125,</i></td></tr>
<tr><th id="23046">23046</th><td>        GIR_Done,</td></tr>
<tr><th id="23047">23047</th><td>      <i>// Label 1346: @57476</i></td></tr>
<tr><th id="23048">23048</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1347*/</i> <var>57495</var>, <i>// Rule ID 1142 //</i></td></tr>
<tr><th id="23049">23049</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsNotSoftFloat_NotFP64bit,</td></tr>
<tr><th id="23050">23050</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="23051">23051</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="23052">23052</th><td>        <i>// (fneg:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs)  =&gt;  (FNEG_D32_MM:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs)</i></td></tr>
<tr><th id="23053">23053</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FNEG_D32_MM,</td></tr>
<tr><th id="23054">23054</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23055">23055</th><td>        <i>// GIR_Coverage, 1142,</i></td></tr>
<tr><th id="23056">23056</th><td>        GIR_Done,</td></tr>
<tr><th id="23057">23057</th><td>      <i>// Label 1347: @57495</i></td></tr>
<tr><th id="23058">23058</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1348*/</i> <var>57514</var>, <i>// Rule ID 1143 //</i></td></tr>
<tr><th id="23059">23059</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsFP64bit_IsNotSoftFloat,</td></tr>
<tr><th id="23060">23060</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="23061">23061</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="23062">23062</th><td>        <i>// (fneg:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs)  =&gt;  (FNEG_D64_MM:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs)</i></td></tr>
<tr><th id="23063">23063</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FNEG_D64_MM,</td></tr>
<tr><th id="23064">23064</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23065">23065</th><td>        <i>// GIR_Coverage, 1143,</i></td></tr>
<tr><th id="23066">23066</th><td>        GIR_Done,</td></tr>
<tr><th id="23067">23067</th><td>      <i>// Label 1348: @57514</i></td></tr>
<tr><th id="23068">23068</th><td>      GIM_Reject,</td></tr>
<tr><th id="23069">23069</th><td>    <i>// Label 1335: @57515</i></td></tr>
<tr><th id="23070">23070</th><td>    GIM_Reject,</td></tr>
<tr><th id="23071">23071</th><td>    <i>// Label 1324: @57516</i></td></tr>
<tr><th id="23072">23072</th><td>    GIM_Reject,</td></tr>
<tr><th id="23073">23073</th><td>    <i>// Label 39: @57517</i></td></tr>
<tr><th id="23074">23074</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>3</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1351*/</i> <var>57665</var>,</td></tr>
<tr><th id="23075">23075</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1349*/</i> <var>57525</var>,</td></tr>
<tr><th id="23076">23076</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1350*/</i> <var>57549</var>,</td></tr>
<tr><th id="23077">23077</th><td>    <i>// Label 1349: @57525</i></td></tr>
<tr><th id="23078">23078</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1352*/</i> <var>57548</var>, <i>// Rule ID 1044 //</i></td></tr>
<tr><th id="23079">23079</th><td>      GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="23080">23080</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s16,</td></tr>
<tr><th id="23081">23081</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="23082">23082</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128F16RegClassID,</td></tr>
<tr><th id="23083">23083</th><td>      <i>// (fpextend:{ *:[f32] } MSA128F16:{ *:[f16] }:$ws)  =&gt;  (MSA_FP_EXTEND_W_PSEUDO:{ *:[f32] } MSA128F16:{ *:[f16] }:$ws)</i></td></tr>
<tr><th id="23084">23084</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MSA_FP_EXTEND_W_PSEUDO,</td></tr>
<tr><th id="23085">23085</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23086">23086</th><td>      <i>// GIR_Coverage, 1044,</i></td></tr>
<tr><th id="23087">23087</th><td>      GIR_Done,</td></tr>
<tr><th id="23088">23088</th><td>    <i>// Label 1352: @57548</i></td></tr>
<tr><th id="23089">23089</th><td>    GIM_Reject,</td></tr>
<tr><th id="23090">23090</th><td>    <i>// Label 1350: @57549</i></td></tr>
<tr><th id="23091">23091</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1353*/</i> <var>57572</var>, <i>// Rule ID 1046 //</i></td></tr>
<tr><th id="23092">23092</th><td>      GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="23093">23093</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s16,</td></tr>
<tr><th id="23094">23094</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="23095">23095</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128F16RegClassID,</td></tr>
<tr><th id="23096">23096</th><td>      <i>// (fpextend:{ *:[f64] } MSA128F16:{ *:[f16] }:$ws)  =&gt;  (MSA_FP_EXTEND_D_PSEUDO:{ *:[f64] } MSA128F16:{ *:[f16] }:$ws)</i></td></tr>
<tr><th id="23097">23097</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MSA_FP_EXTEND_D_PSEUDO,</td></tr>
<tr><th id="23098">23098</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23099">23099</th><td>      <i>// GIR_Coverage, 1046,</i></td></tr>
<tr><th id="23100">23100</th><td>      GIR_Done,</td></tr>
<tr><th id="23101">23101</th><td>    <i>// Label 1353: @57572</i></td></tr>
<tr><th id="23102">23102</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1354*/</i> <var>57595</var>, <i>// Rule ID 1433 //</i></td></tr>
<tr><th id="23103">23103</th><td>      GIM_CheckFeatures, GIFBS_HasStdEnc_NotFP64bit_NotInMicroMips,</td></tr>
<tr><th id="23104">23104</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="23105">23105</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="23106">23106</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="23107">23107</th><td>      <i>// (fpextend:{ *:[f64] } FGR32Opnd:{ *:[f32] }:$src)  =&gt;  (CVT_D32_S:{ *:[f64] } FGR32Opnd:{ *:[f32] }:$src)</i></td></tr>
<tr><th id="23108">23108</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CVT_D32_S,</td></tr>
<tr><th id="23109">23109</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23110">23110</th><td>      <i>// GIR_Coverage, 1433,</i></td></tr>
<tr><th id="23111">23111</th><td>      GIR_Done,</td></tr>
<tr><th id="23112">23112</th><td>    <i>// Label 1354: @57595</i></td></tr>
<tr><th id="23113">23113</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1355*/</i> <var>57618</var>, <i>// Rule ID 1443 //</i></td></tr>
<tr><th id="23114">23114</th><td>      GIM_CheckFeatures, GIFBS_HasStdEnc_IsFP64bit_NotInMicroMips,</td></tr>
<tr><th id="23115">23115</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="23116">23116</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="23117">23117</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="23118">23118</th><td>      <i>// (fpextend:{ *:[f64] } FGR32Opnd:{ *:[f32] }:$src)  =&gt;  (CVT_D64_S:{ *:[f64] } FGR32Opnd:{ *:[f32] }:$src)</i></td></tr>
<tr><th id="23119">23119</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CVT_D64_S,</td></tr>
<tr><th id="23120">23120</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23121">23121</th><td>      <i>// GIR_Coverage, 1443,</i></td></tr>
<tr><th id="23122">23122</th><td>      GIR_Done,</td></tr>
<tr><th id="23123">23123</th><td>    <i>// Label 1355: @57618</i></td></tr>
<tr><th id="23124">23124</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1356*/</i> <var>57641</var>, <i>// Rule ID 2212 //</i></td></tr>
<tr><th id="23125">23125</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_IsFP64bit,</td></tr>
<tr><th id="23126">23126</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="23127">23127</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="23128">23128</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="23129">23129</th><td>      <i>// (fpextend:{ *:[f64] } FGR32Opnd:{ *:[f32] }:$src)  =&gt;  (CVT_D64_S_MM:{ *:[f64] } FGR32Opnd:{ *:[f32] }:$src)</i></td></tr>
<tr><th id="23130">23130</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CVT_D64_S_MM,</td></tr>
<tr><th id="23131">23131</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23132">23132</th><td>      <i>// GIR_Coverage, 2212,</i></td></tr>
<tr><th id="23133">23133</th><td>      GIR_Done,</td></tr>
<tr><th id="23134">23134</th><td>    <i>// Label 1356: @57641</i></td></tr>
<tr><th id="23135">23135</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1357*/</i> <var>57664</var>, <i>// Rule ID 2214 //</i></td></tr>
<tr><th id="23136">23136</th><td>      GIM_CheckFeatures, GIFBS_InMicroMips_NotFP64bit,</td></tr>
<tr><th id="23137">23137</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="23138">23138</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="23139">23139</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="23140">23140</th><td>      <i>// (fpextend:{ *:[f64] } FGR32Opnd:{ *:[f32] }:$src)  =&gt;  (CVT_D32_S_MM:{ *:[f64] } FGR32Opnd:{ *:[f32] }:$src)</i></td></tr>
<tr><th id="23141">23141</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CVT_D32_S_MM,</td></tr>
<tr><th id="23142">23142</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23143">23143</th><td>      <i>// GIR_Coverage, 2214,</i></td></tr>
<tr><th id="23144">23144</th><td>      GIR_Done,</td></tr>
<tr><th id="23145">23145</th><td>    <i>// Label 1357: @57664</i></td></tr>
<tr><th id="23146">23146</th><td>    GIM_Reject,</td></tr>
<tr><th id="23147">23147</th><td>    <i>// Label 1351: @57665</i></td></tr>
<tr><th id="23148">23148</th><td>    GIM_Reject,</td></tr>
<tr><th id="23149">23149</th><td>    <i>// Label 40: @57666</i></td></tr>
<tr><th id="23150">23150</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>0</var>, <var>2</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1360*/</i> <var>57793</var>,</td></tr>
<tr><th id="23151">23151</th><td>    <i>/*GILLT_s16*/</i><i>/*Label 1358*/</i> <var>57674</var>,</td></tr>
<tr><th id="23152">23152</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1359*/</i> <var>57721</var>,</td></tr>
<tr><th id="23153">23153</th><td>    <i>// Label 1358: @57674</i></td></tr>
<tr><th id="23154">23154</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1361*/</i> <var>57697</var>, <i>// Rule ID 1045 //</i></td></tr>
<tr><th id="23155">23155</th><td>      GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="23156">23156</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="23157">23157</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128F16RegClassID,</td></tr>
<tr><th id="23158">23158</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="23159">23159</th><td>      <i>// (fpround:{ *:[f16] } FGR32Opnd:{ *:[f32] }:$fs)  =&gt;  (MSA_FP_ROUND_W_PSEUDO:{ *:[f16] } FGR32Opnd:{ *:[f32] }:$fs)</i></td></tr>
<tr><th id="23160">23160</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MSA_FP_ROUND_W_PSEUDO,</td></tr>
<tr><th id="23161">23161</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23162">23162</th><td>      <i>// GIR_Coverage, 1045,</i></td></tr>
<tr><th id="23163">23163</th><td>      GIR_Done,</td></tr>
<tr><th id="23164">23164</th><td>    <i>// Label 1361: @57697</i></td></tr>
<tr><th id="23165">23165</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1362*/</i> <var>57720</var>, <i>// Rule ID 1047 //</i></td></tr>
<tr><th id="23166">23166</th><td>      GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="23167">23167</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="23168">23168</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128F16RegClassID,</td></tr>
<tr><th id="23169">23169</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="23170">23170</th><td>      <i>// (fpround:{ *:[f16] } FGR64Opnd:{ *:[f64] }:$fs)  =&gt;  (MSA_FP_ROUND_D_PSEUDO:{ *:[f16] } FGR64Opnd:{ *:[f64] }:$fs)</i></td></tr>
<tr><th id="23171">23171</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MSA_FP_ROUND_D_PSEUDO,</td></tr>
<tr><th id="23172">23172</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23173">23173</th><td>      <i>// GIR_Coverage, 1047,</i></td></tr>
<tr><th id="23174">23174</th><td>      GIR_Done,</td></tr>
<tr><th id="23175">23175</th><td>    <i>// Label 1362: @57720</i></td></tr>
<tr><th id="23176">23176</th><td>    GIM_Reject,</td></tr>
<tr><th id="23177">23177</th><td>    <i>// Label 1359: @57721</i></td></tr>
<tr><th id="23178">23178</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1363*/</i> <var>57792</var>,</td></tr>
<tr><th id="23179">23179</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="23180">23180</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="23181">23181</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1364*/</i> <var>57746</var>, <i>// Rule ID 1432 //</i></td></tr>
<tr><th id="23182">23182</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_NotFP64bit_NotInMicroMips,</td></tr>
<tr><th id="23183">23183</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="23184">23184</th><td>        <i>// (fpround:{ *:[f32] } AFGR64Opnd:{ *:[f64] }:$src)  =&gt;  (CVT_S_D32:{ *:[f32] } AFGR64Opnd:{ *:[f64] }:$src)</i></td></tr>
<tr><th id="23185">23185</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CVT_S_D32,</td></tr>
<tr><th id="23186">23186</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23187">23187</th><td>        <i>// GIR_Coverage, 1432,</i></td></tr>
<tr><th id="23188">23188</th><td>        GIR_Done,</td></tr>
<tr><th id="23189">23189</th><td>      <i>// Label 1364: @57746</i></td></tr>
<tr><th id="23190">23190</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1365*/</i> <var>57761</var>, <i>// Rule ID 1442 //</i></td></tr>
<tr><th id="23191">23191</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_IsFP64bit_NotInMicroMips,</td></tr>
<tr><th id="23192">23192</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="23193">23193</th><td>        <i>// (fpround:{ *:[f32] } FGR64Opnd:{ *:[f64] }:$src)  =&gt;  (CVT_S_D64:{ *:[f32] } FGR64Opnd:{ *:[f64] }:$src)</i></td></tr>
<tr><th id="23194">23194</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CVT_S_D64,</td></tr>
<tr><th id="23195">23195</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23196">23196</th><td>        <i>// GIR_Coverage, 1442,</i></td></tr>
<tr><th id="23197">23197</th><td>        GIR_Done,</td></tr>
<tr><th id="23198">23198</th><td>      <i>// Label 1365: @57761</i></td></tr>
<tr><th id="23199">23199</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1366*/</i> <var>57776</var>, <i>// Rule ID 2211 //</i></td></tr>
<tr><th id="23200">23200</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsFP64bit,</td></tr>
<tr><th id="23201">23201</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="23202">23202</th><td>        <i>// (fpround:{ *:[f32] } FGR64Opnd:{ *:[f64] }:$src)  =&gt;  (CVT_S_D64_MM:{ *:[f32] } FGR64Opnd:{ *:[f64] }:$src)</i></td></tr>
<tr><th id="23203">23203</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CVT_S_D64_MM,</td></tr>
<tr><th id="23204">23204</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23205">23205</th><td>        <i>// GIR_Coverage, 2211,</i></td></tr>
<tr><th id="23206">23206</th><td>        GIR_Done,</td></tr>
<tr><th id="23207">23207</th><td>      <i>// Label 1366: @57776</i></td></tr>
<tr><th id="23208">23208</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1367*/</i> <var>57791</var>, <i>// Rule ID 2213 //</i></td></tr>
<tr><th id="23209">23209</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_NotFP64bit,</td></tr>
<tr><th id="23210">23210</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="23211">23211</th><td>        <i>// (fpround:{ *:[f32] } AFGR64Opnd:{ *:[f64] }:$src)  =&gt;  (CVT_S_D32_MM:{ *:[f32] } AFGR64Opnd:{ *:[f64] }:$src)</i></td></tr>
<tr><th id="23212">23212</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CVT_S_D32_MM,</td></tr>
<tr><th id="23213">23213</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23214">23214</th><td>        <i>// GIR_Coverage, 2213,</i></td></tr>
<tr><th id="23215">23215</th><td>        GIR_Done,</td></tr>
<tr><th id="23216">23216</th><td>      <i>// Label 1367: @57791</i></td></tr>
<tr><th id="23217">23217</th><td>      GIM_Reject,</td></tr>
<tr><th id="23218">23218</th><td>    <i>// Label 1363: @57792</i></td></tr>
<tr><th id="23219">23219</th><td>    GIM_Reject,</td></tr>
<tr><th id="23220">23220</th><td>    <i>// Label 1360: @57793</i></td></tr>
<tr><th id="23221">23221</th><td>    GIM_Reject,</td></tr>
<tr><th id="23222">23222</th><td>    <i>// Label 41: @57794</i></td></tr>
<tr><th id="23223">23223</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>4</var>, <var>7</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1370*/</i> <var>57851</var>,</td></tr>
<tr><th id="23224">23224</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1368*/</i> <var>57803</var>, <var>0</var>,</td></tr>
<tr><th id="23225">23225</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1369*/</i> <var>57827</var>,</td></tr>
<tr><th id="23226">23226</th><td>    <i>// Label 1368: @57803</i></td></tr>
<tr><th id="23227">23227</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1371*/</i> <var>57826</var>, <i>// Rule ID 765 //</i></td></tr>
<tr><th id="23228">23228</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23229">23229</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="23230">23230</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23231">23231</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23232">23232</th><td>      <i>// (fp_to_sint:{ *:[v2i64] } MSA128DOpnd:{ *:[v2f64] }:$ws)  =&gt;  (FTRUNC_S_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2f64] }:$ws)</i></td></tr>
<tr><th id="23233">23233</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FTRUNC_S_D,</td></tr>
<tr><th id="23234">23234</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23235">23235</th><td>      <i>// GIR_Coverage, 765,</i></td></tr>
<tr><th id="23236">23236</th><td>      GIR_Done,</td></tr>
<tr><th id="23237">23237</th><td>    <i>// Label 1371: @57826</i></td></tr>
<tr><th id="23238">23238</th><td>    GIM_Reject,</td></tr>
<tr><th id="23239">23239</th><td>    <i>// Label 1369: @57827</i></td></tr>
<tr><th id="23240">23240</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1372*/</i> <var>57850</var>, <i>// Rule ID 764 //</i></td></tr>
<tr><th id="23241">23241</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23242">23242</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="23243">23243</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23244">23244</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23245">23245</th><td>      <i>// (fp_to_sint:{ *:[v4i32] } MSA128WOpnd:{ *:[v4f32] }:$ws)  =&gt;  (FTRUNC_S_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4f32] }:$ws)</i></td></tr>
<tr><th id="23246">23246</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FTRUNC_S_W,</td></tr>
<tr><th id="23247">23247</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23248">23248</th><td>      <i>// GIR_Coverage, 764,</i></td></tr>
<tr><th id="23249">23249</th><td>      GIR_Done,</td></tr>
<tr><th id="23250">23250</th><td>    <i>// Label 1372: @57850</i></td></tr>
<tr><th id="23251">23251</th><td>    GIM_Reject,</td></tr>
<tr><th id="23252">23252</th><td>    <i>// Label 1370: @57851</i></td></tr>
<tr><th id="23253">23253</th><td>    GIM_Reject,</td></tr>
<tr><th id="23254">23254</th><td>    <i>// Label 42: @57852</i></td></tr>
<tr><th id="23255">23255</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>4</var>, <var>7</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1375*/</i> <var>57909</var>,</td></tr>
<tr><th id="23256">23256</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1373*/</i> <var>57861</var>, <var>0</var>,</td></tr>
<tr><th id="23257">23257</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1374*/</i> <var>57885</var>,</td></tr>
<tr><th id="23258">23258</th><td>    <i>// Label 1373: @57861</i></td></tr>
<tr><th id="23259">23259</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1376*/</i> <var>57884</var>, <i>// Rule ID 767 //</i></td></tr>
<tr><th id="23260">23260</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23261">23261</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="23262">23262</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23263">23263</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23264">23264</th><td>      <i>// (fp_to_uint:{ *:[v2i64] } MSA128DOpnd:{ *:[v2f64] }:$ws)  =&gt;  (FTRUNC_U_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2f64] }:$ws)</i></td></tr>
<tr><th id="23265">23265</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FTRUNC_U_D,</td></tr>
<tr><th id="23266">23266</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23267">23267</th><td>      <i>// GIR_Coverage, 767,</i></td></tr>
<tr><th id="23268">23268</th><td>      GIR_Done,</td></tr>
<tr><th id="23269">23269</th><td>    <i>// Label 1376: @57884</i></td></tr>
<tr><th id="23270">23270</th><td>    GIM_Reject,</td></tr>
<tr><th id="23271">23271</th><td>    <i>// Label 1374: @57885</i></td></tr>
<tr><th id="23272">23272</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1377*/</i> <var>57908</var>, <i>// Rule ID 766 //</i></td></tr>
<tr><th id="23273">23273</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23274">23274</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="23275">23275</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23276">23276</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23277">23277</th><td>      <i>// (fp_to_uint:{ *:[v4i32] } MSA128WOpnd:{ *:[v4f32] }:$ws)  =&gt;  (FTRUNC_U_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4f32] }:$ws)</i></td></tr>
<tr><th id="23278">23278</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FTRUNC_U_W,</td></tr>
<tr><th id="23279">23279</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23280">23280</th><td>      <i>// GIR_Coverage, 766,</i></td></tr>
<tr><th id="23281">23281</th><td>      GIR_Done,</td></tr>
<tr><th id="23282">23282</th><td>    <i>// Label 1377: @57908</i></td></tr>
<tr><th id="23283">23283</th><td>    GIM_Reject,</td></tr>
<tr><th id="23284">23284</th><td>    <i>// Label 1375: @57909</i></td></tr>
<tr><th id="23285">23285</th><td>    GIM_Reject,</td></tr>
<tr><th id="23286">23286</th><td>    <i>// Label 43: @57910</i></td></tr>
<tr><th id="23287">23287</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>7</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1382*/</i> <var>58117</var>,</td></tr>
<tr><th id="23288">23288</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1378*/</i> <var>57922</var>,</td></tr>
<tr><th id="23289">23289</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1379*/</i> <var>57999</var>, <var>0</var>,</td></tr>
<tr><th id="23290">23290</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1380*/</i> <var>58069</var>, <var>0</var>,</td></tr>
<tr><th id="23291">23291</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1381*/</i> <var>58093</var>,</td></tr>
<tr><th id="23292">23292</th><td>    <i>// Label 1378: @57922</i></td></tr>
<tr><th id="23293">23293</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1383*/</i> <var>57943</var>, <i>// Rule ID 1427 //</i></td></tr>
<tr><th id="23294">23294</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="23295">23295</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="23296">23296</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="23297">23297</th><td>      <i>// (sint_to_fp:{ *:[f32] } GPR32Opnd:{ *:[i32] }:$src)  =&gt;  (PseudoCVT_S_W:{ *:[f32] } GPR32Opnd:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="23298">23298</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PseudoCVT_S_W,</td></tr>
<tr><th id="23299">23299</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23300">23300</th><td>      <i>// GIR_Coverage, 1427,</i></td></tr>
<tr><th id="23301">23301</th><td>      GIR_Done,</td></tr>
<tr><th id="23302">23302</th><td>    <i>// Label 1383: @57943</i></td></tr>
<tr><th id="23303">23303</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1384*/</i> <var>57998</var>, <i>// Rule ID 1437 //</i></td></tr>
<tr><th id="23304">23304</th><td>      GIM_CheckFeatures, GIFBS_IsFP64bit,</td></tr>
<tr><th id="23305">23305</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="23306">23306</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="23307">23307</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="23308">23308</th><td>      <i>// (sint_to_fp:{ *:[f32] } GPR64Opnd:{ *:[i64] }:$src)  =&gt;  (EXTRACT_SUBREG:{ *:[f32] } (PseudoCVT_S_L:{ *:[f64] } GPR64Opnd:{ *:[i64] }:$src), sub_lo:{ *:[i32] })</i></td></tr>
<tr><th id="23309">23309</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="23310">23310</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::PseudoCVT_S_L,</td></tr>
<tr><th id="23311">23311</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="23312">23312</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// src</i></td></tr>
<tr><th id="23313">23313</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="23314">23314</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>TargetOpcode::COPY,</td></tr>
<tr><th id="23315">23315</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// dst</i></td></tr>
<tr><th id="23316">23316</th><td>      GIR_AddTempSubRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>, Mips::sub_lo,</td></tr>
<tr><th id="23317">23317</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23318">23318</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, Mips::FGR32RegClassID,</td></tr>
<tr><th id="23319">23319</th><td>      GIR_ConstrainOperandRC, <i>/*InsnID*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, Mips::FGR64RegClassID,</td></tr>
<tr><th id="23320">23320</th><td>      <i>// GIR_Coverage, 1437,</i></td></tr>
<tr><th id="23321">23321</th><td>      GIR_Done,</td></tr>
<tr><th id="23322">23322</th><td>    <i>// Label 1384: @57998</i></td></tr>
<tr><th id="23323">23323</th><td>    GIM_Reject,</td></tr>
<tr><th id="23324">23324</th><td>    <i>// Label 1379: @57999</i></td></tr>
<tr><th id="23325">23325</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1385*/</i> <var>58022</var>, <i>// Rule ID 1430 //</i></td></tr>
<tr><th id="23326">23326</th><td>      GIM_CheckFeatures, GIFBS_NotFP64bit,</td></tr>
<tr><th id="23327">23327</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="23328">23328</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="23329">23329</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="23330">23330</th><td>      <i>// (sint_to_fp:{ *:[f64] } GPR32Opnd:{ *:[i32] }:$src)  =&gt;  (PseudoCVT_D32_W:{ *:[f64] } GPR32Opnd:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="23331">23331</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PseudoCVT_D32_W,</td></tr>
<tr><th id="23332">23332</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23333">23333</th><td>      <i>// GIR_Coverage, 1430,</i></td></tr>
<tr><th id="23334">23334</th><td>      GIR_Done,</td></tr>
<tr><th id="23335">23335</th><td>    <i>// Label 1385: @58022</i></td></tr>
<tr><th id="23336">23336</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1386*/</i> <var>58045</var>, <i>// Rule ID 1436 //</i></td></tr>
<tr><th id="23337">23337</th><td>      GIM_CheckFeatures, GIFBS_IsFP64bit,</td></tr>
<tr><th id="23338">23338</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="23339">23339</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="23340">23340</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="23341">23341</th><td>      <i>// (sint_to_fp:{ *:[f64] } GPR32Opnd:{ *:[i32] }:$src)  =&gt;  (PseudoCVT_D64_W:{ *:[f64] } GPR32Opnd:{ *:[i32] }:$src)</i></td></tr>
<tr><th id="23342">23342</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PseudoCVT_D64_W,</td></tr>
<tr><th id="23343">23343</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23344">23344</th><td>      <i>// GIR_Coverage, 1436,</i></td></tr>
<tr><th id="23345">23345</th><td>      GIR_Done,</td></tr>
<tr><th id="23346">23346</th><td>    <i>// Label 1386: @58045</i></td></tr>
<tr><th id="23347">23347</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1387*/</i> <var>58068</var>, <i>// Rule ID 1438 //</i></td></tr>
<tr><th id="23348">23348</th><td>      GIM_CheckFeatures, GIFBS_IsFP64bit,</td></tr>
<tr><th id="23349">23349</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="23350">23350</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="23351">23351</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="23352">23352</th><td>      <i>// (sint_to_fp:{ *:[f64] } GPR64Opnd:{ *:[i64] }:$src)  =&gt;  (PseudoCVT_D64_L:{ *:[f64] } GPR64Opnd:{ *:[i64] }:$src)</i></td></tr>
<tr><th id="23353">23353</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PseudoCVT_D64_L,</td></tr>
<tr><th id="23354">23354</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23355">23355</th><td>      <i>// GIR_Coverage, 1438,</i></td></tr>
<tr><th id="23356">23356</th><td>      GIR_Done,</td></tr>
<tr><th id="23357">23357</th><td>    <i>// Label 1387: @58068</i></td></tr>
<tr><th id="23358">23358</th><td>    GIM_Reject,</td></tr>
<tr><th id="23359">23359</th><td>    <i>// Label 1380: @58069</i></td></tr>
<tr><th id="23360">23360</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1388*/</i> <var>58092</var>, <i>// Rule ID 697 //</i></td></tr>
<tr><th id="23361">23361</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23362">23362</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="23363">23363</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23364">23364</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23365">23365</th><td>      <i>// (sint_to_fp:{ *:[v2f64] } MSA128DOpnd:{ *:[v2i64] }:$ws)  =&gt;  (FFINT_S_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2i64] }:$ws)</i></td></tr>
<tr><th id="23366">23366</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FFINT_S_D,</td></tr>
<tr><th id="23367">23367</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23368">23368</th><td>      <i>// GIR_Coverage, 697,</i></td></tr>
<tr><th id="23369">23369</th><td>      GIR_Done,</td></tr>
<tr><th id="23370">23370</th><td>    <i>// Label 1388: @58092</i></td></tr>
<tr><th id="23371">23371</th><td>    GIM_Reject,</td></tr>
<tr><th id="23372">23372</th><td>    <i>// Label 1381: @58093</i></td></tr>
<tr><th id="23373">23373</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1389*/</i> <var>58116</var>, <i>// Rule ID 696 //</i></td></tr>
<tr><th id="23374">23374</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23375">23375</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="23376">23376</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23377">23377</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23378">23378</th><td>      <i>// (sint_to_fp:{ *:[v4f32] } MSA128WOpnd:{ *:[v4i32] }:$ws)  =&gt;  (FFINT_S_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4i32] }:$ws)</i></td></tr>
<tr><th id="23379">23379</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FFINT_S_W,</td></tr>
<tr><th id="23380">23380</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23381">23381</th><td>      <i>// GIR_Coverage, 696,</i></td></tr>
<tr><th id="23382">23382</th><td>      GIR_Done,</td></tr>
<tr><th id="23383">23383</th><td>    <i>// Label 1389: @58116</i></td></tr>
<tr><th id="23384">23384</th><td>    GIM_Reject,</td></tr>
<tr><th id="23385">23385</th><td>    <i>// Label 1382: @58117</i></td></tr>
<tr><th id="23386">23386</th><td>    GIM_Reject,</td></tr>
<tr><th id="23387">23387</th><td>    <i>// Label 44: @58118</i></td></tr>
<tr><th id="23388">23388</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>4</var>, <var>7</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1392*/</i> <var>58175</var>,</td></tr>
<tr><th id="23389">23389</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1390*/</i> <var>58127</var>, <var>0</var>,</td></tr>
<tr><th id="23390">23390</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1391*/</i> <var>58151</var>,</td></tr>
<tr><th id="23391">23391</th><td>    <i>// Label 1390: @58127</i></td></tr>
<tr><th id="23392">23392</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1393*/</i> <var>58150</var>, <i>// Rule ID 699 //</i></td></tr>
<tr><th id="23393">23393</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23394">23394</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="23395">23395</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23396">23396</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23397">23397</th><td>      <i>// (uint_to_fp:{ *:[v2f64] } MSA128DOpnd:{ *:[v2i64] }:$ws)  =&gt;  (FFINT_U_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2i64] }:$ws)</i></td></tr>
<tr><th id="23398">23398</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FFINT_U_D,</td></tr>
<tr><th id="23399">23399</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23400">23400</th><td>      <i>// GIR_Coverage, 699,</i></td></tr>
<tr><th id="23401">23401</th><td>      GIR_Done,</td></tr>
<tr><th id="23402">23402</th><td>    <i>// Label 1393: @58150</i></td></tr>
<tr><th id="23403">23403</th><td>    GIM_Reject,</td></tr>
<tr><th id="23404">23404</th><td>    <i>// Label 1391: @58151</i></td></tr>
<tr><th id="23405">23405</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1394*/</i> <var>58174</var>, <i>// Rule ID 698 //</i></td></tr>
<tr><th id="23406">23406</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23407">23407</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="23408">23408</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23409">23409</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23410">23410</th><td>      <i>// (uint_to_fp:{ *:[v4f32] } MSA128WOpnd:{ *:[v4i32] }:$ws)  =&gt;  (FFINT_U_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4i32] }:$ws)</i></td></tr>
<tr><th id="23411">23411</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FFINT_U_W,</td></tr>
<tr><th id="23412">23412</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23413">23413</th><td>      <i>// GIR_Coverage, 698,</i></td></tr>
<tr><th id="23414">23414</th><td>      GIR_Done,</td></tr>
<tr><th id="23415">23415</th><td>    <i>// Label 1394: @58174</i></td></tr>
<tr><th id="23416">23416</th><td>    GIM_Reject,</td></tr>
<tr><th id="23417">23417</th><td>    <i>// Label 1392: @58175</i></td></tr>
<tr><th id="23418">23418</th><td>    GIM_Reject,</td></tr>
<tr><th id="23419">23419</th><td>    <i>// Label 45: @58176</i></td></tr>
<tr><th id="23420">23420</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>7</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1399*/</i> <var>58358</var>,</td></tr>
<tr><th id="23421">23421</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1395*/</i> <var>58188</var>,</td></tr>
<tr><th id="23422">23422</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1396*/</i> <var>58226</var>, <var>0</var>,</td></tr>
<tr><th id="23423">23423</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1397*/</i> <var>58310</var>, <var>0</var>,</td></tr>
<tr><th id="23424">23424</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1398*/</i> <var>58334</var>,</td></tr>
<tr><th id="23425">23425</th><td>    <i>// Label 1395: @58188</i></td></tr>
<tr><th id="23426">23426</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1400*/</i> <var>58225</var>,</td></tr>
<tr><th id="23427">23427</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="23428">23428</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="23429">23429</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="23430">23430</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1401*/</i> <var>58213</var>, <i>// Rule ID 120 //</i></td></tr>
<tr><th id="23431">23431</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_IsNotSoftFloat_NotInMicroMips_UseAbs,</td></tr>
<tr><th id="23432">23432</th><td>        <i>// (fabs:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs)  =&gt;  (FABS_S:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs)</i></td></tr>
<tr><th id="23433">23433</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FABS_S,</td></tr>
<tr><th id="23434">23434</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23435">23435</th><td>        <i>// GIR_Coverage, 120,</i></td></tr>
<tr><th id="23436">23436</th><td>        GIR_Done,</td></tr>
<tr><th id="23437">23437</th><td>      <i>// Label 1401: @58213</i></td></tr>
<tr><th id="23438">23438</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1402*/</i> <var>58224</var>, <i>// Rule ID 1140 //</i></td></tr>
<tr><th id="23439">23439</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsNotSoftFloat_UseAbs,</td></tr>
<tr><th id="23440">23440</th><td>        <i>// (fabs:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs)  =&gt;  (FABS_S_MM:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs)</i></td></tr>
<tr><th id="23441">23441</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FABS_S_MM,</td></tr>
<tr><th id="23442">23442</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23443">23443</th><td>        <i>// GIR_Coverage, 1140,</i></td></tr>
<tr><th id="23444">23444</th><td>        GIR_Done,</td></tr>
<tr><th id="23445">23445</th><td>      <i>// Label 1402: @58224</i></td></tr>
<tr><th id="23446">23446</th><td>      GIM_Reject,</td></tr>
<tr><th id="23447">23447</th><td>    <i>// Label 1400: @58225</i></td></tr>
<tr><th id="23448">23448</th><td>    GIM_Reject,</td></tr>
<tr><th id="23449">23449</th><td>    <i>// Label 1396: @58226</i></td></tr>
<tr><th id="23450">23450</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1403*/</i> <var>58309</var>,</td></tr>
<tr><th id="23451">23451</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="23452">23452</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1404*/</i> <var>58251</var>, <i>// Rule ID 121 //</i></td></tr>
<tr><th id="23453">23453</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_IsNotSoftFloat_NotFP64bit_NotInMicroMips_UseAbs,</td></tr>
<tr><th id="23454">23454</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="23455">23455</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="23456">23456</th><td>        <i>// (fabs:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs)  =&gt;  (FABS_D32:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs)</i></td></tr>
<tr><th id="23457">23457</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FABS_D32,</td></tr>
<tr><th id="23458">23458</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23459">23459</th><td>        <i>// GIR_Coverage, 121,</i></td></tr>
<tr><th id="23460">23460</th><td>        GIR_Done,</td></tr>
<tr><th id="23461">23461</th><td>      <i>// Label 1404: @58251</i></td></tr>
<tr><th id="23462">23462</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1405*/</i> <var>58270</var>, <i>// Rule ID 122 //</i></td></tr>
<tr><th id="23463">23463</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips_UseAbs,</td></tr>
<tr><th id="23464">23464</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="23465">23465</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="23466">23466</th><td>        <i>// (fabs:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs)  =&gt;  (FABS_D64:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs)</i></td></tr>
<tr><th id="23467">23467</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FABS_D64,</td></tr>
<tr><th id="23468">23468</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23469">23469</th><td>        <i>// GIR_Coverage, 122,</i></td></tr>
<tr><th id="23470">23470</th><td>        GIR_Done,</td></tr>
<tr><th id="23471">23471</th><td>      <i>// Label 1405: @58270</i></td></tr>
<tr><th id="23472">23472</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1406*/</i> <var>58289</var>, <i>// Rule ID 1138 //</i></td></tr>
<tr><th id="23473">23473</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsNotSoftFloat_NotFP64bit,</td></tr>
<tr><th id="23474">23474</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="23475">23475</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="23476">23476</th><td>        <i>// (fabs:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs)  =&gt;  (FABS_D32_MM:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs)</i></td></tr>
<tr><th id="23477">23477</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FABS_D32_MM,</td></tr>
<tr><th id="23478">23478</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23479">23479</th><td>        <i>// GIR_Coverage, 1138,</i></td></tr>
<tr><th id="23480">23480</th><td>        GIR_Done,</td></tr>
<tr><th id="23481">23481</th><td>      <i>// Label 1406: @58289</i></td></tr>
<tr><th id="23482">23482</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1407*/</i> <var>58308</var>, <i>// Rule ID 1139 //</i></td></tr>
<tr><th id="23483">23483</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsFP64bit_IsNotSoftFloat,</td></tr>
<tr><th id="23484">23484</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="23485">23485</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="23486">23486</th><td>        <i>// (fabs:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs)  =&gt;  (FABS_D64_MM:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs)</i></td></tr>
<tr><th id="23487">23487</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FABS_D64_MM,</td></tr>
<tr><th id="23488">23488</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23489">23489</th><td>        <i>// GIR_Coverage, 1139,</i></td></tr>
<tr><th id="23490">23490</th><td>        GIR_Done,</td></tr>
<tr><th id="23491">23491</th><td>      <i>// Label 1407: @58308</i></td></tr>
<tr><th id="23492">23492</th><td>      GIM_Reject,</td></tr>
<tr><th id="23493">23493</th><td>    <i>// Label 1403: @58309</i></td></tr>
<tr><th id="23494">23494</th><td>    GIM_Reject,</td></tr>
<tr><th id="23495">23495</th><td>    <i>// Label 1397: @58310</i></td></tr>
<tr><th id="23496">23496</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1408*/</i> <var>58333</var>, <i>// Rule ID 1031 //</i></td></tr>
<tr><th id="23497">23497</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23498">23498</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="23499">23499</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23500">23500</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23501">23501</th><td>      <i>// (fabs:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws)  =&gt;  (FABS_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws)</i></td></tr>
<tr><th id="23502">23502</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FABS_D,</td></tr>
<tr><th id="23503">23503</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23504">23504</th><td>      <i>// GIR_Coverage, 1031,</i></td></tr>
<tr><th id="23505">23505</th><td>      GIR_Done,</td></tr>
<tr><th id="23506">23506</th><td>    <i>// Label 1408: @58333</i></td></tr>
<tr><th id="23507">23507</th><td>    GIM_Reject,</td></tr>
<tr><th id="23508">23508</th><td>    <i>// Label 1398: @58334</i></td></tr>
<tr><th id="23509">23509</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1409*/</i> <var>58357</var>, <i>// Rule ID 1030 //</i></td></tr>
<tr><th id="23510">23510</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23511">23511</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="23512">23512</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23513">23513</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23514">23514</th><td>      <i>// (fabs:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws)  =&gt;  (FABS_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws)</i></td></tr>
<tr><th id="23515">23515</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FABS_W,</td></tr>
<tr><th id="23516">23516</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23517">23517</th><td>      <i>// GIR_Coverage, 1030,</i></td></tr>
<tr><th id="23518">23518</th><td>      GIR_Done,</td></tr>
<tr><th id="23519">23519</th><td>    <i>// Label 1409: @58357</i></td></tr>
<tr><th id="23520">23520</th><td>    GIM_Reject,</td></tr>
<tr><th id="23521">23521</th><td>    <i>// Label 1399: @58358</i></td></tr>
<tr><th id="23522">23522</th><td>    GIM_Reject,</td></tr>
<tr><th id="23523">23523</th><td>    <i>// Label 46: @58359</i></td></tr>
<tr><th id="23524">23524</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>4</var>, <var>9</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1414*/</i> <var>58498</var>,</td></tr>
<tr><th id="23525">23525</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1410*/</i> <var>58370</var>, <var>0</var>,</td></tr>
<tr><th id="23526">23526</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1411*/</i> <var>58402</var>,</td></tr>
<tr><th id="23527">23527</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 1412*/</i> <var>58434</var>,</td></tr>
<tr><th id="23528">23528</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 1413*/</i> <var>58466</var>,</td></tr>
<tr><th id="23529">23529</th><td>    <i>// Label 1410: @58370</i></td></tr>
<tr><th id="23530">23530</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1415*/</i> <var>58401</var>, <i>// Rule ID 859 //</i></td></tr>
<tr><th id="23531">23531</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23532">23532</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="23533">23533</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="23534">23534</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23535">23535</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23536">23536</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23537">23537</th><td>      <i>// (smin:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (MIN_S_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="23538">23538</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MIN_S_D,</td></tr>
<tr><th id="23539">23539</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23540">23540</th><td>      <i>// GIR_Coverage, 859,</i></td></tr>
<tr><th id="23541">23541</th><td>      GIR_Done,</td></tr>
<tr><th id="23542">23542</th><td>    <i>// Label 1415: @58401</i></td></tr>
<tr><th id="23543">23543</th><td>    GIM_Reject,</td></tr>
<tr><th id="23544">23544</th><td>    <i>// Label 1411: @58402</i></td></tr>
<tr><th id="23545">23545</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1416*/</i> <var>58433</var>, <i>// Rule ID 858 //</i></td></tr>
<tr><th id="23546">23546</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23547">23547</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="23548">23548</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="23549">23549</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23550">23550</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23551">23551</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23552">23552</th><td>      <i>// (smin:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (MIN_S_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="23553">23553</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MIN_S_W,</td></tr>
<tr><th id="23554">23554</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23555">23555</th><td>      <i>// GIR_Coverage, 858,</i></td></tr>
<tr><th id="23556">23556</th><td>      GIR_Done,</td></tr>
<tr><th id="23557">23557</th><td>    <i>// Label 1416: @58433</i></td></tr>
<tr><th id="23558">23558</th><td>    GIM_Reject,</td></tr>
<tr><th id="23559">23559</th><td>    <i>// Label 1412: @58434</i></td></tr>
<tr><th id="23560">23560</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1417*/</i> <var>58465</var>, <i>// Rule ID 857 //</i></td></tr>
<tr><th id="23561">23561</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23562">23562</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="23563">23563</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="23564">23564</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="23565">23565</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="23566">23566</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="23567">23567</th><td>      <i>// (smin:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (MIN_S_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="23568">23568</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MIN_S_H,</td></tr>
<tr><th id="23569">23569</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23570">23570</th><td>      <i>// GIR_Coverage, 857,</i></td></tr>
<tr><th id="23571">23571</th><td>      GIR_Done,</td></tr>
<tr><th id="23572">23572</th><td>    <i>// Label 1417: @58465</i></td></tr>
<tr><th id="23573">23573</th><td>    GIM_Reject,</td></tr>
<tr><th id="23574">23574</th><td>    <i>// Label 1413: @58466</i></td></tr>
<tr><th id="23575">23575</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1418*/</i> <var>58497</var>, <i>// Rule ID 856 //</i></td></tr>
<tr><th id="23576">23576</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23577">23577</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="23578">23578</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="23579">23579</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="23580">23580</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="23581">23581</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="23582">23582</th><td>      <i>// (smin:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (MIN_S_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="23583">23583</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MIN_S_B,</td></tr>
<tr><th id="23584">23584</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23585">23585</th><td>      <i>// GIR_Coverage, 856,</i></td></tr>
<tr><th id="23586">23586</th><td>      GIR_Done,</td></tr>
<tr><th id="23587">23587</th><td>    <i>// Label 1418: @58497</i></td></tr>
<tr><th id="23588">23588</th><td>    GIM_Reject,</td></tr>
<tr><th id="23589">23589</th><td>    <i>// Label 1414: @58498</i></td></tr>
<tr><th id="23590">23590</th><td>    GIM_Reject,</td></tr>
<tr><th id="23591">23591</th><td>    <i>// Label 47: @58499</i></td></tr>
<tr><th id="23592">23592</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>4</var>, <var>9</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1423*/</i> <var>58638</var>,</td></tr>
<tr><th id="23593">23593</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1419*/</i> <var>58510</var>, <var>0</var>,</td></tr>
<tr><th id="23594">23594</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1420*/</i> <var>58542</var>,</td></tr>
<tr><th id="23595">23595</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 1421*/</i> <var>58574</var>,</td></tr>
<tr><th id="23596">23596</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 1422*/</i> <var>58606</var>,</td></tr>
<tr><th id="23597">23597</th><td>    <i>// Label 1419: @58510</i></td></tr>
<tr><th id="23598">23598</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1424*/</i> <var>58541</var>, <i>// Rule ID 839 //</i></td></tr>
<tr><th id="23599">23599</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23600">23600</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="23601">23601</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="23602">23602</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23603">23603</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23604">23604</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23605">23605</th><td>      <i>// (smax:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (MAX_S_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="23606">23606</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MAX_S_D,</td></tr>
<tr><th id="23607">23607</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23608">23608</th><td>      <i>// GIR_Coverage, 839,</i></td></tr>
<tr><th id="23609">23609</th><td>      GIR_Done,</td></tr>
<tr><th id="23610">23610</th><td>    <i>// Label 1424: @58541</i></td></tr>
<tr><th id="23611">23611</th><td>    GIM_Reject,</td></tr>
<tr><th id="23612">23612</th><td>    <i>// Label 1420: @58542</i></td></tr>
<tr><th id="23613">23613</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1425*/</i> <var>58573</var>, <i>// Rule ID 838 //</i></td></tr>
<tr><th id="23614">23614</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23615">23615</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="23616">23616</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="23617">23617</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23618">23618</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23619">23619</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23620">23620</th><td>      <i>// (smax:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (MAX_S_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="23621">23621</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MAX_S_W,</td></tr>
<tr><th id="23622">23622</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23623">23623</th><td>      <i>// GIR_Coverage, 838,</i></td></tr>
<tr><th id="23624">23624</th><td>      GIR_Done,</td></tr>
<tr><th id="23625">23625</th><td>    <i>// Label 1425: @58573</i></td></tr>
<tr><th id="23626">23626</th><td>    GIM_Reject,</td></tr>
<tr><th id="23627">23627</th><td>    <i>// Label 1421: @58574</i></td></tr>
<tr><th id="23628">23628</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1426*/</i> <var>58605</var>, <i>// Rule ID 837 //</i></td></tr>
<tr><th id="23629">23629</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23630">23630</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="23631">23631</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="23632">23632</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="23633">23633</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="23634">23634</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="23635">23635</th><td>      <i>// (smax:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (MAX_S_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="23636">23636</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MAX_S_H,</td></tr>
<tr><th id="23637">23637</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23638">23638</th><td>      <i>// GIR_Coverage, 837,</i></td></tr>
<tr><th id="23639">23639</th><td>      GIR_Done,</td></tr>
<tr><th id="23640">23640</th><td>    <i>// Label 1426: @58605</i></td></tr>
<tr><th id="23641">23641</th><td>    GIM_Reject,</td></tr>
<tr><th id="23642">23642</th><td>    <i>// Label 1422: @58606</i></td></tr>
<tr><th id="23643">23643</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1427*/</i> <var>58637</var>, <i>// Rule ID 836 //</i></td></tr>
<tr><th id="23644">23644</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23645">23645</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="23646">23646</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="23647">23647</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="23648">23648</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="23649">23649</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="23650">23650</th><td>      <i>// (smax:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (MAX_S_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="23651">23651</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MAX_S_B,</td></tr>
<tr><th id="23652">23652</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23653">23653</th><td>      <i>// GIR_Coverage, 836,</i></td></tr>
<tr><th id="23654">23654</th><td>      GIR_Done,</td></tr>
<tr><th id="23655">23655</th><td>    <i>// Label 1427: @58637</i></td></tr>
<tr><th id="23656">23656</th><td>    GIM_Reject,</td></tr>
<tr><th id="23657">23657</th><td>    <i>// Label 1423: @58638</i></td></tr>
<tr><th id="23658">23658</th><td>    GIM_Reject,</td></tr>
<tr><th id="23659">23659</th><td>    <i>// Label 48: @58639</i></td></tr>
<tr><th id="23660">23660</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>4</var>, <var>9</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1432*/</i> <var>58778</var>,</td></tr>
<tr><th id="23661">23661</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1428*/</i> <var>58650</var>, <var>0</var>,</td></tr>
<tr><th id="23662">23662</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1429*/</i> <var>58682</var>,</td></tr>
<tr><th id="23663">23663</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 1430*/</i> <var>58714</var>,</td></tr>
<tr><th id="23664">23664</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 1431*/</i> <var>58746</var>,</td></tr>
<tr><th id="23665">23665</th><td>    <i>// Label 1428: @58650</i></td></tr>
<tr><th id="23666">23666</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1433*/</i> <var>58681</var>, <i>// Rule ID 863 //</i></td></tr>
<tr><th id="23667">23667</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23668">23668</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="23669">23669</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="23670">23670</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23671">23671</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23672">23672</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23673">23673</th><td>      <i>// (umin:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (MIN_U_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="23674">23674</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MIN_U_D,</td></tr>
<tr><th id="23675">23675</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23676">23676</th><td>      <i>// GIR_Coverage, 863,</i></td></tr>
<tr><th id="23677">23677</th><td>      GIR_Done,</td></tr>
<tr><th id="23678">23678</th><td>    <i>// Label 1433: @58681</i></td></tr>
<tr><th id="23679">23679</th><td>    GIM_Reject,</td></tr>
<tr><th id="23680">23680</th><td>    <i>// Label 1429: @58682</i></td></tr>
<tr><th id="23681">23681</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1434*/</i> <var>58713</var>, <i>// Rule ID 862 //</i></td></tr>
<tr><th id="23682">23682</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23683">23683</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="23684">23684</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="23685">23685</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23686">23686</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23687">23687</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23688">23688</th><td>      <i>// (umin:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (MIN_U_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="23689">23689</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MIN_U_W,</td></tr>
<tr><th id="23690">23690</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23691">23691</th><td>      <i>// GIR_Coverage, 862,</i></td></tr>
<tr><th id="23692">23692</th><td>      GIR_Done,</td></tr>
<tr><th id="23693">23693</th><td>    <i>// Label 1434: @58713</i></td></tr>
<tr><th id="23694">23694</th><td>    GIM_Reject,</td></tr>
<tr><th id="23695">23695</th><td>    <i>// Label 1430: @58714</i></td></tr>
<tr><th id="23696">23696</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1435*/</i> <var>58745</var>, <i>// Rule ID 861 //</i></td></tr>
<tr><th id="23697">23697</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23698">23698</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="23699">23699</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="23700">23700</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="23701">23701</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="23702">23702</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="23703">23703</th><td>      <i>// (umin:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (MIN_U_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="23704">23704</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MIN_U_H,</td></tr>
<tr><th id="23705">23705</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23706">23706</th><td>      <i>// GIR_Coverage, 861,</i></td></tr>
<tr><th id="23707">23707</th><td>      GIR_Done,</td></tr>
<tr><th id="23708">23708</th><td>    <i>// Label 1435: @58745</i></td></tr>
<tr><th id="23709">23709</th><td>    GIM_Reject,</td></tr>
<tr><th id="23710">23710</th><td>    <i>// Label 1431: @58746</i></td></tr>
<tr><th id="23711">23711</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1436*/</i> <var>58777</var>, <i>// Rule ID 860 //</i></td></tr>
<tr><th id="23712">23712</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23713">23713</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="23714">23714</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="23715">23715</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="23716">23716</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="23717">23717</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="23718">23718</th><td>      <i>// (umin:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (MIN_U_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="23719">23719</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MIN_U_B,</td></tr>
<tr><th id="23720">23720</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23721">23721</th><td>      <i>// GIR_Coverage, 860,</i></td></tr>
<tr><th id="23722">23722</th><td>      GIR_Done,</td></tr>
<tr><th id="23723">23723</th><td>    <i>// Label 1436: @58777</i></td></tr>
<tr><th id="23724">23724</th><td>    GIM_Reject,</td></tr>
<tr><th id="23725">23725</th><td>    <i>// Label 1432: @58778</i></td></tr>
<tr><th id="23726">23726</th><td>    GIM_Reject,</td></tr>
<tr><th id="23727">23727</th><td>    <i>// Label 49: @58779</i></td></tr>
<tr><th id="23728">23728</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>4</var>, <var>9</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1441*/</i> <var>58918</var>,</td></tr>
<tr><th id="23729">23729</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1437*/</i> <var>58790</var>, <var>0</var>,</td></tr>
<tr><th id="23730">23730</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1438*/</i> <var>58822</var>,</td></tr>
<tr><th id="23731">23731</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 1439*/</i> <var>58854</var>,</td></tr>
<tr><th id="23732">23732</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 1440*/</i> <var>58886</var>,</td></tr>
<tr><th id="23733">23733</th><td>    <i>// Label 1437: @58790</i></td></tr>
<tr><th id="23734">23734</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1442*/</i> <var>58821</var>, <i>// Rule ID 843 //</i></td></tr>
<tr><th id="23735">23735</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23736">23736</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="23737">23737</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="23738">23738</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23739">23739</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23740">23740</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="23741">23741</th><td>      <i>// (umax:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)  =&gt;  (MAX_U_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws, MSA128DOpnd:{ *:[v2i64] }:$wt)</i></td></tr>
<tr><th id="23742">23742</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MAX_U_D,</td></tr>
<tr><th id="23743">23743</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23744">23744</th><td>      <i>// GIR_Coverage, 843,</i></td></tr>
<tr><th id="23745">23745</th><td>      GIR_Done,</td></tr>
<tr><th id="23746">23746</th><td>    <i>// Label 1442: @58821</i></td></tr>
<tr><th id="23747">23747</th><td>    GIM_Reject,</td></tr>
<tr><th id="23748">23748</th><td>    <i>// Label 1438: @58822</i></td></tr>
<tr><th id="23749">23749</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1443*/</i> <var>58853</var>, <i>// Rule ID 842 //</i></td></tr>
<tr><th id="23750">23750</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23751">23751</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="23752">23752</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="23753">23753</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23754">23754</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23755">23755</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23756">23756</th><td>      <i>// (umax:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)  =&gt;  (MAX_U_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws, MSA128WOpnd:{ *:[v4i32] }:$wt)</i></td></tr>
<tr><th id="23757">23757</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MAX_U_W,</td></tr>
<tr><th id="23758">23758</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23759">23759</th><td>      <i>// GIR_Coverage, 842,</i></td></tr>
<tr><th id="23760">23760</th><td>      GIR_Done,</td></tr>
<tr><th id="23761">23761</th><td>    <i>// Label 1443: @58853</i></td></tr>
<tr><th id="23762">23762</th><td>    GIM_Reject,</td></tr>
<tr><th id="23763">23763</th><td>    <i>// Label 1439: @58854</i></td></tr>
<tr><th id="23764">23764</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1444*/</i> <var>58885</var>, <i>// Rule ID 841 //</i></td></tr>
<tr><th id="23765">23765</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23766">23766</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="23767">23767</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="23768">23768</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="23769">23769</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="23770">23770</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="23771">23771</th><td>      <i>// (umax:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)  =&gt;  (MAX_U_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws, MSA128HOpnd:{ *:[v8i16] }:$wt)</i></td></tr>
<tr><th id="23772">23772</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MAX_U_H,</td></tr>
<tr><th id="23773">23773</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23774">23774</th><td>      <i>// GIR_Coverage, 841,</i></td></tr>
<tr><th id="23775">23775</th><td>      GIR_Done,</td></tr>
<tr><th id="23776">23776</th><td>    <i>// Label 1444: @58885</i></td></tr>
<tr><th id="23777">23777</th><td>    GIM_Reject,</td></tr>
<tr><th id="23778">23778</th><td>    <i>// Label 1440: @58886</i></td></tr>
<tr><th id="23779">23779</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1445*/</i> <var>58917</var>, <i>// Rule ID 840 //</i></td></tr>
<tr><th id="23780">23780</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="23781">23781</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="23782">23782</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="23783">23783</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="23784">23784</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="23785">23785</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="23786">23786</th><td>      <i>// (umax:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)  =&gt;  (MAX_U_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws, MSA128BOpnd:{ *:[v16i8] }:$wt)</i></td></tr>
<tr><th id="23787">23787</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::MAX_U_B,</td></tr>
<tr><th id="23788">23788</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23789">23789</th><td>      <i>// GIR_Coverage, 840,</i></td></tr>
<tr><th id="23790">23790</th><td>      GIR_Done,</td></tr>
<tr><th id="23791">23791</th><td>    <i>// Label 1445: @58917</i></td></tr>
<tr><th id="23792">23792</th><td>    GIM_Reject,</td></tr>
<tr><th id="23793">23793</th><td>    <i>// Label 1441: @58918</i></td></tr>
<tr><th id="23794">23794</th><td>    GIM_Reject,</td></tr>
<tr><th id="23795">23795</th><td>    <i>// Label 50: @58919</i></td></tr>
<tr><th id="23796">23796</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1446*/</i> <var>59003</var>,</td></tr>
<tr><th id="23797">23797</th><td>      GIM_CheckIsMBB, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>,</td></tr>
<tr><th id="23798">23798</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1447*/</i> <var>58938</var>, <i>// Rule ID 85 //</i></td></tr>
<tr><th id="23799">23799</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips_RelocNotPIC,</td></tr>
<tr><th id="23800">23800</th><td>        <i>// (br (bb:{ *:[Other] }):$target)  =&gt;  (J (bb:{ *:[Other] }):$target)</i></td></tr>
<tr><th id="23801">23801</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::J,</td></tr>
<tr><th id="23802">23802</th><td>        GIR_AddImplicitDef, <i>/*InsnID*/</i><var>0</var>, Mips::AT,</td></tr>
<tr><th id="23803">23803</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23804">23804</th><td>        <i>// GIR_Coverage, 85,</i></td></tr>
<tr><th id="23805">23805</th><td>        GIR_Done,</td></tr>
<tr><th id="23806">23806</th><td>      <i>// Label 1447: @58938</i></td></tr>
<tr><th id="23807">23807</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1448*/</i> <var>58952</var>, <i>// Rule ID 92 //</i></td></tr>
<tr><th id="23808">23808</th><td>        GIM_CheckFeatures, GIFBS_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="23809">23809</th><td>        <i>// (br (bb:{ *:[Other] }):$offset)  =&gt;  (B (bb:{ *:[Other] }):$offset)</i></td></tr>
<tr><th id="23810">23810</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::B,</td></tr>
<tr><th id="23811">23811</th><td>        GIR_AddImplicitDef, <i>/*InsnID*/</i><var>0</var>, Mips::AT,</td></tr>
<tr><th id="23812">23812</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23813">23813</th><td>        <i>// GIR_Coverage, 92,</i></td></tr>
<tr><th id="23814">23814</th><td>        GIR_Done,</td></tr>
<tr><th id="23815">23815</th><td>      <i>// Label 1448: @58952</i></td></tr>
<tr><th id="23816">23816</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1449*/</i> <var>58966</var>, <i>// Rule ID 1092 //</i></td></tr>
<tr><th id="23817">23817</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6_RelocNotPIC,</td></tr>
<tr><th id="23818">23818</th><td>        <i>// (br (bb:{ *:[Other] }):$target)  =&gt;  (J_MM (bb:{ *:[Other] }):$target)</i></td></tr>
<tr><th id="23819">23819</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::J_MM,</td></tr>
<tr><th id="23820">23820</th><td>        GIR_AddImplicitDef, <i>/*InsnID*/</i><var>0</var>, Mips::AT,</td></tr>
<tr><th id="23821">23821</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23822">23822</th><td>        <i>// GIR_Coverage, 1092,</i></td></tr>
<tr><th id="23823">23823</th><td>        GIR_Done,</td></tr>
<tr><th id="23824">23824</th><td>      <i>// Label 1449: @58966</i></td></tr>
<tr><th id="23825">23825</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1450*/</i> <var>58980</var>, <i>// Rule ID 1101 //</i></td></tr>
<tr><th id="23826">23826</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_NotMips32r6_RelocPIC,</td></tr>
<tr><th id="23827">23827</th><td>        <i>// (br (bb:{ *:[Other] }):$offset)  =&gt;  (B_MM (bb:{ *:[Other] }):$offset)</i></td></tr>
<tr><th id="23828">23828</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::B_MM,</td></tr>
<tr><th id="23829">23829</th><td>        GIR_AddImplicitDef, <i>/*InsnID*/</i><var>0</var>, Mips::AT,</td></tr>
<tr><th id="23830">23830</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23831">23831</th><td>        <i>// GIR_Coverage, 1101,</i></td></tr>
<tr><th id="23832">23832</th><td>        GIR_Done,</td></tr>
<tr><th id="23833">23833</th><td>      <i>// Label 1450: @58980</i></td></tr>
<tr><th id="23834">23834</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1451*/</i> <var>58991</var>, <i>// Rule ID 1157 //</i></td></tr>
<tr><th id="23835">23835</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_InMicroMips,</td></tr>
<tr><th id="23836">23836</th><td>        <i>// (br (bb:{ *:[Other] }):$offset)  =&gt;  (BC_MMR6 (bb:{ *:[Other] }):$offset)</i></td></tr>
<tr><th id="23837">23837</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::BC_MMR6,</td></tr>
<tr><th id="23838">23838</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23839">23839</th><td>        <i>// GIR_Coverage, 1157,</i></td></tr>
<tr><th id="23840">23840</th><td>        GIR_Done,</td></tr>
<tr><th id="23841">23841</th><td>      <i>// Label 1451: @58991</i></td></tr>
<tr><th id="23842">23842</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1452*/</i> <var>59002</var>, <i>// Rule ID 1821 //</i></td></tr>
<tr><th id="23843">23843</th><td>        GIM_CheckFeatures, GIFBS_InMips16Mode,</td></tr>
<tr><th id="23844">23844</th><td>        <i>// (br (bb:{ *:[Other] }):$imm16)  =&gt;  (Bimm16 (bb:{ *:[Other] }):$imm16)</i></td></tr>
<tr><th id="23845">23845</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::Bimm16,</td></tr>
<tr><th id="23846">23846</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23847">23847</th><td>        <i>// GIR_Coverage, 1821,</i></td></tr>
<tr><th id="23848">23848</th><td>        GIR_Done,</td></tr>
<tr><th id="23849">23849</th><td>      <i>// Label 1452: @59002</i></td></tr>
<tr><th id="23850">23850</th><td>      GIM_Reject,</td></tr>
<tr><th id="23851">23851</th><td>    <i>// Label 1446: @59003</i></td></tr>
<tr><th id="23852">23852</th><td>    GIM_Reject,</td></tr>
<tr><th id="23853">23853</th><td>    <i>// Label 51: @59004</i></td></tr>
<tr><th id="23854">23854</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1453*/</i> <var>59059</var>, <i>// Rule ID 1948 //</i></td></tr>
<tr><th id="23855">23855</th><td>      GIM_CheckFeatures, GIFBS_HasMSA,</td></tr>
<tr><th id="23856">23856</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="23857">23857</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="23858">23858</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="23859">23859</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="23860">23860</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="23861">23861</th><td>      GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>2</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="23862">23862</th><td>      GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_CONSTANT,</td></tr>
<tr><th id="23863">23863</th><td>      GIM_CheckI64ImmPredicate, <i>/*MI*/</i><var>1</var>, <i>/*Predicate*/</i>GIPFP_I64_Predicate_immZExt4,</td></tr>
<tr><th id="23864">23864</th><td>      <i>// MIs[1] Operand 1</i></td></tr>
<tr><th id="23865">23865</th><td><i>      // No operand predicates</i></td></tr>
<tr><th id="23866">23866</th><td>      GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="23867">23867</th><td>      <i>// (extractelt:{ *:[i32] } MSA128W:{ *:[v4i32] }:$ws, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt4&gt;&gt;:$idx)  =&gt;  (COPY_S_W:{ *:[i32] } MSA128W:{ *:[v4i32] }:$ws, (imm:{ *:[i32] })&lt;&lt;P:Predicate_immZExt4&gt;&gt;:$idx)</i></td></tr>
<tr><th id="23868">23868</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::COPY_S_W,</td></tr>
<tr><th id="23869">23869</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="23870">23870</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// ws</i></td></tr>
<tr><th id="23871">23871</th><td>      GIR_CopyConstantAsSImm, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>// idx</i></td></tr>
<tr><th id="23872">23872</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23873">23873</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23874">23874</th><td>      <i>// GIR_Coverage, 1948,</i></td></tr>
<tr><th id="23875">23875</th><td>      GIR_Done,</td></tr>
<tr><th id="23876">23876</th><td>    <i>// Label 1453: @59059</i></td></tr>
<tr><th id="23877">23877</th><td>    GIM_Reject,</td></tr>
<tr><th id="23878">23878</th><td>    <i>// Label 52: @59060</i></td></tr>
<tr><th id="23879">23879</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>9</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1460*/</i> <var>59494</var>,</td></tr>
<tr><th id="23880">23880</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1454*/</i> <var>59074</var>,</td></tr>
<tr><th id="23881">23881</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1455*/</i> <var>59266</var>, <var>0</var>,</td></tr>
<tr><th id="23882">23882</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1456*/</i> <var>59398</var>, <var>0</var>,</td></tr>
<tr><th id="23883">23883</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1457*/</i> <var>59422</var>,</td></tr>
<tr><th id="23884">23884</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 1458*/</i> <var>59446</var>,</td></tr>
<tr><th id="23885">23885</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 1459*/</i> <var>59470</var>,</td></tr>
<tr><th id="23886">23886</th><td>    <i>// Label 1454: @59074</i></td></tr>
<tr><th id="23887">23887</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1461*/</i> <var>59265</var>,</td></tr>
<tr><th id="23888">23888</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="23889">23889</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="23890">23890</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1462*/</i> <var>59129</var>, <i>// Rule ID 103 //</i></td></tr>
<tr><th id="23891">23891</th><td>        GIM_CheckFeatures, GIFBS_HasMips32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="23892">23892</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="23893">23893</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="23894">23894</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="23895">23895</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="23896">23896</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="23897">23897</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="23898">23898</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="23899">23899</th><td>        <i>// (ctlz:{ *:[i32] } (xor:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, -1:{ *:[i32] }))  =&gt;  (CLO:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="23900">23900</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CLO,</td></tr>
<tr><th id="23901">23901</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="23902">23902</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="23903">23903</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23904">23904</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23905">23905</th><td>        <i>// GIR_Coverage, 103,</i></td></tr>
<tr><th id="23906">23906</th><td>        GIR_Done,</td></tr>
<tr><th id="23907">23907</th><td>      <i>// Label 1462: @59129</i></td></tr>
<tr><th id="23908">23908</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1463*/</i> <var>59174</var>, <i>// Rule ID 298 //</i></td></tr>
<tr><th id="23909">23909</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc,</td></tr>
<tr><th id="23910">23910</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="23911">23911</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="23912">23912</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="23913">23913</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="23914">23914</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="23915">23915</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="23916">23916</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="23917">23917</th><td>        <i>// (ctlz:{ *:[i32] } (xor:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, -1:{ *:[i32] }))  =&gt;  (CLO_R6:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="23918">23918</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CLO_R6,</td></tr>
<tr><th id="23919">23919</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="23920">23920</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="23921">23921</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23922">23922</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23923">23923</th><td>        <i>// GIR_Coverage, 298,</i></td></tr>
<tr><th id="23924">23924</th><td>        GIR_Done,</td></tr>
<tr><th id="23925">23925</th><td>      <i>// Label 1463: @59174</i></td></tr>
<tr><th id="23926">23926</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1464*/</i> <var>59219</var>, <i>// Rule ID 1088 //</i></td></tr>
<tr><th id="23927">23927</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="23928">23928</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="23929">23929</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="23930">23930</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="23931">23931</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="23932">23932</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="23933">23933</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="23934">23934</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="23935">23935</th><td>        <i>// (ctlz:{ *:[i32] } (xor:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs, -1:{ *:[i32] }))  =&gt;  (CLO_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="23936">23936</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CLO_MM,</td></tr>
<tr><th id="23937">23937</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="23938">23938</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="23939">23939</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23940">23940</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23941">23941</th><td>        <i>// GIR_Coverage, 1088,</i></td></tr>
<tr><th id="23942">23942</th><td>        GIR_Done,</td></tr>
<tr><th id="23943">23943</th><td>      <i>// Label 1464: @59219</i></td></tr>
<tr><th id="23944">23944</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1465*/</i> <var>59234</var>, <i>// Rule ID 102 //</i></td></tr>
<tr><th id="23945">23945</th><td>        GIM_CheckFeatures, GIFBS_HasMips32_HasStdEnc_NotInMicroMips_NotMips32r6_NotMips64r6,</td></tr>
<tr><th id="23946">23946</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="23947">23947</th><td>        <i>// (ctlz:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (CLZ:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="23948">23948</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CLZ,</td></tr>
<tr><th id="23949">23949</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23950">23950</th><td>        <i>// GIR_Coverage, 102,</i></td></tr>
<tr><th id="23951">23951</th><td>        GIR_Done,</td></tr>
<tr><th id="23952">23952</th><td>      <i>// Label 1465: @59234</i></td></tr>
<tr><th id="23953">23953</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1466*/</i> <var>59249</var>, <i>// Rule ID 299 //</i></td></tr>
<tr><th id="23954">23954</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r6_HasStdEnc,</td></tr>
<tr><th id="23955">23955</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="23956">23956</th><td>        <i>// (ctlz:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (CLZ_R6:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="23957">23957</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CLZ_R6,</td></tr>
<tr><th id="23958">23958</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23959">23959</th><td>        <i>// GIR_Coverage, 299,</i></td></tr>
<tr><th id="23960">23960</th><td>        GIR_Done,</td></tr>
<tr><th id="23961">23961</th><td>      <i>// Label 1466: @59249</i></td></tr>
<tr><th id="23962">23962</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1467*/</i> <var>59264</var>, <i>// Rule ID 1087 //</i></td></tr>
<tr><th id="23963">23963</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="23964">23964</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="23965">23965</th><td>        <i>// (ctlz:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (CLZ_MM:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="23966">23966</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::CLZ_MM,</td></tr>
<tr><th id="23967">23967</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23968">23968</th><td>        <i>// GIR_Coverage, 1087,</i></td></tr>
<tr><th id="23969">23969</th><td>        GIR_Done,</td></tr>
<tr><th id="23970">23970</th><td>      <i>// Label 1467: @59264</i></td></tr>
<tr><th id="23971">23971</th><td>      GIM_Reject,</td></tr>
<tr><th id="23972">23972</th><td>    <i>// Label 1461: @59265</i></td></tr>
<tr><th id="23973">23973</th><td>    GIM_Reject,</td></tr>
<tr><th id="23974">23974</th><td>    <i>// Label 1455: @59266</i></td></tr>
<tr><th id="23975">23975</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1468*/</i> <var>59397</var>,</td></tr>
<tr><th id="23976">23976</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="23977">23977</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="23978">23978</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1469*/</i> <var>59321</var>, <i>// Rule ID 252 //</i></td></tr>
<tr><th id="23979">23979</th><td>        GIM_CheckFeatures, GIFBS_HasMips64_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips64r6,</td></tr>
<tr><th id="23980">23980</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="23981">23981</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="23982">23982</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="23983">23983</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="23984">23984</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="23985">23985</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="23986">23986</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="23987">23987</th><td>        <i>// (ctlz:{ *:[i64] } (xor:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, -1:{ *:[i64] }))  =&gt;  (DCLO:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs)</i></td></tr>
<tr><th id="23988">23988</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DCLO,</td></tr>
<tr><th id="23989">23989</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="23990">23990</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="23991">23991</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23992">23992</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="23993">23993</th><td>        <i>// GIR_Coverage, 252,</i></td></tr>
<tr><th id="23994">23994</th><td>        GIR_Done,</td></tr>
<tr><th id="23995">23995</th><td>      <i>// Label 1469: @59321</i></td></tr>
<tr><th id="23996">23996</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1470*/</i> <var>59366</var>, <i>// Rule ID 327 //</i></td></tr>
<tr><th id="23997">23997</th><td>        GIM_CheckFeatures, GIFBS_HasMips64r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="23998">23998</th><td>        GIM_RecordInsn, <i>/*DefineMI*/</i><var>1</var>, <i>/*MI*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// MIs[1]</i></td></tr>
<tr><th id="23999">23999</th><td>        GIM_CheckOpcode, <i>/*MI*/</i><var>1</var>, TargetOpcode::G_XOR,</td></tr>
<tr><th id="24000">24000</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="24001">24001</th><td>        GIM_CheckType, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="24002">24002</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="24003">24003</th><td>        GIM_CheckConstantInt, <i>/*MI*/</i><var>1</var>, <i>/*Op*/</i><var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="24004">24004</th><td>        GIM_CheckIsSafeToFold, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="24005">24005</th><td>        <i>// (ctlz:{ *:[i64] } (xor:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs, -1:{ *:[i64] }))  =&gt;  (DCLO_R6:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs)</i></td></tr>
<tr><th id="24006">24006</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DCLO_R6,</td></tr>
<tr><th id="24007">24007</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="24008">24008</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>1</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rs</i></td></tr>
<tr><th id="24009">24009</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24010">24010</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24011">24011</th><td>        <i>// GIR_Coverage, 327,</i></td></tr>
<tr><th id="24012">24012</th><td>        GIR_Done,</td></tr>
<tr><th id="24013">24013</th><td>      <i>// Label 1470: @59366</i></td></tr>
<tr><th id="24014">24014</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1471*/</i> <var>59381</var>, <i>// Rule ID 251 //</i></td></tr>
<tr><th id="24015">24015</th><td>        GIM_CheckFeatures, GIFBS_HasMips64_HasStdEnc_IsGP64bit_NotInMicroMips_NotMips64r6,</td></tr>
<tr><th id="24016">24016</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="24017">24017</th><td>        <i>// (ctlz:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs)  =&gt;  (DCLZ:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs)</i></td></tr>
<tr><th id="24018">24018</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DCLZ,</td></tr>
<tr><th id="24019">24019</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24020">24020</th><td>        <i>// GIR_Coverage, 251,</i></td></tr>
<tr><th id="24021">24021</th><td>        GIR_Done,</td></tr>
<tr><th id="24022">24022</th><td>      <i>// Label 1471: @59381</i></td></tr>
<tr><th id="24023">24023</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1472*/</i> <var>59396</var>, <i>// Rule ID 328 //</i></td></tr>
<tr><th id="24024">24024</th><td>        GIM_CheckFeatures, GIFBS_HasMips64r6_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="24025">24025</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="24026">24026</th><td>        <i>// (ctlz:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs)  =&gt;  (DCLZ_R6:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs)</i></td></tr>
<tr><th id="24027">24027</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DCLZ_R6,</td></tr>
<tr><th id="24028">24028</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24029">24029</th><td>        <i>// GIR_Coverage, 328,</i></td></tr>
<tr><th id="24030">24030</th><td>        GIR_Done,</td></tr>
<tr><th id="24031">24031</th><td>      <i>// Label 1472: @59396</i></td></tr>
<tr><th id="24032">24032</th><td>      GIM_Reject,</td></tr>
<tr><th id="24033">24033</th><td>    <i>// Label 1468: @59397</i></td></tr>
<tr><th id="24034">24034</th><td>    GIM_Reject,</td></tr>
<tr><th id="24035">24035</th><td>    <i>// Label 1456: @59398</i></td></tr>
<tr><th id="24036">24036</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1473*/</i> <var>59421</var>, <i>// Rule ID 903 //</i></td></tr>
<tr><th id="24037">24037</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="24038">24038</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="24039">24039</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="24040">24040</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="24041">24041</th><td>      <i>// (ctlz:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws)  =&gt;  (NLZC_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws)</i></td></tr>
<tr><th id="24042">24042</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NLZC_D,</td></tr>
<tr><th id="24043">24043</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24044">24044</th><td>      <i>// GIR_Coverage, 903,</i></td></tr>
<tr><th id="24045">24045</th><td>      GIR_Done,</td></tr>
<tr><th id="24046">24046</th><td>    <i>// Label 1473: @59421</i></td></tr>
<tr><th id="24047">24047</th><td>    GIM_Reject,</td></tr>
<tr><th id="24048">24048</th><td>    <i>// Label 1457: @59422</i></td></tr>
<tr><th id="24049">24049</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1474*/</i> <var>59445</var>, <i>// Rule ID 902 //</i></td></tr>
<tr><th id="24050">24050</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="24051">24051</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="24052">24052</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="24053">24053</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="24054">24054</th><td>      <i>// (ctlz:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws)  =&gt;  (NLZC_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws)</i></td></tr>
<tr><th id="24055">24055</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NLZC_W,</td></tr>
<tr><th id="24056">24056</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24057">24057</th><td>      <i>// GIR_Coverage, 902,</i></td></tr>
<tr><th id="24058">24058</th><td>      GIR_Done,</td></tr>
<tr><th id="24059">24059</th><td>    <i>// Label 1474: @59445</i></td></tr>
<tr><th id="24060">24060</th><td>    GIM_Reject,</td></tr>
<tr><th id="24061">24061</th><td>    <i>// Label 1458: @59446</i></td></tr>
<tr><th id="24062">24062</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1475*/</i> <var>59469</var>, <i>// Rule ID 901 //</i></td></tr>
<tr><th id="24063">24063</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="24064">24064</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="24065">24065</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="24066">24066</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="24067">24067</th><td>      <i>// (ctlz:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws)  =&gt;  (NLZC_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws)</i></td></tr>
<tr><th id="24068">24068</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NLZC_H,</td></tr>
<tr><th id="24069">24069</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24070">24070</th><td>      <i>// GIR_Coverage, 901,</i></td></tr>
<tr><th id="24071">24071</th><td>      GIR_Done,</td></tr>
<tr><th id="24072">24072</th><td>    <i>// Label 1475: @59469</i></td></tr>
<tr><th id="24073">24073</th><td>    GIM_Reject,</td></tr>
<tr><th id="24074">24074</th><td>    <i>// Label 1459: @59470</i></td></tr>
<tr><th id="24075">24075</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1476*/</i> <var>59493</var>, <i>// Rule ID 900 //</i></td></tr>
<tr><th id="24076">24076</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="24077">24077</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="24078">24078</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="24079">24079</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="24080">24080</th><td>      <i>// (ctlz:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws)  =&gt;  (NLZC_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws)</i></td></tr>
<tr><th id="24081">24081</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::NLZC_B,</td></tr>
<tr><th id="24082">24082</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24083">24083</th><td>      <i>// GIR_Coverage, 900,</i></td></tr>
<tr><th id="24084">24084</th><td>      GIR_Done,</td></tr>
<tr><th id="24085">24085</th><td>    <i>// Label 1476: @59493</i></td></tr>
<tr><th id="24086">24086</th><td>    GIM_Reject,</td></tr>
<tr><th id="24087">24087</th><td>    <i>// Label 1460: @59494</i></td></tr>
<tr><th id="24088">24088</th><td>    GIM_Reject,</td></tr>
<tr><th id="24089">24089</th><td>    <i>// Label 53: @59495</i></td></tr>
<tr><th id="24090">24090</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>9</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1483*/</i> <var>59653</var>,</td></tr>
<tr><th id="24091">24091</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1477*/</i> <var>59509</var>,</td></tr>
<tr><th id="24092">24092</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1478*/</i> <var>59533</var>, <var>0</var>,</td></tr>
<tr><th id="24093">24093</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1479*/</i> <var>59557</var>, <var>0</var>,</td></tr>
<tr><th id="24094">24094</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1480*/</i> <var>59581</var>,</td></tr>
<tr><th id="24095">24095</th><td>    <i>/*GILLT_v8s16*/</i><i>/*Label 1481*/</i> <var>59605</var>,</td></tr>
<tr><th id="24096">24096</th><td>    <i>/*GILLT_v16s8*/</i><i>/*Label 1482*/</i> <var>59629</var>,</td></tr>
<tr><th id="24097">24097</th><td>    <i>// Label 1477: @59509</i></td></tr>
<tr><th id="24098">24098</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1484*/</i> <var>59532</var>, <i>// Rule ID 266 //</i></td></tr>
<tr><th id="24099">24099</th><td>      GIM_CheckFeatures, GIFBS_HasCnMips,</td></tr>
<tr><th id="24100">24100</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="24101">24101</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="24102">24102</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="24103">24103</th><td>      <i>// (ctpop:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs)  =&gt;  (POP:{ *:[i32] } GPR32Opnd:{ *:[i32] }:$rs)</i></td></tr>
<tr><th id="24104">24104</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::POP,</td></tr>
<tr><th id="24105">24105</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24106">24106</th><td>      <i>// GIR_Coverage, 266,</i></td></tr>
<tr><th id="24107">24107</th><td>      GIR_Done,</td></tr>
<tr><th id="24108">24108</th><td>    <i>// Label 1484: @59532</i></td></tr>
<tr><th id="24109">24109</th><td>    GIM_Reject,</td></tr>
<tr><th id="24110">24110</th><td>    <i>// Label 1478: @59533</i></td></tr>
<tr><th id="24111">24111</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1485*/</i> <var>59556</var>, <i>// Rule ID 267 //</i></td></tr>
<tr><th id="24112">24112</th><td>      GIM_CheckFeatures, GIFBS_HasCnMips,</td></tr>
<tr><th id="24113">24113</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="24114">24114</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="24115">24115</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="24116">24116</th><td>      <i>// (ctpop:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs)  =&gt;  (DPOP:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs)</i></td></tr>
<tr><th id="24117">24117</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DPOP,</td></tr>
<tr><th id="24118">24118</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24119">24119</th><td>      <i>// GIR_Coverage, 267,</i></td></tr>
<tr><th id="24120">24120</th><td>      GIR_Done,</td></tr>
<tr><th id="24121">24121</th><td>    <i>// Label 1485: @59556</i></td></tr>
<tr><th id="24122">24122</th><td>    GIM_Reject,</td></tr>
<tr><th id="24123">24123</th><td>    <i>// Label 1479: @59557</i></td></tr>
<tr><th id="24124">24124</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1486*/</i> <var>59580</var>, <i>// Rule ID 925 //</i></td></tr>
<tr><th id="24125">24125</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="24126">24126</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="24127">24127</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="24128">24128</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="24129">24129</th><td>      <i>// (ctpop:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws)  =&gt;  (PCNT_D:{ *:[v2i64] } MSA128DOpnd:{ *:[v2i64] }:$ws)</i></td></tr>
<tr><th id="24130">24130</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PCNT_D,</td></tr>
<tr><th id="24131">24131</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24132">24132</th><td>      <i>// GIR_Coverage, 925,</i></td></tr>
<tr><th id="24133">24133</th><td>      GIR_Done,</td></tr>
<tr><th id="24134">24134</th><td>    <i>// Label 1486: @59580</i></td></tr>
<tr><th id="24135">24135</th><td>    GIM_Reject,</td></tr>
<tr><th id="24136">24136</th><td>    <i>// Label 1480: @59581</i></td></tr>
<tr><th id="24137">24137</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1487*/</i> <var>59604</var>, <i>// Rule ID 924 //</i></td></tr>
<tr><th id="24138">24138</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="24139">24139</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="24140">24140</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="24141">24141</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="24142">24142</th><td>      <i>// (ctpop:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws)  =&gt;  (PCNT_W:{ *:[v4i32] } MSA128WOpnd:{ *:[v4i32] }:$ws)</i></td></tr>
<tr><th id="24143">24143</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PCNT_W,</td></tr>
<tr><th id="24144">24144</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24145">24145</th><td>      <i>// GIR_Coverage, 924,</i></td></tr>
<tr><th id="24146">24146</th><td>      GIR_Done,</td></tr>
<tr><th id="24147">24147</th><td>    <i>// Label 1487: @59604</i></td></tr>
<tr><th id="24148">24148</th><td>    GIM_Reject,</td></tr>
<tr><th id="24149">24149</th><td>    <i>// Label 1481: @59605</i></td></tr>
<tr><th id="24150">24150</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1488*/</i> <var>59628</var>, <i>// Rule ID 923 //</i></td></tr>
<tr><th id="24151">24151</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="24152">24152</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v8s16,</td></tr>
<tr><th id="24153">24153</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="24154">24154</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128HRegClassID,</td></tr>
<tr><th id="24155">24155</th><td>      <i>// (ctpop:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws)  =&gt;  (PCNT_H:{ *:[v8i16] } MSA128HOpnd:{ *:[v8i16] }:$ws)</i></td></tr>
<tr><th id="24156">24156</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PCNT_H,</td></tr>
<tr><th id="24157">24157</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24158">24158</th><td>      <i>// GIR_Coverage, 923,</i></td></tr>
<tr><th id="24159">24159</th><td>      GIR_Done,</td></tr>
<tr><th id="24160">24160</th><td>    <i>// Label 1488: @59628</i></td></tr>
<tr><th id="24161">24161</th><td>    GIM_Reject,</td></tr>
<tr><th id="24162">24162</th><td>    <i>// Label 1482: @59629</i></td></tr>
<tr><th id="24163">24163</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1489*/</i> <var>59652</var>, <i>// Rule ID 922 //</i></td></tr>
<tr><th id="24164">24164</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="24165">24165</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v16s8,</td></tr>
<tr><th id="24166">24166</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="24167">24167</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128BRegClassID,</td></tr>
<tr><th id="24168">24168</th><td>      <i>// (ctpop:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws)  =&gt;  (PCNT_B:{ *:[v16i8] } MSA128BOpnd:{ *:[v16i8] }:$ws)</i></td></tr>
<tr><th id="24169">24169</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::PCNT_B,</td></tr>
<tr><th id="24170">24170</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24171">24171</th><td>      <i>// GIR_Coverage, 922,</i></td></tr>
<tr><th id="24172">24172</th><td>      GIR_Done,</td></tr>
<tr><th id="24173">24173</th><td>    <i>// Label 1489: @59652</i></td></tr>
<tr><th id="24174">24174</th><td>    GIM_Reject,</td></tr>
<tr><th id="24175">24175</th><td>    <i>// Label 1483: @59653</i></td></tr>
<tr><th id="24176">24176</th><td>    GIM_Reject,</td></tr>
<tr><th id="24177">24177</th><td>    <i>// Label 54: @59654</i></td></tr>
<tr><th id="24178">24178</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>3</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1492*/</i> <var>59805</var>,</td></tr>
<tr><th id="24179">24179</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1490*/</i> <var>59662</var>,</td></tr>
<tr><th id="24180">24180</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1491*/</i> <var>59756</var>,</td></tr>
<tr><th id="24181">24181</th><td>    <i>// Label 1490: @59662</i></td></tr>
<tr><th id="24182">24182</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1493*/</i> <var>59755</var>,</td></tr>
<tr><th id="24183">24183</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="24184">24184</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="24185">24185</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR32RegClassID,</td></tr>
<tr><th id="24186">24186</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1494*/</i> <var>59715</var>, <i>// Rule ID 1413 //</i></td></tr>
<tr><th id="24187">24187</th><td>        GIM_CheckFeatures, GIFBS_HasMips32r2_HasStdEnc_NotInMicroMips,</td></tr>
<tr><th id="24188">24188</th><td>        <i>// (bswap:{ *:[i32] } GPR32:{ *:[i32] }:$rt)  =&gt;  (ROTR:{ *:[i32] } (WSBH:{ *:[i32] } GPR32:{ *:[i32] }:$rt), 16:{ *:[i32] })</i></td></tr>
<tr><th id="24189">24189</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="24190">24190</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::WSBH,</td></tr>
<tr><th id="24191">24191</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="24192">24192</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rt</i></td></tr>
<tr><th id="24193">24193</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="24194">24194</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ROTR,</td></tr>
<tr><th id="24195">24195</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="24196">24196</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="24197">24197</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>16</var>,</td></tr>
<tr><th id="24198">24198</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24199">24199</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24200">24200</th><td>        <i>// GIR_Coverage, 1413,</i></td></tr>
<tr><th id="24201">24201</th><td>        GIR_Done,</td></tr>
<tr><th id="24202">24202</th><td>      <i>// Label 1494: @59715</i></td></tr>
<tr><th id="24203">24203</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1495*/</i> <var>59754</var>, <i>// Rule ID 2143 //</i></td></tr>
<tr><th id="24204">24204</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips,</td></tr>
<tr><th id="24205">24205</th><td>        <i>// (bswap:{ *:[i32] } GPR32:{ *:[i32] }:$rt)  =&gt;  (ROTR_MM:{ *:[i32] } (WSBH_MM:{ *:[i32] } GPR32:{ *:[i32] }:$rt), 16:{ *:[i32] })</i></td></tr>
<tr><th id="24206">24206</th><td>        GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s32,</td></tr>
<tr><th id="24207">24207</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::WSBH_MM,</td></tr>
<tr><th id="24208">24208</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="24209">24209</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rt</i></td></tr>
<tr><th id="24210">24210</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="24211">24211</th><td>        GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::ROTR_MM,</td></tr>
<tr><th id="24212">24212</th><td>        GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="24213">24213</th><td>        GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="24214">24214</th><td>        GIR_AddImm, <i>/*InsnID*/</i><var>0</var>, <i>/*Imm*/</i><var>16</var>,</td></tr>
<tr><th id="24215">24215</th><td>        GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24216">24216</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24217">24217</th><td>        <i>// GIR_Coverage, 2143,</i></td></tr>
<tr><th id="24218">24218</th><td>        GIR_Done,</td></tr>
<tr><th id="24219">24219</th><td>      <i>// Label 1495: @59754</i></td></tr>
<tr><th id="24220">24220</th><td>      GIM_Reject,</td></tr>
<tr><th id="24221">24221</th><td>    <i>// Label 1493: @59755</i></td></tr>
<tr><th id="24222">24222</th><td>    GIM_Reject,</td></tr>
<tr><th id="24223">24223</th><td>    <i>// Label 1491: @59756</i></td></tr>
<tr><th id="24224">24224</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1496*/</i> <var>59804</var>, <i>// Rule ID 1570 //</i></td></tr>
<tr><th id="24225">24225</th><td>      GIM_CheckFeatures, GIFBS_HasMips64r2_HasStdEnc,</td></tr>
<tr><th id="24226">24226</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="24227">24227</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="24228">24228</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::GPR64RegClassID,</td></tr>
<tr><th id="24229">24229</th><td>      <i>// (bswap:{ *:[i64] } GPR64:{ *:[i64] }:$rt)  =&gt;  (DSHD:{ *:[i64] } (DSBH:{ *:[i64] } GPR64:{ *:[i64] }:$rt))</i></td></tr>
<tr><th id="24230">24230</th><td>      GIR_MakeTempReg, <i>/*TempRegID*/</i><var>0</var>, <i>/*TypeID*/</i>GILLT_s64,</td></tr>
<tr><th id="24231">24231</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>1</var>, <i>/*Opcode*/</i>Mips::DSBH,</td></tr>
<tr><th id="24232">24232</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>1</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i>RegState::Define,</td></tr>
<tr><th id="24233">24233</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>1</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>1</var>, <i>// rt</i></td></tr>
<tr><th id="24234">24234</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>1</var>,</td></tr>
<tr><th id="24235">24235</th><td>      GIR_BuildMI, <i>/*InsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::DSHD,</td></tr>
<tr><th id="24236">24236</th><td>      GIR_Copy, <i>/*NewInsnID*/</i><var>0</var>, <i>/*OldInsnID*/</i><var>0</var>, <i>/*OpIdx*/</i><var>0</var>, <i>// rd</i></td></tr>
<tr><th id="24237">24237</th><td>      GIR_AddTempRegister, <i>/*InsnID*/</i><var>0</var>, <i>/*TempRegID*/</i><var>0</var>, <i>/*TempRegFlags*/</i><var>0</var>,</td></tr>
<tr><th id="24238">24238</th><td>      GIR_EraseFromParent, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24239">24239</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24240">24240</th><td>      <i>// GIR_Coverage, 1570,</i></td></tr>
<tr><th id="24241">24241</th><td>      GIR_Done,</td></tr>
<tr><th id="24242">24242</th><td>    <i>// Label 1496: @59804</i></td></tr>
<tr><th id="24243">24243</th><td>    GIM_Reject,</td></tr>
<tr><th id="24244">24244</th><td>    <i>// Label 1492: @59805</i></td></tr>
<tr><th id="24245">24245</th><td>    GIM_Reject,</td></tr>
<tr><th id="24246">24246</th><td>    <i>// Label 55: @59806</i></td></tr>
<tr><th id="24247">24247</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>1</var>, <var>7</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1501*/</i> <var>59988</var>,</td></tr>
<tr><th id="24248">24248</th><td>    <i>/*GILLT_s32*/</i><i>/*Label 1497*/</i> <var>59818</var>,</td></tr>
<tr><th id="24249">24249</th><td>    <i>/*GILLT_s64*/</i><i>/*Label 1498*/</i> <var>59856</var>, <var>0</var>,</td></tr>
<tr><th id="24250">24250</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1499*/</i> <var>59940</var>, <var>0</var>,</td></tr>
<tr><th id="24251">24251</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1500*/</i> <var>59964</var>,</td></tr>
<tr><th id="24252">24252</th><td>    <i>// Label 1497: @59818</i></td></tr>
<tr><th id="24253">24253</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1502*/</i> <var>59855</var>,</td></tr>
<tr><th id="24254">24254</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s32,</td></tr>
<tr><th id="24255">24255</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="24256">24256</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR32RegClassID,</td></tr>
<tr><th id="24257">24257</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1503*/</i> <var>59843</var>, <i>// Rule ID 126 //</i></td></tr>
<tr><th id="24258">24258</th><td>        GIM_CheckFeatures, GIFBS_HasMips2_HasStdEnc_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="24259">24259</th><td>        <i>// (fsqrt:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs)  =&gt;  (FSQRT_S:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs)</i></td></tr>
<tr><th id="24260">24260</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSQRT_S,</td></tr>
<tr><th id="24261">24261</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24262">24262</th><td>        <i>// GIR_Coverage, 126,</i></td></tr>
<tr><th id="24263">24263</th><td>        GIR_Done,</td></tr>
<tr><th id="24264">24264</th><td>      <i>// Label 1503: @59843</i></td></tr>
<tr><th id="24265">24265</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1504*/</i> <var>59854</var>, <i>// Rule ID 1150 //</i></td></tr>
<tr><th id="24266">24266</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsNotSoftFloat,</td></tr>
<tr><th id="24267">24267</th><td>        <i>// (fsqrt:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs)  =&gt;  (FSQRT_S_MM:{ *:[f32] } FGR32Opnd:{ *:[f32] }:$fs)</i></td></tr>
<tr><th id="24268">24268</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSQRT_S_MM,</td></tr>
<tr><th id="24269">24269</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24270">24270</th><td>        <i>// GIR_Coverage, 1150,</i></td></tr>
<tr><th id="24271">24271</th><td>        GIR_Done,</td></tr>
<tr><th id="24272">24272</th><td>      <i>// Label 1504: @59854</i></td></tr>
<tr><th id="24273">24273</th><td>      GIM_Reject,</td></tr>
<tr><th id="24274">24274</th><td>    <i>// Label 1502: @59855</i></td></tr>
<tr><th id="24275">24275</th><td>    GIM_Reject,</td></tr>
<tr><th id="24276">24276</th><td>    <i>// Label 1498: @59856</i></td></tr>
<tr><th id="24277">24277</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1505*/</i> <var>59939</var>,</td></tr>
<tr><th id="24278">24278</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_s64,</td></tr>
<tr><th id="24279">24279</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1506*/</i> <var>59881</var>, <i>// Rule ID 127 //</i></td></tr>
<tr><th id="24280">24280</th><td>        GIM_CheckFeatures, GIFBS_HasMips2_HasStdEnc_IsNotSoftFloat_NotFP64bit_NotInMicroMips,</td></tr>
<tr><th id="24281">24281</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="24282">24282</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="24283">24283</th><td>        <i>// (fsqrt:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs)  =&gt;  (FSQRT_D32:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs)</i></td></tr>
<tr><th id="24284">24284</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSQRT_D32,</td></tr>
<tr><th id="24285">24285</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24286">24286</th><td>        <i>// GIR_Coverage, 127,</i></td></tr>
<tr><th id="24287">24287</th><td>        GIR_Done,</td></tr>
<tr><th id="24288">24288</th><td>      <i>// Label 1506: @59881</i></td></tr>
<tr><th id="24289">24289</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1507*/</i> <var>59900</var>, <i>// Rule ID 128 //</i></td></tr>
<tr><th id="24290">24290</th><td>        GIM_CheckFeatures, GIFBS_HasMips2_HasStdEnc_IsFP64bit_IsNotSoftFloat_NotInMicroMips,</td></tr>
<tr><th id="24291">24291</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="24292">24292</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="24293">24293</th><td>        <i>// (fsqrt:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs)  =&gt;  (FSQRT_D64:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs)</i></td></tr>
<tr><th id="24294">24294</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSQRT_D64,</td></tr>
<tr><th id="24295">24295</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24296">24296</th><td>        <i>// GIR_Coverage, 128,</i></td></tr>
<tr><th id="24297">24297</th><td>        GIR_Done,</td></tr>
<tr><th id="24298">24298</th><td>      <i>// Label 1507: @59900</i></td></tr>
<tr><th id="24299">24299</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1508*/</i> <var>59919</var>, <i>// Rule ID 1136 //</i></td></tr>
<tr><th id="24300">24300</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsNotSoftFloat_NotFP64bit,</td></tr>
<tr><th id="24301">24301</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="24302">24302</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::AFGR64RegClassID,</td></tr>
<tr><th id="24303">24303</th><td>        <i>// (fsqrt:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs)  =&gt;  (FSQRT_D32_MM:{ *:[f64] } AFGR64Opnd:{ *:[f64] }:$fs)</i></td></tr>
<tr><th id="24304">24304</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSQRT_D32_MM,</td></tr>
<tr><th id="24305">24305</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24306">24306</th><td>        <i>// GIR_Coverage, 1136,</i></td></tr>
<tr><th id="24307">24307</th><td>        GIR_Done,</td></tr>
<tr><th id="24308">24308</th><td>      <i>// Label 1508: @59919</i></td></tr>
<tr><th id="24309">24309</th><td>      GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1509*/</i> <var>59938</var>, <i>// Rule ID 1137 //</i></td></tr>
<tr><th id="24310">24310</th><td>        GIM_CheckFeatures, GIFBS_InMicroMips_IsFP64bit_IsNotSoftFloat,</td></tr>
<tr><th id="24311">24311</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="24312">24312</th><td>        GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::FGR64RegClassID,</td></tr>
<tr><th id="24313">24313</th><td>        <i>// (fsqrt:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs)  =&gt;  (FSQRT_D64_MM:{ *:[f64] } FGR64Opnd:{ *:[f64] }:$fs)</i></td></tr>
<tr><th id="24314">24314</th><td>        GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSQRT_D64_MM,</td></tr>
<tr><th id="24315">24315</th><td>        GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24316">24316</th><td>        <i>// GIR_Coverage, 1137,</i></td></tr>
<tr><th id="24317">24317</th><td>        GIR_Done,</td></tr>
<tr><th id="24318">24318</th><td>      <i>// Label 1509: @59938</i></td></tr>
<tr><th id="24319">24319</th><td>      GIM_Reject,</td></tr>
<tr><th id="24320">24320</th><td>    <i>// Label 1505: @59939</i></td></tr>
<tr><th id="24321">24321</th><td>    GIM_Reject,</td></tr>
<tr><th id="24322">24322</th><td>    <i>// Label 1499: @59940</i></td></tr>
<tr><th id="24323">24323</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1510*/</i> <var>59963</var>, <i>// Rule ID 745 //</i></td></tr>
<tr><th id="24324">24324</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="24325">24325</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="24326">24326</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="24327">24327</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="24328">24328</th><td>      <i>// (fsqrt:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws)  =&gt;  (FSQRT_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws)</i></td></tr>
<tr><th id="24329">24329</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSQRT_D,</td></tr>
<tr><th id="24330">24330</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24331">24331</th><td>      <i>// GIR_Coverage, 745,</i></td></tr>
<tr><th id="24332">24332</th><td>      GIR_Done,</td></tr>
<tr><th id="24333">24333</th><td>    <i>// Label 1510: @59963</i></td></tr>
<tr><th id="24334">24334</th><td>    GIM_Reject,</td></tr>
<tr><th id="24335">24335</th><td>    <i>// Label 1500: @59964</i></td></tr>
<tr><th id="24336">24336</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1511*/</i> <var>59987</var>, <i>// Rule ID 744 //</i></td></tr>
<tr><th id="24337">24337</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="24338">24338</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="24339">24339</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="24340">24340</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="24341">24341</th><td>      <i>// (fsqrt:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws)  =&gt;  (FSQRT_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws)</i></td></tr>
<tr><th id="24342">24342</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FSQRT_W,</td></tr>
<tr><th id="24343">24343</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24344">24344</th><td>      <i>// GIR_Coverage, 744,</i></td></tr>
<tr><th id="24345">24345</th><td>      GIR_Done,</td></tr>
<tr><th id="24346">24346</th><td>    <i>// Label 1511: @59987</i></td></tr>
<tr><th id="24347">24347</th><td>    GIM_Reject,</td></tr>
<tr><th id="24348">24348</th><td>    <i>// Label 1501: @59988</i></td></tr>
<tr><th id="24349">24349</th><td>    GIM_Reject,</td></tr>
<tr><th id="24350">24350</th><td>    <i>// Label 56: @59989</i></td></tr>
<tr><th id="24351">24351</th><td>    GIM_SwitchType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*[*/</i><var>4</var>, <var>7</var>, <i>/*)*/</i><i>/*default:*/</i><i>/*Label 1514*/</i> <var>60046</var>,</td></tr>
<tr><th id="24352">24352</th><td>    <i>/*GILLT_v2s64*/</i><i>/*Label 1512*/</i> <var>59998</var>, <var>0</var>,</td></tr>
<tr><th id="24353">24353</th><td>    <i>/*GILLT_v4s32*/</i><i>/*Label 1513*/</i> <var>60022</var>,</td></tr>
<tr><th id="24354">24354</th><td>    <i>// Label 1512: @59998</i></td></tr>
<tr><th id="24355">24355</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1515*/</i> <var>60021</var>, <i>// Rule ID 727 //</i></td></tr>
<tr><th id="24356">24356</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="24357">24357</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v2s64,</td></tr>
<tr><th id="24358">24358</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="24359">24359</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128DRegClassID,</td></tr>
<tr><th id="24360">24360</th><td>      <i>// (frint:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws)  =&gt;  (FRINT_D:{ *:[v2f64] } MSA128DOpnd:{ *:[v2f64] }:$ws)</i></td></tr>
<tr><th id="24361">24361</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FRINT_D,</td></tr>
<tr><th id="24362">24362</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24363">24363</th><td>      <i>// GIR_Coverage, 727,</i></td></tr>
<tr><th id="24364">24364</th><td>      GIR_Done,</td></tr>
<tr><th id="24365">24365</th><td>    <i>// Label 1515: @60021</i></td></tr>
<tr><th id="24366">24366</th><td>    GIM_Reject,</td></tr>
<tr><th id="24367">24367</th><td>    <i>// Label 1513: @60022</i></td></tr>
<tr><th id="24368">24368</th><td>    GIM_Try, <i>/*On fail goto*/</i><i>/*Label 1516*/</i> <var>60045</var>, <i>// Rule ID 726 //</i></td></tr>
<tr><th id="24369">24369</th><td>      GIM_CheckFeatures, GIFBS_HasMSA_HasStdEnc,</td></tr>
<tr><th id="24370">24370</th><td>      GIM_CheckType, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*Type*/</i>GILLT_v4s32,</td></tr>
<tr><th id="24371">24371</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>0</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="24372">24372</th><td>      GIM_CheckRegBankForClass, <i>/*MI*/</i><var>0</var>, <i>/*Op*/</i><var>1</var>, <i>/*RC*/</i>Mips::MSA128WRegClassID,</td></tr>
<tr><th id="24373">24373</th><td>      <i>// (frint:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws)  =&gt;  (FRINT_W:{ *:[v4f32] } MSA128WOpnd:{ *:[v4f32] }:$ws)</i></td></tr>
<tr><th id="24374">24374</th><td>      GIR_MutateOpcode, <i>/*InsnID*/</i><var>0</var>, <i>/*RecycleInsnID*/</i><var>0</var>, <i>/*Opcode*/</i>Mips::FRINT_W,</td></tr>
<tr><th id="24375">24375</th><td>      GIR_ConstrainSelectedInstOperands, <i>/*InsnID*/</i><var>0</var>,</td></tr>
<tr><th id="24376">24376</th><td>      <i>// GIR_Coverage, 726,</i></td></tr>
<tr><th id="24377">24377</th><td>      GIR_Done,</td></tr>
<tr><th id="24378">24378</th><td>    <i>// Label 1516: @60045</i></td></tr>
<tr><th id="24379">24379</th><td>    GIM_Reject,</td></tr>
<tr><th id="24380">24380</th><td>    <i>// Label 1514: @60046</i></td></tr>
<tr><th id="24381">24381</th><td>    GIM_Reject,</td></tr>
<tr><th id="24382">24382</th><td>    <i>// Label 57: @60047</i></td></tr>
<tr><th id="24383">24383</th><td>    GIM_Reject,</td></tr>
<tr><th id="24384">24384</th><td>    };</td></tr>
<tr><th id="24385">24385</th><td>  <b>return</b> MatchTable0;</td></tr>
<tr><th id="24386">24386</th><td>}</td></tr>
<tr><th id="24387">24387</th><td><u>#<span data-ppcond="33">endif</span> // ifdef GET_GLOBALISEL_IMPL</u></td></tr>
<tr><th id="24388">24388</th><td><u>#<span data-ppcond="24388">ifdef</span> <span class="macro" data-ref="_M/GET_GLOBALISEL_PREDICATES_DECL">GET_GLOBALISEL_PREDICATES_DECL</span></u></td></tr>
<tr><th id="24389">24389</th><td>PredicateBitset AvailableModuleFeatures;</td></tr>
<tr><th id="24390">24390</th><td><em>mutable</em> PredicateBitset AvailableFunctionFeatures;</td></tr>
<tr><th id="24391">24391</th><td>PredicateBitset getAvailableFeatures() <em>const</em> {</td></tr>
<tr><th id="24392">24392</th><td>  <b>return</b> AvailableModuleFeatures | AvailableFunctionFeatures;</td></tr>
<tr><th id="24393">24393</th><td>}</td></tr>
<tr><th id="24394">24394</th><td>PredicateBitset</td></tr>
<tr><th id="24395">24395</th><td>computeAvailableModuleFeatures(<em>const</em> MipsSubtarget *Subtarget) <em>const</em>;</td></tr>
<tr><th id="24396">24396</th><td>PredicateBitset</td></tr>
<tr><th id="24397">24397</th><td>computeAvailableFunctionFeatures(<em>const</em> MipsSubtarget *Subtarget,</td></tr>
<tr><th id="24398">24398</th><td>                                 <em>const</em> MachineFunction *MF) <em>const</em>;</td></tr>
<tr><th id="24399">24399</th><td><em>void</em> setupGeneratedPerFunctionState(MachineFunction &amp;MF) override;</td></tr>
<tr><th id="24400">24400</th><td><u>#<span data-ppcond="24388">endif</span> // ifdef GET_GLOBALISEL_PREDICATES_DECL</u></td></tr>
<tr><th id="24401">24401</th><td><u>#<span data-ppcond="24401">ifdef</span> <span class="macro" data-ref="_M/GET_GLOBALISEL_PREDICATES_INIT">GET_GLOBALISEL_PREDICATES_INIT</span></u></td></tr>
<tr><th id="24402">24402</th><td>AvailableModuleFeatures(computeAvailableModuleFeatures(&amp;STI)),</td></tr>
<tr><th id="24403">24403</th><td>AvailableFunctionFeatures()</td></tr>
<tr><th id="24404">24404</th><td><u>#<span data-ppcond="24401">endif</span> // ifdef GET_GLOBALISEL_PREDICATES_INIT</u></td></tr>
<tr><th id="24405">24405</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/Mips/MipsInstructionSelector.cpp.html'>llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>