
EXTI_example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000004d4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000594  0800059c  0001059c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000594  08000594  0001059c  2**0
                  CONTENTS
  4 .ARM          00000000  08000594  08000594  0001059c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000594  0800059c  0001059c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000594  08000594  00010594  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000598  08000598  00010598  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  0001059c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000002c  20000000  0800059c  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  0800059c  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0001059c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001464  00000000  00000000  000105c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000584  00000000  00000000  00011a28  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000001c8  00000000  00000000  00011fb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000180  00000000  00000000  00012178  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000b637  00000000  00000000  000122f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00001bc9  00000000  00000000  0001d92f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006bed6  00000000  00000000  0001f4f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0008b3ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000004f0  00000000  00000000  0008b44c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000000 	.word	0x20000000
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800057c 	.word	0x0800057c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000004 	.word	0x20000004
 8000104:	0800057c 	.word	0x0800057c

08000108 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000108:	b580      	push	{r7, lr}
 800010a:	b082      	sub	sp, #8
 800010c:	af00      	add	r7, sp, #0
 800010e:	0002      	movs	r2, r0
 8000110:	1dfb      	adds	r3, r7, #7
 8000112:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000114:	1dfb      	adds	r3, r7, #7
 8000116:	781b      	ldrb	r3, [r3, #0]
 8000118:	001a      	movs	r2, r3
 800011a:	231f      	movs	r3, #31
 800011c:	401a      	ands	r2, r3
 800011e:	4b04      	ldr	r3, [pc, #16]	; (8000130 <NVIC_EnableIRQ+0x28>)
 8000120:	2101      	movs	r1, #1
 8000122:	4091      	lsls	r1, r2
 8000124:	000a      	movs	r2, r1
 8000126:	601a      	str	r2, [r3, #0]
}
 8000128:	46c0      	nop			; (mov r8, r8)
 800012a:	46bd      	mov	sp, r7
 800012c:	b002      	add	sp, #8
 800012e:	bd80      	pop	{r7, pc}
 8000130:	e000e100 	.word	0xe000e100

08000134 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000134:	b590      	push	{r4, r7, lr}
 8000136:	b083      	sub	sp, #12
 8000138:	af00      	add	r7, sp, #0
 800013a:	0002      	movs	r2, r0
 800013c:	6039      	str	r1, [r7, #0]
 800013e:	1dfb      	adds	r3, r7, #7
 8000140:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8000142:	1dfb      	adds	r3, r7, #7
 8000144:	781b      	ldrb	r3, [r3, #0]
 8000146:	2b7f      	cmp	r3, #127	; 0x7f
 8000148:	d932      	bls.n	80001b0 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800014a:	4a2f      	ldr	r2, [pc, #188]	; (8000208 <NVIC_SetPriority+0xd4>)
 800014c:	1dfb      	adds	r3, r7, #7
 800014e:	781b      	ldrb	r3, [r3, #0]
 8000150:	0019      	movs	r1, r3
 8000152:	230f      	movs	r3, #15
 8000154:	400b      	ands	r3, r1
 8000156:	3b08      	subs	r3, #8
 8000158:	089b      	lsrs	r3, r3, #2
 800015a:	3306      	adds	r3, #6
 800015c:	009b      	lsls	r3, r3, #2
 800015e:	18d3      	adds	r3, r2, r3
 8000160:	3304      	adds	r3, #4
 8000162:	681b      	ldr	r3, [r3, #0]
 8000164:	1dfa      	adds	r2, r7, #7
 8000166:	7812      	ldrb	r2, [r2, #0]
 8000168:	0011      	movs	r1, r2
 800016a:	2203      	movs	r2, #3
 800016c:	400a      	ands	r2, r1
 800016e:	00d2      	lsls	r2, r2, #3
 8000170:	21ff      	movs	r1, #255	; 0xff
 8000172:	4091      	lsls	r1, r2
 8000174:	000a      	movs	r2, r1
 8000176:	43d2      	mvns	r2, r2
 8000178:	401a      	ands	r2, r3
 800017a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800017c:	683b      	ldr	r3, [r7, #0]
 800017e:	019b      	lsls	r3, r3, #6
 8000180:	22ff      	movs	r2, #255	; 0xff
 8000182:	401a      	ands	r2, r3
 8000184:	1dfb      	adds	r3, r7, #7
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	0018      	movs	r0, r3
 800018a:	2303      	movs	r3, #3
 800018c:	4003      	ands	r3, r0
 800018e:	00db      	lsls	r3, r3, #3
 8000190:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000192:	481d      	ldr	r0, [pc, #116]	; (8000208 <NVIC_SetPriority+0xd4>)
 8000194:	1dfb      	adds	r3, r7, #7
 8000196:	781b      	ldrb	r3, [r3, #0]
 8000198:	001c      	movs	r4, r3
 800019a:	230f      	movs	r3, #15
 800019c:	4023      	ands	r3, r4
 800019e:	3b08      	subs	r3, #8
 80001a0:	089b      	lsrs	r3, r3, #2
 80001a2:	430a      	orrs	r2, r1
 80001a4:	3306      	adds	r3, #6
 80001a6:	009b      	lsls	r3, r3, #2
 80001a8:	18c3      	adds	r3, r0, r3
 80001aa:	3304      	adds	r3, #4
 80001ac:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80001ae:	e027      	b.n	8000200 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80001b0:	4a16      	ldr	r2, [pc, #88]	; (800020c <NVIC_SetPriority+0xd8>)
 80001b2:	1dfb      	adds	r3, r7, #7
 80001b4:	781b      	ldrb	r3, [r3, #0]
 80001b6:	b25b      	sxtb	r3, r3
 80001b8:	089b      	lsrs	r3, r3, #2
 80001ba:	33c0      	adds	r3, #192	; 0xc0
 80001bc:	009b      	lsls	r3, r3, #2
 80001be:	589b      	ldr	r3, [r3, r2]
 80001c0:	1dfa      	adds	r2, r7, #7
 80001c2:	7812      	ldrb	r2, [r2, #0]
 80001c4:	0011      	movs	r1, r2
 80001c6:	2203      	movs	r2, #3
 80001c8:	400a      	ands	r2, r1
 80001ca:	00d2      	lsls	r2, r2, #3
 80001cc:	21ff      	movs	r1, #255	; 0xff
 80001ce:	4091      	lsls	r1, r2
 80001d0:	000a      	movs	r2, r1
 80001d2:	43d2      	mvns	r2, r2
 80001d4:	401a      	ands	r2, r3
 80001d6:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80001d8:	683b      	ldr	r3, [r7, #0]
 80001da:	019b      	lsls	r3, r3, #6
 80001dc:	22ff      	movs	r2, #255	; 0xff
 80001de:	401a      	ands	r2, r3
 80001e0:	1dfb      	adds	r3, r7, #7
 80001e2:	781b      	ldrb	r3, [r3, #0]
 80001e4:	0018      	movs	r0, r3
 80001e6:	2303      	movs	r3, #3
 80001e8:	4003      	ands	r3, r0
 80001ea:	00db      	lsls	r3, r3, #3
 80001ec:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80001ee:	4807      	ldr	r0, [pc, #28]	; (800020c <NVIC_SetPriority+0xd8>)
 80001f0:	1dfb      	adds	r3, r7, #7
 80001f2:	781b      	ldrb	r3, [r3, #0]
 80001f4:	b25b      	sxtb	r3, r3
 80001f6:	089b      	lsrs	r3, r3, #2
 80001f8:	430a      	orrs	r2, r1
 80001fa:	33c0      	adds	r3, #192	; 0xc0
 80001fc:	009b      	lsls	r3, r3, #2
 80001fe:	501a      	str	r2, [r3, r0]
}
 8000200:	46c0      	nop			; (mov r8, r8)
 8000202:	46bd      	mov	sp, r7
 8000204:	b003      	add	sp, #12
 8000206:	bd90      	pop	{r4, r7, pc}
 8000208:	e000ed00 	.word	0xe000ed00
 800020c:	e000e100 	.word	0xe000e100

08000210 <TIM6_DAC_IRQHandler>:
#define Toggle_Blue_Led		(GPIOB->ODR ^= GPIO_IDR_ID1_Msk)

//--- Global Variables
int user_bt_count=0, count=0, flag_EXTI=0;

void TIM6_DAC_IRQHandler(void){
 8000210:	b580      	push	{r7, lr}
 8000212:	af00      	add	r7, sp, #0
	if(TIM6->SR == 0x01){
 8000214:	4b22      	ldr	r3, [pc, #136]	; (80002a0 <TIM6_DAC_IRQHandler+0x90>)
 8000216:	691b      	ldr	r3, [r3, #16]
 8000218:	2b01      	cmp	r3, #1
 800021a:	d13e      	bne.n	800029a <TIM6_DAC_IRQHandler+0x8a>
		TIM6->SR &= ~TIM_SR_UIF;	//Clear timer interrupt flag
 800021c:	4b20      	ldr	r3, [pc, #128]	; (80002a0 <TIM6_DAC_IRQHandler+0x90>)
 800021e:	691a      	ldr	r2, [r3, #16]
 8000220:	4b1f      	ldr	r3, [pc, #124]	; (80002a0 <TIM6_DAC_IRQHandler+0x90>)
 8000222:	2101      	movs	r1, #1
 8000224:	438a      	bics	r2, r1
 8000226:	611a      	str	r2, [r3, #16]
		count++;
 8000228:	4b1e      	ldr	r3, [pc, #120]	; (80002a4 <TIM6_DAC_IRQHandler+0x94>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	1c5a      	adds	r2, r3, #1
 800022e:	4b1d      	ldr	r3, [pc, #116]	; (80002a4 <TIM6_DAC_IRQHandler+0x94>)
 8000230:	601a      	str	r2, [r3, #0]
		if(count==100){
 8000232:	4b1c      	ldr	r3, [pc, #112]	; (80002a4 <TIM6_DAC_IRQHandler+0x94>)
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	2b64      	cmp	r3, #100	; 0x64
 8000238:	d108      	bne.n	800024c <TIM6_DAC_IRQHandler+0x3c>
			Toggle_Red_Led;
 800023a:	4b1b      	ldr	r3, [pc, #108]	; (80002a8 <TIM6_DAC_IRQHandler+0x98>)
 800023c:	695a      	ldr	r2, [r3, #20]
 800023e:	4b1a      	ldr	r3, [pc, #104]	; (80002a8 <TIM6_DAC_IRQHandler+0x98>)
 8000240:	2101      	movs	r1, #1
 8000242:	404a      	eors	r2, r1
 8000244:	615a      	str	r2, [r3, #20]
			count=0;
 8000246:	4b17      	ldr	r3, [pc, #92]	; (80002a4 <TIM6_DAC_IRQHandler+0x94>)
 8000248:	2200      	movs	r2, #0
 800024a:	601a      	str	r2, [r3, #0]
		}
		if(flag_EXTI){										//if there was an EXTI int
 800024c:	4b17      	ldr	r3, [pc, #92]	; (80002ac <TIM6_DAC_IRQHandler+0x9c>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	2b00      	cmp	r3, #0
 8000252:	d01f      	beq.n	8000294 <TIM6_DAC_IRQHandler+0x84>
			user_bt_count++;								//counts up to 50 (50 ms)
 8000254:	4b16      	ldr	r3, [pc, #88]	; (80002b0 <TIM6_DAC_IRQHandler+0xa0>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	1c5a      	adds	r2, r3, #1
 800025a:	4b15      	ldr	r3, [pc, #84]	; (80002b0 <TIM6_DAC_IRQHandler+0xa0>)
 800025c:	601a      	str	r2, [r3, #0]
			if(user_bt_count==50){
 800025e:	4b14      	ldr	r3, [pc, #80]	; (80002b0 <TIM6_DAC_IRQHandler+0xa0>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	2b32      	cmp	r3, #50	; 0x32
 8000264:	d107      	bne.n	8000276 <TIM6_DAC_IRQHandler+0x66>
				Toggle_Green_Led;
 8000266:	23a0      	movs	r3, #160	; 0xa0
 8000268:	05db      	lsls	r3, r3, #23
 800026a:	695a      	ldr	r2, [r3, #20]
 800026c:	23a0      	movs	r3, #160	; 0xa0
 800026e:	05db      	lsls	r3, r3, #23
 8000270:	2180      	movs	r1, #128	; 0x80
 8000272:	404a      	eors	r2, r1
 8000274:	615a      	str	r2, [r3, #20]

			}
			if((user_bt_count>=50) && (!USR_BT_PRESS)){		//if the led has been toggled and we released the button
 8000276:	4b0e      	ldr	r3, [pc, #56]	; (80002b0 <TIM6_DAC_IRQHandler+0xa0>)
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	2b31      	cmp	r3, #49	; 0x31
 800027c:	dd0d      	ble.n	800029a <TIM6_DAC_IRQHandler+0x8a>
 800027e:	23a0      	movs	r3, #160	; 0xa0
 8000280:	05db      	lsls	r3, r3, #23
 8000282:	691a      	ldr	r2, [r3, #16]
 8000284:	2380      	movs	r3, #128	; 0x80
 8000286:	00db      	lsls	r3, r3, #3
 8000288:	4013      	ands	r3, r2
 800028a:	d006      	beq.n	800029a <TIM6_DAC_IRQHandler+0x8a>
				flag_EXTI=0;								//clears flag
 800028c:	4b07      	ldr	r3, [pc, #28]	; (80002ac <TIM6_DAC_IRQHandler+0x9c>)
 800028e:	2200      	movs	r2, #0
 8000290:	601a      	str	r2, [r3, #0]
		}
		else{
			user_bt_count=0;
		}
	}
}
 8000292:	e002      	b.n	800029a <TIM6_DAC_IRQHandler+0x8a>
			user_bt_count=0;
 8000294:	4b06      	ldr	r3, [pc, #24]	; (80002b0 <TIM6_DAC_IRQHandler+0xa0>)
 8000296:	2200      	movs	r2, #0
 8000298:	601a      	str	r2, [r3, #0]
}
 800029a:	46c0      	nop			; (mov r8, r8)
 800029c:	46bd      	mov	sp, r7
 800029e:	bd80      	pop	{r7, pc}
 80002a0:	40001000 	.word	0x40001000
 80002a4:	20000020 	.word	0x20000020
 80002a8:	50000400 	.word	0x50000400
 80002ac:	20000024 	.word	0x20000024
 80002b0:	2000001c 	.word	0x2000001c

080002b4 <EXTI4_15_IRQHandler>:

void EXTI4_15_IRQHandler (void){
 80002b4:	b580      	push	{r7, lr}
 80002b6:	af00      	add	r7, sp, #0
	if(EXTI->PR == 0x0400){			//if there's EXTI interrupt
 80002b8:	4b09      	ldr	r3, [pc, #36]	; (80002e0 <EXTI4_15_IRQHandler+0x2c>)
 80002ba:	695a      	ldr	r2, [r3, #20]
 80002bc:	2380      	movs	r3, #128	; 0x80
 80002be:	00db      	lsls	r3, r3, #3
 80002c0:	429a      	cmp	r2, r3
 80002c2:	d109      	bne.n	80002d8 <EXTI4_15_IRQHandler+0x24>
		flag_EXTI=1;				//sets aux flag
 80002c4:	4b07      	ldr	r3, [pc, #28]	; (80002e4 <EXTI4_15_IRQHandler+0x30>)
 80002c6:	2201      	movs	r2, #1
 80002c8:	601a      	str	r2, [r3, #0]
		EXTI->PR |= EXTI_PR_PIF10;	//clears the EXTI flag
 80002ca:	4b05      	ldr	r3, [pc, #20]	; (80002e0 <EXTI4_15_IRQHandler+0x2c>)
 80002cc:	695a      	ldr	r2, [r3, #20]
 80002ce:	4b04      	ldr	r3, [pc, #16]	; (80002e0 <EXTI4_15_IRQHandler+0x2c>)
 80002d0:	2180      	movs	r1, #128	; 0x80
 80002d2:	00c9      	lsls	r1, r1, #3
 80002d4:	430a      	orrs	r2, r1
 80002d6:	615a      	str	r2, [r3, #20]
	}
}
 80002d8:	46c0      	nop			; (mov r8, r8)
 80002da:	46bd      	mov	sp, r7
 80002dc:	bd80      	pop	{r7, pc}
 80002de:	46c0      	nop			; (mov r8, r8)
 80002e0:	40010400 	.word	0x40010400
 80002e4:	20000024 	.word	0x20000024

080002e8 <main>:

int main (void){
 80002e8:	b580      	push	{r7, lr}
 80002ea:	af00      	add	r7, sp, #0
	//------ Clock init
	//--- GPIO Clock init
	RCC->IOPENR 	|= RCC_IOPENR_GPIOAEN;
 80002ec:	4b43      	ldr	r3, [pc, #268]	; (80003fc <main+0x114>)
 80002ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80002f0:	4b42      	ldr	r3, [pc, #264]	; (80003fc <main+0x114>)
 80002f2:	2101      	movs	r1, #1
 80002f4:	430a      	orrs	r2, r1
 80002f6:	62da      	str	r2, [r3, #44]	; 0x2c
	RCC->IOPENR 	|= RCC_IOPENR_GPIOBEN;
 80002f8:	4b40      	ldr	r3, [pc, #256]	; (80003fc <main+0x114>)
 80002fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80002fc:	4b3f      	ldr	r3, [pc, #252]	; (80003fc <main+0x114>)
 80002fe:	2102      	movs	r1, #2
 8000300:	430a      	orrs	r2, r1
 8000302:	62da      	str	r2, [r3, #44]	; 0x2c
	//--- TIM6 Clock init
	RCC->APB1ENR 	|= RCC_APB1ENR_TIM6EN;
 8000304:	4b3d      	ldr	r3, [pc, #244]	; (80003fc <main+0x114>)
 8000306:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000308:	4b3c      	ldr	r3, [pc, #240]	; (80003fc <main+0x114>)
 800030a:	2110      	movs	r1, #16
 800030c:	430a      	orrs	r2, r1
 800030e:	639a      	str	r2, [r3, #56]	; 0x38

	//------ GPIO init
	//--- LEDs config
	//Green
	GPIOA->MODER 	&= ~GPIO_MODER_MODE7_1;	//Set GPIOA pin 7 as output
 8000310:	23a0      	movs	r3, #160	; 0xa0
 8000312:	05db      	lsls	r3, r3, #23
 8000314:	681a      	ldr	r2, [r3, #0]
 8000316:	23a0      	movs	r3, #160	; 0xa0
 8000318:	05db      	lsls	r3, r3, #23
 800031a:	4939      	ldr	r1, [pc, #228]	; (8000400 <main+0x118>)
 800031c:	400a      	ands	r2, r1
 800031e:	601a      	str	r2, [r3, #0]
	GPIOA->BSRR 	|= GPIO_BSRR_BR_7;		//Set pin to low
 8000320:	23a0      	movs	r3, #160	; 0xa0
 8000322:	05db      	lsls	r3, r3, #23
 8000324:	699a      	ldr	r2, [r3, #24]
 8000326:	23a0      	movs	r3, #160	; 0xa0
 8000328:	05db      	lsls	r3, r3, #23
 800032a:	2180      	movs	r1, #128	; 0x80
 800032c:	0409      	lsls	r1, r1, #16
 800032e:	430a      	orrs	r2, r1
 8000330:	619a      	str	r2, [r3, #24]
	//Blue
	GPIOB->MODER	= GPIO_MODER_MODE1_0;	//Set GPIOB pin 1 as output
 8000332:	4b34      	ldr	r3, [pc, #208]	; (8000404 <main+0x11c>)
 8000334:	2204      	movs	r2, #4
 8000336:	601a      	str	r2, [r3, #0]
	GPIOB->BSRR		|= GPIO_BSRR_BR_1;		//Set pin to low
 8000338:	4b32      	ldr	r3, [pc, #200]	; (8000404 <main+0x11c>)
 800033a:	699a      	ldr	r2, [r3, #24]
 800033c:	4b31      	ldr	r3, [pc, #196]	; (8000404 <main+0x11c>)
 800033e:	2180      	movs	r1, #128	; 0x80
 8000340:	0289      	lsls	r1, r1, #10
 8000342:	430a      	orrs	r2, r1
 8000344:	619a      	str	r2, [r3, #24]
	//Red
	GPIOB->MODER	|= GPIO_MODER_MODE0_0;	//Set GPIOB pin 0 as outuput
 8000346:	4b2f      	ldr	r3, [pc, #188]	; (8000404 <main+0x11c>)
 8000348:	681a      	ldr	r2, [r3, #0]
 800034a:	4b2e      	ldr	r3, [pc, #184]	; (8000404 <main+0x11c>)
 800034c:	2101      	movs	r1, #1
 800034e:	430a      	orrs	r2, r1
 8000350:	601a      	str	r2, [r3, #0]
	GPIOB->BSRR		|= GPIO_BSRR_BR_0;		//Set pin to low
 8000352:	4b2c      	ldr	r3, [pc, #176]	; (8000404 <main+0x11c>)
 8000354:	699a      	ldr	r2, [r3, #24]
 8000356:	4b2b      	ldr	r3, [pc, #172]	; (8000404 <main+0x11c>)
 8000358:	2180      	movs	r1, #128	; 0x80
 800035a:	0249      	lsls	r1, r1, #9
 800035c:	430a      	orrs	r2, r1
 800035e:	619a      	str	r2, [r3, #24]

	//--- Buttons config
	//User button
	GPIOA->MODER	&= ~GPIO_MODER_MODE10_1;
 8000360:	23a0      	movs	r3, #160	; 0xa0
 8000362:	05db      	lsls	r3, r3, #23
 8000364:	681a      	ldr	r2, [r3, #0]
 8000366:	23a0      	movs	r3, #160	; 0xa0
 8000368:	05db      	lsls	r3, r3, #23
 800036a:	4927      	ldr	r1, [pc, #156]	; (8000408 <main+0x120>)
 800036c:	400a      	ands	r2, r1
 800036e:	601a      	str	r2, [r3, #0]
	GPIOA->MODER	&= ~GPIO_MODER_MODE10_0;	//Set GPIOB pin 10 as input
 8000370:	23a0      	movs	r3, #160	; 0xa0
 8000372:	05db      	lsls	r3, r3, #23
 8000374:	681a      	ldr	r2, [r3, #0]
 8000376:	23a0      	movs	r3, #160	; 0xa0
 8000378:	05db      	lsls	r3, r3, #23
 800037a:	4924      	ldr	r1, [pc, #144]	; (800040c <main+0x124>)
 800037c:	400a      	ands	r2, r1
 800037e:	601a      	str	r2, [r3, #0]
	GPIOA->PUPDR	|= GPIO_PUPDR_PUPD10_0;		//GPIO pin 10 has a pull-up
 8000380:	23a0      	movs	r3, #160	; 0xa0
 8000382:	05db      	lsls	r3, r3, #23
 8000384:	68da      	ldr	r2, [r3, #12]
 8000386:	23a0      	movs	r3, #160	; 0xa0
 8000388:	05db      	lsls	r3, r3, #23
 800038a:	2180      	movs	r1, #128	; 0x80
 800038c:	0349      	lsls	r1, r1, #13
 800038e:	430a      	orrs	r2, r1
 8000390:	60da      	str	r2, [r3, #12]

	//------ TIMER init
	//--- TIM6 config
	TIM6->DIER 		|= TIM_DIER_UIE;	//Enable interrupt
 8000392:	4b1f      	ldr	r3, [pc, #124]	; (8000410 <main+0x128>)
 8000394:	68da      	ldr	r2, [r3, #12]
 8000396:	4b1e      	ldr	r3, [pc, #120]	; (8000410 <main+0x128>)
 8000398:	2101      	movs	r1, #1
 800039a:	430a      	orrs	r2, r1
 800039c:	60da      	str	r2, [r3, #12]
	TIM6->PSC = 209;					//timer prescaler
 800039e:	4b1c      	ldr	r3, [pc, #112]	; (8000410 <main+0x128>)
 80003a0:	22d1      	movs	r2, #209	; 0xd1
 80003a2:	629a      	str	r2, [r3, #40]	; 0x28
	TIM6->ARR = 9;						//counter counts up to
 80003a4:	4b1a      	ldr	r3, [pc, #104]	; (8000410 <main+0x128>)
 80003a6:	2209      	movs	r2, #9
 80003a8:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM6->EGR 		|= TIM_EGR_UG;		//Update registers values
 80003aa:	4b19      	ldr	r3, [pc, #100]	; (8000410 <main+0x128>)
 80003ac:	695a      	ldr	r2, [r3, #20]
 80003ae:	4b18      	ldr	r3, [pc, #96]	; (8000410 <main+0x128>)
 80003b0:	2101      	movs	r1, #1
 80003b2:	430a      	orrs	r2, r1
 80003b4:	615a      	str	r2, [r3, #20]
	//Enables IRQ and IRQ priority
	NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80003b6:	2011      	movs	r0, #17
 80003b8:	f7ff fea6 	bl	8000108 <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM6_DAC_IRQn, 0);
 80003bc:	2100      	movs	r1, #0
 80003be:	2011      	movs	r0, #17
 80003c0:	f7ff feb8 	bl	8000134 <NVIC_SetPriority>
	TIM6->CR1 		|= TIM_CR1_CEN;		//enables the counter
 80003c4:	4b12      	ldr	r3, [pc, #72]	; (8000410 <main+0x128>)
 80003c6:	681a      	ldr	r2, [r3, #0]
 80003c8:	4b11      	ldr	r3, [pc, #68]	; (8000410 <main+0x128>)
 80003ca:	2101      	movs	r1, #1
 80003cc:	430a      	orrs	r2, r1
 80003ce:	601a      	str	r2, [r3, #0]

	//----- EXTI init
	EXTI->IMR	|= EXTI_IMR_IM10;
 80003d0:	4b10      	ldr	r3, [pc, #64]	; (8000414 <main+0x12c>)
 80003d2:	681a      	ldr	r2, [r3, #0]
 80003d4:	4b0f      	ldr	r3, [pc, #60]	; (8000414 <main+0x12c>)
 80003d6:	2180      	movs	r1, #128	; 0x80
 80003d8:	00c9      	lsls	r1, r1, #3
 80003da:	430a      	orrs	r2, r1
 80003dc:	601a      	str	r2, [r3, #0]
	EXTI->FTSR	|= EXTI_FTSR_FT10;
 80003de:	4b0d      	ldr	r3, [pc, #52]	; (8000414 <main+0x12c>)
 80003e0:	68da      	ldr	r2, [r3, #12]
 80003e2:	4b0c      	ldr	r3, [pc, #48]	; (8000414 <main+0x12c>)
 80003e4:	2180      	movs	r1, #128	; 0x80
 80003e6:	00c9      	lsls	r1, r1, #3
 80003e8:	430a      	orrs	r2, r1
 80003ea:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ(EXTI4_15_IRQn);
 80003ec:	2007      	movs	r0, #7
 80003ee:	f7ff fe8b 	bl	8000108 <NVIC_EnableIRQ>
	NVIC_SetPriority(EXTI4_15_IRQn, 0);
 80003f2:	2100      	movs	r1, #0
 80003f4:	2007      	movs	r0, #7
 80003f6:	f7ff fe9d 	bl	8000134 <NVIC_SetPriority>

	while(1){
 80003fa:	e7fe      	b.n	80003fa <main+0x112>
 80003fc:	40021000 	.word	0x40021000
 8000400:	ffff7fff 	.word	0xffff7fff
 8000404:	50000400 	.word	0x50000400
 8000408:	ffdfffff 	.word	0xffdfffff
 800040c:	ffefffff 	.word	0xffefffff
 8000410:	40001000 	.word	0x40001000
 8000414:	40010400 	.word	0x40010400

08000418 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800041c:	46c0      	nop			; (mov r8, r8)
 800041e:	46bd      	mov	sp, r7
 8000420:	bd80      	pop	{r7, pc}

08000422 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000422:	b580      	push	{r7, lr}
 8000424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000426:	e7fe      	b.n	8000426 <HardFault_Handler+0x4>

08000428 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800042c:	46c0      	nop			; (mov r8, r8)
 800042e:	46bd      	mov	sp, r7
 8000430:	bd80      	pop	{r7, pc}

08000432 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000432:	b580      	push	{r7, lr}
 8000434:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	46bd      	mov	sp, r7
 800043a:	bd80      	pop	{r7, pc}

0800043c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000440:	f000 f86c 	bl	800051c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000444:	46c0      	nop			; (mov r8, r8)
 8000446:	46bd      	mov	sp, r7
 8000448:	bd80      	pop	{r7, pc}
	...

0800044c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8000450:	4b17      	ldr	r3, [pc, #92]	; (80004b0 <SystemInit+0x64>)
 8000452:	681a      	ldr	r2, [r3, #0]
 8000454:	4b16      	ldr	r3, [pc, #88]	; (80004b0 <SystemInit+0x64>)
 8000456:	2180      	movs	r1, #128	; 0x80
 8000458:	0049      	lsls	r1, r1, #1
 800045a:	430a      	orrs	r2, r1
 800045c:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 800045e:	4b14      	ldr	r3, [pc, #80]	; (80004b0 <SystemInit+0x64>)
 8000460:	68da      	ldr	r2, [r3, #12]
 8000462:	4b13      	ldr	r3, [pc, #76]	; (80004b0 <SystemInit+0x64>)
 8000464:	4913      	ldr	r1, [pc, #76]	; (80004b4 <SystemInit+0x68>)
 8000466:	400a      	ands	r2, r1
 8000468:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 800046a:	4b11      	ldr	r3, [pc, #68]	; (80004b0 <SystemInit+0x64>)
 800046c:	681a      	ldr	r2, [r3, #0]
 800046e:	4b10      	ldr	r3, [pc, #64]	; (80004b0 <SystemInit+0x64>)
 8000470:	4911      	ldr	r1, [pc, #68]	; (80004b8 <SystemInit+0x6c>)
 8000472:	400a      	ands	r2, r1
 8000474:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000476:	4b0e      	ldr	r3, [pc, #56]	; (80004b0 <SystemInit+0x64>)
 8000478:	689a      	ldr	r2, [r3, #8]
 800047a:	4b0d      	ldr	r3, [pc, #52]	; (80004b0 <SystemInit+0x64>)
 800047c:	2101      	movs	r1, #1
 800047e:	438a      	bics	r2, r1
 8000480:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8000482:	4b0b      	ldr	r3, [pc, #44]	; (80004b0 <SystemInit+0x64>)
 8000484:	681a      	ldr	r2, [r3, #0]
 8000486:	4b0a      	ldr	r3, [pc, #40]	; (80004b0 <SystemInit+0x64>)
 8000488:	490c      	ldr	r1, [pc, #48]	; (80004bc <SystemInit+0x70>)
 800048a:	400a      	ands	r2, r1
 800048c:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 800048e:	4b08      	ldr	r3, [pc, #32]	; (80004b0 <SystemInit+0x64>)
 8000490:	68da      	ldr	r2, [r3, #12]
 8000492:	4b07      	ldr	r3, [pc, #28]	; (80004b0 <SystemInit+0x64>)
 8000494:	490a      	ldr	r1, [pc, #40]	; (80004c0 <SystemInit+0x74>)
 8000496:	400a      	ands	r2, r1
 8000498:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800049a:	4b05      	ldr	r3, [pc, #20]	; (80004b0 <SystemInit+0x64>)
 800049c:	2200      	movs	r2, #0
 800049e:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80004a0:	4b08      	ldr	r3, [pc, #32]	; (80004c4 <SystemInit+0x78>)
 80004a2:	2280      	movs	r2, #128	; 0x80
 80004a4:	0512      	lsls	r2, r2, #20
 80004a6:	609a      	str	r2, [r3, #8]
#endif
}
 80004a8:	46c0      	nop			; (mov r8, r8)
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	46c0      	nop			; (mov r8, r8)
 80004b0:	40021000 	.word	0x40021000
 80004b4:	88ff400c 	.word	0x88ff400c
 80004b8:	fef6fff6 	.word	0xfef6fff6
 80004bc:	fffbffff 	.word	0xfffbffff
 80004c0:	ff02ffff 	.word	0xff02ffff
 80004c4:	e000ed00 	.word	0xe000ed00

080004c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 80004c8:	480d      	ldr	r0, [pc, #52]	; (8000500 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80004ca:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80004cc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80004ce:	e003      	b.n	80004d8 <LoopCopyDataInit>

080004d0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80004d0:	4b0c      	ldr	r3, [pc, #48]	; (8000504 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 80004d2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80004d4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80004d6:	3104      	adds	r1, #4

080004d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 80004d8:	480b      	ldr	r0, [pc, #44]	; (8000508 <LoopForever+0xa>)
  ldr  r3, =_edata
 80004da:	4b0c      	ldr	r3, [pc, #48]	; (800050c <LoopForever+0xe>)
  adds  r2, r0, r1
 80004dc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80004de:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80004e0:	d3f6      	bcc.n	80004d0 <CopyDataInit>
  ldr  r2, =_sbss
 80004e2:	4a0b      	ldr	r2, [pc, #44]	; (8000510 <LoopForever+0x12>)
  b  LoopFillZerobss
 80004e4:	e002      	b.n	80004ec <LoopFillZerobss>

080004e6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 80004e6:	2300      	movs	r3, #0
  str  r3, [r2]
 80004e8:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004ea:	3204      	adds	r2, #4

080004ec <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 80004ec:	4b09      	ldr	r3, [pc, #36]	; (8000514 <LoopForever+0x16>)
  cmp  r2, r3
 80004ee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80004f0:	d3f9      	bcc.n	80004e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80004f2:	f7ff ffab 	bl	800044c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80004f6:	f000 f81d 	bl	8000534 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80004fa:	f7ff fef5 	bl	80002e8 <main>

080004fe <LoopForever>:

LoopForever:
    b LoopForever
 80004fe:	e7fe      	b.n	80004fe <LoopForever>
  ldr   r0, =_estack
 8000500:	20002000 	.word	0x20002000
  ldr  r3, =_sidata
 8000504:	0800059c 	.word	0x0800059c
  ldr  r0, =_sdata
 8000508:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800050c:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 8000510:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 8000514:	2000002c 	.word	0x2000002c

08000518 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000518:	e7fe      	b.n	8000518 <ADC1_COMP_IRQHandler>
	...

0800051c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
  uwTick++;
 8000520:	4b03      	ldr	r3, [pc, #12]	; (8000530 <HAL_IncTick+0x14>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	1c5a      	adds	r2, r3, #1
 8000526:	4b02      	ldr	r3, [pc, #8]	; (8000530 <HAL_IncTick+0x14>)
 8000528:	601a      	str	r2, [r3, #0]
}
 800052a:	46c0      	nop			; (mov r8, r8)
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}
 8000530:	20000028 	.word	0x20000028

08000534 <__libc_init_array>:
 8000534:	b570      	push	{r4, r5, r6, lr}
 8000536:	2600      	movs	r6, #0
 8000538:	4d0c      	ldr	r5, [pc, #48]	; (800056c <__libc_init_array+0x38>)
 800053a:	4c0d      	ldr	r4, [pc, #52]	; (8000570 <__libc_init_array+0x3c>)
 800053c:	1b64      	subs	r4, r4, r5
 800053e:	10a4      	asrs	r4, r4, #2
 8000540:	42a6      	cmp	r6, r4
 8000542:	d109      	bne.n	8000558 <__libc_init_array+0x24>
 8000544:	2600      	movs	r6, #0
 8000546:	f000 f819 	bl	800057c <_init>
 800054a:	4d0a      	ldr	r5, [pc, #40]	; (8000574 <__libc_init_array+0x40>)
 800054c:	4c0a      	ldr	r4, [pc, #40]	; (8000578 <__libc_init_array+0x44>)
 800054e:	1b64      	subs	r4, r4, r5
 8000550:	10a4      	asrs	r4, r4, #2
 8000552:	42a6      	cmp	r6, r4
 8000554:	d105      	bne.n	8000562 <__libc_init_array+0x2e>
 8000556:	bd70      	pop	{r4, r5, r6, pc}
 8000558:	00b3      	lsls	r3, r6, #2
 800055a:	58eb      	ldr	r3, [r5, r3]
 800055c:	4798      	blx	r3
 800055e:	3601      	adds	r6, #1
 8000560:	e7ee      	b.n	8000540 <__libc_init_array+0xc>
 8000562:	00b3      	lsls	r3, r6, #2
 8000564:	58eb      	ldr	r3, [r5, r3]
 8000566:	4798      	blx	r3
 8000568:	3601      	adds	r6, #1
 800056a:	e7f2      	b.n	8000552 <__libc_init_array+0x1e>
 800056c:	08000594 	.word	0x08000594
 8000570:	08000594 	.word	0x08000594
 8000574:	08000594 	.word	0x08000594
 8000578:	08000598 	.word	0x08000598

0800057c <_init>:
 800057c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800057e:	46c0      	nop			; (mov r8, r8)
 8000580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000582:	bc08      	pop	{r3}
 8000584:	469e      	mov	lr, r3
 8000586:	4770      	bx	lr

08000588 <_fini>:
 8000588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800058a:	46c0      	nop			; (mov r8, r8)
 800058c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800058e:	bc08      	pop	{r3}
 8000590:	469e      	mov	lr, r3
 8000592:	4770      	bx	lr
