INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/tbjsq/tbjsq.srcs/sources_1/new/tbjsq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbjsq
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/17727/Desktop/VivadoArea/tbjsq/tbjsq.srcs/sources_1/new/tbjsq.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/tbjsq/tbjsq.srcs/sim_1/new/tbjsq_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbjsq_sim
