static void CVE_2009_1389_VULN_rtl_hw_start_8169(struct net_device *dev)
{

	struct rtl8169_private *type2Clone_1 = netdev_priv(dev);
	void __iomem *ioaddr = type2Clone_1->mmio_addr;
	struct pci_dev *pdev = type2Clone_1->pci_dev;

	if (type2Clone_1->mac_version == RTL_GIGA_MAC_VER_05) {
		RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) | PCIMulRW);
		pci_write_config_byte(pdev, PCI_CACHE_LINE_SIZE, 0x08);
	}

	RTL_W8(Cfg9346, Cfg9346_Unlock);
	if ((type2Clone_1->mac_version == RTL_GIGA_MAC_VER_01) ||
	    (type2Clone_1->mac_version == RTL_GIGA_MAC_VER_02) ||
	    (type2Clone_1->mac_version == RTL_GIGA_MAC_VER_03) ||
	    (type2Clone_1->mac_version == RTL_GIGA_MAC_VER_04))
		RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);

	RTL_W8(EarlyTxThres, EarlyTxThld);

	rtl_set_rx_max_size(ioaddr);

	if ((type2Clone_1->mac_version == RTL_GIGA_MAC_VER_01) ||
	    (type2Clone_1->mac_version == RTL_GIGA_MAC_VER_02) ||
	    (type2Clone_1->mac_version == RTL_GIGA_MAC_VER_03) ||
	    (type2Clone_1->mac_version == RTL_GIGA_MAC_VER_04))
		rtl_set_rx_tx_config_registers(type2Clone_1);

	type2Clone_1->cp_cmd |= rtl_rw_cpluscmd(ioaddr) | PCIMulRW;

	if ((type2Clone_1->mac_version == RTL_GIGA_MAC_VER_02) ||
	    (type2Clone_1->mac_version == RTL_GIGA_MAC_VER_03)) {
		dprintk("Set MAC Reg C+CR Offset 0xE0. "
			"Bit-3 and bit-14 MUST be 1\n");
		type2Clone_1->cp_cmd |= (1 << 14);
	}

	RTL_W16(CPlusCmd, type2Clone_1->cp_cmd);

	rtl8169_set_magic_reg(ioaddr, type2Clone_1->mac_version);

	/*
	 * Undocumented corner. Supposedly:
	 * (TxTimer << 12) | (TxPackets << 8) | (RxTimer << 4) | RxPackets
	 */
	RTL_W16(IntrMitigate, 0x0000);

	rtl_set_rx_tx_desc_registers(type2Clone_1, ioaddr);

	if ((type2Clone_1->mac_version != RTL_GIGA_MAC_VER_01) &&
	    (type2Clone_1->mac_version != RTL_GIGA_MAC_VER_02) &&
	    (type2Clone_1->mac_version != RTL_GIGA_MAC_VER_03) &&
	    (type2Clone_1->mac_version != RTL_GIGA_MAC_VER_04)) {
		RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb);
		rtl_set_rx_tx_config_registers(type2Clone_1);
	}

	RTL_W8(Cfg9346, Cfg9346_Lock);

	/* Initially a 10 us delay. Turned it into a PCI commit. - FR */
	RTL_R8(IntrMask);

	RTL_W32(RxMissed, 0);

	rtl_set_rx_mode(dev);

	/* no early-rx interrupts */
	RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000);

	/* Enable all known interrupts by setting the interrupt mask. */
	RTL_W16(IntrMask, type2Clone_1->intr_event);

}