-- VHDL for IBM SMS ALD page 12.30.02.1
-- Title: 2ND AND 3RD SCAN LATCHES-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/8/2020 10:08:01 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_30_02_1_2ND_AND_3RD_SCAN_LATCHES_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_LOGIC_GATE_B_1:	 in STD_LOGIC;
		MS_PROGRAM_RESET_1:	 in STD_LOGIC;
		MS_1ST_SCAN:	 in STD_LOGIC;
		PS_2ND_SCAN_CTRL:	 in STD_LOGIC;
		PS_LOGIC_GATE_C_1:	 in STD_LOGIC;
		PS_3RD_SCAN_CTRL:	 in STD_LOGIC;
		PS_2ND_SCAN:	 out STD_LOGIC;
		MS_2ND_SCAN:	 out STD_LOGIC;
		PS_1ST_OR_2ND_SCAN:	 out STD_LOGIC;
		PS_3RD_SCAN:	 out STD_LOGIC;
		MS_3RD_SCAN:	 out STD_LOGIC;
		LAMP_15A1C08:	 out STD_LOGIC;
		LAMP_15A1D08:	 out STD_LOGIC);
end ALD_12_30_02_1_2ND_AND_3RD_SCAN_LATCHES_ACC;

architecture behavioral of ALD_12_30_02_1_2ND_AND_3RD_SCAN_LATCHES_ACC is 

	signal OUT_1A_C: STD_LOGIC;
	signal OUT_3C_D: STD_LOGIC;
	signal OUT_3C_D_Latch: STD_LOGIC;
	signal OUT_2C_D: STD_LOGIC;
	signal OUT_2C_D_Latch: STD_LOGIC;
	signal OUT_1C_B: STD_LOGIC;
	signal OUT_4D_NoPin: STD_LOGIC;
	signal OUT_3D_A: STD_LOGIC;
	signal OUT_1D_C: STD_LOGIC;
	signal OUT_1E_H: STD_LOGIC;
	signal OUT_3G_E: STD_LOGIC;
	signal OUT_3G_E_Latch: STD_LOGIC;
	signal OUT_2G_G: STD_LOGIC;
	signal OUT_2G_G_Latch: STD_LOGIC;
	signal OUT_1G_C: STD_LOGIC;
	signal OUT_4H_NoPin: STD_LOGIC;
	signal OUT_2H_D: STD_LOGIC;

begin


	SMS_AEK_1A: entity SMS_AEK
	    port map (
		IN1 => OUT_3C_D,	-- Pin D
		OUT1 => OUT_1A_C,
		IN2 => OPEN );

	OUT_3C_D_Latch <= NOT(OUT_2C_D AND MS_LOGIC_GATE_B_1 AND MS_PROGRAM_RESET_1 );
	OUT_2C_D_Latch <= NOT(OUT_3C_D AND OUT_4D_NoPin );
	OUT_1C_B <= NOT OUT_2C_D;
	OUT_4D_NoPin <= NOT(PS_2ND_SCAN_CTRL AND PS_LOGIC_GATE_C_1 );
	OUT_3D_A <= NOT OUT_1C_B;
	LAMP_15A1C08 <= OUT_3D_A;
	OUT_1D_C <= NOT(OUT_1C_B AND MS_1ST_SCAN );

	SMS_AEK_1E: entity SMS_AEK
	    port map (
		IN1 => OUT_3G_E,	-- Pin P
		OUT1 => OUT_1E_H,
		IN2 => OPEN );

	OUT_3G_E_Latch <= NOT(OUT_2G_G AND MS_LOGIC_GATE_B_1 AND MS_PROGRAM_RESET_1 );
	OUT_2G_G_Latch <= NOT(OUT_3G_E AND OUT_4H_NoPin );
	OUT_1G_C <= NOT OUT_2G_G;
	OUT_4H_NoPin <= NOT(PS_LOGIC_GATE_C_1 AND PS_3RD_SCAN_CTRL );
	OUT_2H_D <= NOT OUT_1G_C;
	LAMP_15A1D08 <= OUT_2H_D;

	PS_2ND_SCAN <= OUT_1A_C;
	MS_2ND_SCAN <= OUT_1C_B;
	PS_1ST_OR_2ND_SCAN <= OUT_1D_C;
	PS_3RD_SCAN <= OUT_1E_H;
	MS_3RD_SCAN <= OUT_1G_C;

	Latch_3C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3C_D_Latch,
		Q => OUT_3C_D,
		QBar => OPEN );

	Latch_2C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2C_D_Latch,
		Q => OUT_2C_D,
		QBar => OPEN );

	Latch_3G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3G_E_Latch,
		Q => OUT_3G_E,
		QBar => OPEN );

	Latch_2G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2G_G_Latch,
		Q => OUT_2G_G,
		QBar => OPEN );


end;
