# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler sha256_top_sparsemux_97_6_32_1_1 BINDTYPE {op} TYPE {sparsemux} IMPL {compactencoding_dontcare}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name or_ln16_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_or_ln16_14 \
    op interface \
    ports { or_ln16_14 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name or_ln16_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_or_ln16_15 \
    op interface \
    ports { or_ln16_15 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name or_ln16_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_or_ln16_9 \
    op interface \
    ports { or_ln16_9 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name or_ln16_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_or_ln16_10 \
    op interface \
    ports { or_ln16_10 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name or_ln16_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_or_ln16_11 \
    op interface \
    ports { or_ln16_11 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name or_ln16_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_or_ln16_12 \
    op interface \
    ports { or_ln16_12 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name or_ln16_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_or_ln16_13 \
    op interface \
    ports { or_ln16_13 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name or_ln16_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_or_ln16_5 \
    op interface \
    ports { or_ln16_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name or_ln16_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_or_ln16_8 \
    op interface \
    ports { or_ln16_8 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name or_ln16_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_or_ln16_s \
    op interface \
    ports { or_ln16_s { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name or_ln16_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_or_ln16_1 \
    op interface \
    ports { or_ln16_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name or_ln16_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_or_ln16_3 \
    op interface \
    ports { or_ln16_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name or_ln16_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_or_ln16_4 \
    op interface \
    ports { or_ln16_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name or_ln16_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_or_ln16_6 \
    op interface \
    ports { or_ln16_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name or_ln16_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_or_ln16_7 \
    op interface \
    ports { or_ln16_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name or_ln16_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_or_ln16_2 \
    op interface \
    ports { or_ln16_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name m_16_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_16_load_out \
    op interface \
    ports { m_16_load_out { O 32 vector } m_16_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name m_17_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_17_load_out \
    op interface \
    ports { m_17_load_out { O 32 vector } m_17_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name m_18_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_18_load_out \
    op interface \
    ports { m_18_load_out { O 32 vector } m_18_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name m_19_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_19_load_out \
    op interface \
    ports { m_19_load_out { O 32 vector } m_19_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name m_20_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_20_load_out \
    op interface \
    ports { m_20_load_out { O 32 vector } m_20_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name m_21_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_21_load_out \
    op interface \
    ports { m_21_load_out { O 32 vector } m_21_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name m_22_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_22_load_out \
    op interface \
    ports { m_22_load_out { O 32 vector } m_22_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name m_23_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_23_load_out \
    op interface \
    ports { m_23_load_out { O 32 vector } m_23_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name m_24_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_24_load_out \
    op interface \
    ports { m_24_load_out { O 32 vector } m_24_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name m_25_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_25_load_out \
    op interface \
    ports { m_25_load_out { O 32 vector } m_25_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name m_26_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_26_load_out \
    op interface \
    ports { m_26_load_out { O 32 vector } m_26_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name m_27_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_27_load_out \
    op interface \
    ports { m_27_load_out { O 32 vector } m_27_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name m_28_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_28_load_out \
    op interface \
    ports { m_28_load_out { O 32 vector } m_28_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name m_29_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_29_load_out \
    op interface \
    ports { m_29_load_out { O 32 vector } m_29_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name m_30_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_30_load_out \
    op interface \
    ports { m_30_load_out { O 32 vector } m_30_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name m_31_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_31_load_out \
    op interface \
    ports { m_31_load_out { O 32 vector } m_31_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name m_32_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_32_load_out \
    op interface \
    ports { m_32_load_out { O 32 vector } m_32_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name m_33_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_33_load_out \
    op interface \
    ports { m_33_load_out { O 32 vector } m_33_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name m_34_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_34_load_out \
    op interface \
    ports { m_34_load_out { O 32 vector } m_34_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name m_35_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_35_load_out \
    op interface \
    ports { m_35_load_out { O 32 vector } m_35_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name m_36_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_36_load_out \
    op interface \
    ports { m_36_load_out { O 32 vector } m_36_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name m_37_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_37_load_out \
    op interface \
    ports { m_37_load_out { O 32 vector } m_37_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name m_38_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_38_load_out \
    op interface \
    ports { m_38_load_out { O 32 vector } m_38_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name m_39_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_39_load_out \
    op interface \
    ports { m_39_load_out { O 32 vector } m_39_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name m_40_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_40_load_out \
    op interface \
    ports { m_40_load_out { O 32 vector } m_40_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name m_41_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_41_load_out \
    op interface \
    ports { m_41_load_out { O 32 vector } m_41_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name m_42_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_42_load_out \
    op interface \
    ports { m_42_load_out { O 32 vector } m_42_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name m_43_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_43_load_out \
    op interface \
    ports { m_43_load_out { O 32 vector } m_43_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name m_44_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_44_load_out \
    op interface \
    ports { m_44_load_out { O 32 vector } m_44_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name m_45_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_45_load_out \
    op interface \
    ports { m_45_load_out { O 32 vector } m_45_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name m_46_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_46_load_out \
    op interface \
    ports { m_46_load_out { O 32 vector } m_46_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name m_47_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_47_load_out \
    op interface \
    ports { m_47_load_out { O 32 vector } m_47_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name m_48_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_48_load_out \
    op interface \
    ports { m_48_load_out { O 32 vector } m_48_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name m_49_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_49_load_out \
    op interface \
    ports { m_49_load_out { O 32 vector } m_49_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name m_50_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_50_load_out \
    op interface \
    ports { m_50_load_out { O 32 vector } m_50_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name m_51_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_51_load_out \
    op interface \
    ports { m_51_load_out { O 32 vector } m_51_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name m_52_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_52_load_out \
    op interface \
    ports { m_52_load_out { O 32 vector } m_52_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name m_53_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_53_load_out \
    op interface \
    ports { m_53_load_out { O 32 vector } m_53_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name m_54_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_54_load_out \
    op interface \
    ports { m_54_load_out { O 32 vector } m_54_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name m_55_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_55_load_out \
    op interface \
    ports { m_55_load_out { O 32 vector } m_55_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name m_56_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_56_load_out \
    op interface \
    ports { m_56_load_out { O 32 vector } m_56_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name m_57_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_57_load_out \
    op interface \
    ports { m_57_load_out { O 32 vector } m_57_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name m_58_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_58_load_out \
    op interface \
    ports { m_58_load_out { O 32 vector } m_58_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name m_59_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_59_load_out \
    op interface \
    ports { m_59_load_out { O 32 vector } m_59_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name m_60_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_60_load_out \
    op interface \
    ports { m_60_load_out { O 32 vector } m_60_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name m_61_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_61_load_out \
    op interface \
    ports { m_61_load_out { O 32 vector } m_61_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name m_62_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_62_load_out \
    op interface \
    ports { m_62_load_out { O 32 vector } m_62_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name m_63_load_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_m_63_load_out \
    op interface \
    ports { m_63_load_out { O 32 vector } m_63_load_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName sha256_top_flow_control_loop_pipe_sequential_init_U
set CompName sha256_top_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix sha256_top_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


