// Seed: 237284184
module module_0 (
    output wor id_0,
    input tri1 id_1,
    inout wor id_2,
    output tri0 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wor id_6
    , id_26,
    input supply0 id_7,
    output supply1 id_8,
    input wand id_9,
    output tri id_10,
    output wire id_11,
    input wor id_12,
    output wor id_13,
    inout wire id_14,
    input wor id_15,
    output wire id_16,
    output wor module_0,
    input uwire id_18,
    output wire id_19,
    output supply0 id_20,
    input wand id_21,
    input wire id_22,
    input tri0 id_23,
    output supply1 id_24
);
  wire [-1 : 1] id_27;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wand id_3,
    output wire id_4,
    output wand id_5,
    input supply0 id_6,
    output wire id_7,
    output supply1 id_8,
    output tri0 id_9,
    input tri1 id_10,
    input supply1 id_11,
    output tri id_12,
    output tri id_13,
    input wand id_14,
    input tri id_15,
    input tri0 id_16,
    input tri id_17,
    input wire id_18
    , id_31,
    input uwire id_19,
    inout wor id_20,
    input supply1 id_21,
    output tri1 id_22,
    input wand id_23,
    output tri1 id_24,
    input wand id_25,
    input wand id_26,
    input tri0 id_27,
    input wand id_28,
    input tri1 id_29
);
  assign id_31 = -1 == id_10 - id_15;
  module_0 modCall_1 (
      id_8,
      id_1,
      id_20,
      id_4,
      id_10,
      id_0,
      id_25,
      id_28,
      id_4,
      id_0,
      id_8,
      id_12,
      id_21,
      id_22,
      id_20,
      id_20,
      id_12,
      id_8,
      id_29,
      id_12,
      id_8,
      id_14,
      id_14,
      id_14,
      id_12
  );
endmodule
