IP Upgrade report for ConsoleFPGA
Sun Oct 13 22:30:54 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; IP Upgrade Summary                                                            ;
+------------------------------+------------------------------------------------+
; IP Components Upgrade Status ; Passed - Sun Oct 13 22:30:54 2024              ;
; Quartus Prime Version        ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                ; ConsoleFPGA                                    ;
; Top-level Entity Name        ; ArquiteturaCollenda                            ;
; Family                       ; Cyclone IV E                                   ;
+------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                        ;
+-------------+----------------+---------+---------------------------------------+-------------------------+---------------------------------------+---------+
; Entity Name ; Component Name ; Version ; Original Source File                  ; Generation File Path    ; New Source File                       ; Message ;
+-------------+----------------+---------+---------------------------------------+-------------------------+---------------------------------------+---------+
; Arquitetura ; Qsys           ; 20.1    ; Arquitetura/synthesis/Arquitetura.qip ; Arquitetura.qsys        ; Arquitetura/synthesis/Arquitetura.qip ;         ;
; FIFO        ; FIFO           ; 20.1    ; modulos/FIFO/FIFO.qip                 ; modulos/FIFO/FIFO.v     ; modulos/FIFO/FIFO.qip                 ;         ;
; clock_pll   ; ALTPLL         ; 20.1    ; modulos/PLL/clock_pll.qip             ; modulos/PLL/clock_pll.v ; modulos/PLL/clock_pll.qip             ;         ;
+-------------+----------------+---------+---------------------------------------+-------------------------+---------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "Arquitetura.qsys" to "Arquitetura.BAK.qsys"
Info (11902): Backing up file "Arquitetura/synthesis/Arquitetura.v" to "Arquitetura.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "Arquitetura.qsys"
Info: 2024.10.13.22:29:04 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2024.10.13.22:29:04 Info: Finished upgrading the ip cores
Info: 2024.10.13.22:29:12 Info: Saving generation log to C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura
Info: 2024.10.13.22:29:12 Info: Starting: Create simulation model
Info: 2024.10.13.22:29:12 Info: qsys-generate C:\Users\thiag\Downloads\CoLendaFPGA\CoLendaFPGA\DE0-Nano\Arquitetura.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\thiag\Downloads\CoLendaFPGA\CoLendaFPGA\DE0-Nano\Arquitetura\simulation --family="Cyclone IV E" --part=EP4CE22F17C6
Info: 2024.10.13.22:29:12 Info: Loading DE0-Nano
Info: 2024.10.13.22:29:13 Info: Reading input file
Info: 2024.10.13.22:29:13 Info: Adding A [altera_avalon_pio 23.1]
Info: 2024.10.13.22:29:13 Info: Parameterizing module A
Info: 2024.10.13.22:29:13 Info: Adding B [altera_avalon_pio 23.1]
Info: 2024.10.13.22:29:13 Info: Parameterizing module B
Info: 2024.10.13.22:29:13 Info: Adding Direction_Analogic [altera_avalon_pio 23.1]
Info: 2024.10.13.22:29:13 Info: Parameterizing module Direction_Analogic
Info: 2024.10.13.22:29:13 Info: Adding TL [altera_avalon_pio 23.1]
Info: 2024.10.13.22:29:13 Info: Parameterizing module TL
Info: 2024.10.13.22:29:13 Info: Adding TR [altera_avalon_pio 23.1]
Info: 2024.10.13.22:29:13 Info: Parameterizing module TR
Info: 2024.10.13.22:29:13 Info: Adding X [altera_avalon_pio 23.1]
Info: 2024.10.13.22:29:13 Info: Parameterizing module X
Info: 2024.10.13.22:29:13 Info: Adding clk_0 [clock_source 23.1]
Info: 2024.10.13.22:29:13 Info: Parameterizing module clk_0
Info: 2024.10.13.22:29:13 Info: Adding data_A [altera_avalon_pio 23.1]
Info: 2024.10.13.22:29:13 Info: Parameterizing module data_A
Info: 2024.10.13.22:29:13 Info: Adding data_B [altera_avalon_pio 23.1]
Info: 2024.10.13.22:29:13 Info: Parameterizing module data_B
Info: 2024.10.13.22:29:13 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Info: 2024.10.13.22:29:13 Info: Parameterizing module jtag_uart_0
Info: 2024.10.13.22:29:13 Info: Adding nios2_gen2_0 [altera_nios2_gen2 23.1]
Info: 2024.10.13.22:29:13 Info: Parameterizing module nios2_gen2_0
Info: 2024.10.13.22:29:13 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 23.1]
Info: 2024.10.13.22:29:13 Info: Parameterizing module onchip_memory2_0
Info: 2024.10.13.22:29:13 Info: Adding reset_pulseCounter [altera_avalon_pio 23.1]
Info: 2024.10.13.22:29:13 Info: Parameterizing module reset_pulseCounter
Info: 2024.10.13.22:29:13 Info: Adding screen [altera_avalon_pio 23.1]
Info: 2024.10.13.22:29:13 Info: Parameterizing module screen
Info: 2024.10.13.22:29:13 Info: Adding select_button [altera_avalon_pio 23.1]
Info: 2024.10.13.22:29:13 Info: Parameterizing module select_button
Info: 2024.10.13.22:29:13 Info: Adding start [altera_avalon_pio 23.1]
Info: 2024.10.13.22:29:13 Info: Parameterizing module start
Info: 2024.10.13.22:29:13 Info: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 23.1]
Info: 2024.10.13.22:29:13 Info: Parameterizing module sysid_qsys_0
Info: 2024.10.13.22:29:13 Info: Adding wrfull [altera_avalon_pio 23.1]
Info: 2024.10.13.22:29:13 Info: Parameterizing module wrfull
Info: 2024.10.13.22:29:13 Info: Adding wrreg [altera_avalon_pio 23.1]
Info: 2024.10.13.22:29:13 Info: Parameterizing module wrreg
Info: 2024.10.13.22:29:13 Info: Adding y [altera_avalon_pio 23.1]
Info: 2024.10.13.22:29:13 Info: Parameterizing module y
Info: 2024.10.13.22:29:13 Info: Building connections
Info: 2024.10.13.22:29:13 Info: Parameterizing connections
Info: 2024.10.13.22:29:13 Info: Validating
Info: 2024.10.13.22:29:14 Info: Done reading input file
Info: 2024.10.13.22:29:15 Info: Arquitetura.A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.10.13.22:29:15 Info: Arquitetura.B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.10.13.22:29:15 Info: Arquitetura.Direction_Analogic: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.10.13.22:29:15 Info: Arquitetura.TL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.10.13.22:29:15 Info: Arquitetura.TR: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.10.13.22:29:15 Info: Arquitetura.X: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.10.13.22:29:15 Info: Arquitetura.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: 2024.10.13.22:29:15 Warning: Arquitetura.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: 2024.10.13.22:29:15 Info: Arquitetura.screen: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.10.13.22:29:15 Info: Arquitetura.select_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.10.13.22:29:15 Info: Arquitetura.start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.10.13.22:29:15 Info: Arquitetura.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2024.10.13.22:29:15 Info: Arquitetura.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: 2024.10.13.22:29:15 Info: Arquitetura.wrfull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.10.13.22:29:15 Info: Arquitetura.y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.10.13.22:29:15 Info: Arquitetura: Generating Arquitetura "Arquitetura" for SIM_VERILOG
Info: 2024.10.13.22:29:27 Info: A: Starting RTL generation for module 'Arquitetura_A'
Info: 2024.10.13.22:29:29 Info: A: Done RTL generation for module 'Arquitetura_A'
Info: 2024.10.13.22:29:29 Info: A: "Arquitetura" instantiated altera_avalon_pio "A"
Info: 2024.10.13.22:29:29 Info: Direction_Analogic: Starting RTL generation for module 'Arquitetura_Direction_Analogic'
Info: 2024.10.13.22:29:29 Info: Direction_Analogic: Done RTL generation for module 'Arquitetura_Direction_Analogic'
Info: 2024.10.13.22:29:29 Info: Direction_Analogic: "Arquitetura" instantiated altera_avalon_pio "Direction_Analogic"
Info: 2024.10.13.22:29:29 Info: data_A: Starting RTL generation for module 'Arquitetura_data_A'
Info: 2024.10.13.22:29:29 Info: data_A: Done RTL generation for module 'Arquitetura_data_A'
Info: 2024.10.13.22:29:29 Info: data_A: "Arquitetura" instantiated altera_avalon_pio "data_A"
Info: 2024.10.13.22:29:29 Info: jtag_uart_0: Starting RTL generation for module 'Arquitetura_jtag_uart_0'
Info: 2024.10.13.22:29:30 Info: jtag_uart_0: Done RTL generation for module 'Arquitetura_jtag_uart_0'
Info: 2024.10.13.22:29:30 Info: jtag_uart_0: "Arquitetura" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: 2024.10.13.22:29:31 Info: nios2_gen2_0: "Arquitetura" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: 2024.10.13.22:29:31 Info: onchip_memory2_0: Starting RTL generation for module 'Arquitetura_onchip_memory2_0'
Info: 2024.10.13.22:29:31 Info: onchip_memory2_0: Done RTL generation for module 'Arquitetura_onchip_memory2_0'
Info: 2024.10.13.22:29:31 Info: onchip_memory2_0: "Arquitetura" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: 2024.10.13.22:29:31 Info: reset_pulseCounter: Starting RTL generation for module 'Arquitetura_reset_pulseCounter'
Info: 2024.10.13.22:29:31 Info: reset_pulseCounter: Done RTL generation for module 'Arquitetura_reset_pulseCounter'
Info: 2024.10.13.22:29:31 Info: reset_pulseCounter: "Arquitetura" instantiated altera_avalon_pio "reset_pulseCounter"
Info: 2024.10.13.22:29:31 Info: sysid_qsys_0: "Arquitetura" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: 2024.10.13.22:29:42 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:29:42 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:29:42 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:29:43 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:29:43 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:29:44 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:29:44 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:29:45 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:29:45 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:29:46 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:29:46 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:29:47 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:29:47 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:29:48 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:29:48 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:29:48 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:29:49 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:29:49 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:29:50 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:29:58 Info: mm_interconnect_0: "Arquitetura" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2024.10.13.22:29:58 Info: irq_mapper: "Arquitetura" instantiated altera_irq_mapper "irq_mapper"
Info: 2024.10.13.22:29:59 Info: rst_controller: "Arquitetura" instantiated altera_reset_controller "rst_controller"
Info: 2024.10.13.22:29:59 Info: cpu: Starting RTL generation for module 'Arquitetura_nios2_gen2_0_cpu'
Info: 2024.10.13.22:29:59 Info: cpu:   Generation command is [exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=Arquitetura_nios2_gen2_0_cpu --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0011_cpu_gen//Arquitetura_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0011_cpu_gen
Info: 2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:00 (*) Starting Nios II generation
Info: 2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:00 (*)   Elaborating CPU configuration settings
Info: 2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:00 (*)   Creating all objects for CPU
Info: 2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:01 (*)   Creating 'C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0011_cpu_gen/
Info: 2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:01 (*)   Generating RTL from CPU objects
Info: 2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:01 (*)   Creating plain-text RTL
Info: 2024.10.13.22:30:02 Info: cpu: # 2024.10.13 22:30:01 (*) Done Nios II generation
Info: 2024.10.13.22:30:02 Info: cpu: Done RTL generation for module 'Arquitetura_nios2_gen2_0_cpu'
Info: 2024.10.13.22:30:02 Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: 2024.10.13.22:30:02 Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: 2024.10.13.22:30:02 Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: 2024.10.13.22:30:02 Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: 2024.10.13.22:30:02 Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: 2024.10.13.22:30:02 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: 2024.10.13.22:30:02 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2024.10.13.22:30:02 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2024.10.13.22:30:02 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2024.10.13.22:30:02 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2024.10.13.22:30:02 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2024.10.13.22:30:02 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2024.10.13.22:30:02 Info: Reusing file C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/simulation/submodules
Info: 2024.10.13.22:30:03 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2024.10.13.22:30:03 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2024.10.13.22:30:03 Info: Arquitetura: Done "Arquitetura" with 26 modules, 46 files
Info: 2024.10.13.22:30:03 Info: qsys-generate succeeded.
Info: 2024.10.13.22:30:03 Info: Finished: Create simulation model
Info: 2024.10.13.22:30:03 Info: Starting: Create Modelsim Project.
Info: 2024.10.13.22:30:03 Info: sim-script-gen --spd=C:\Users\thiag\Downloads\CoLendaFPGA\CoLendaFPGA\DE0-Nano\Arquitetura\Arquitetura.spd --output-directory=C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/simulation
Info: 2024.10.13.22:30:03 Info: Doing: ip-make-simscript --spd=C:\Users\thiag\Downloads\CoLendaFPGA\CoLendaFPGA\DE0-Nano\Arquitetura\Arquitetura.spd --output-directory=C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/simulation
Info: 2024.10.13.22:30:04 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/simulation
Info: 2024.10.13.22:30:04 Info:     aldec
Info: 2024.10.13.22:30:04 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/simulation
Info: 2024.10.13.22:30:04 Info:     mentor
Info: 2024.10.13.22:30:04 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/simulation
Info: 2024.10.13.22:30:04 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2024.10.13.22:30:04 Info: Finished: Create Modelsim Project.
Info: 2024.10.13.22:30:04 Info: Starting: Create block symbol file (.bsf)
Info: 2024.10.13.22:30:04 Info: qsys-generate C:\Users\thiag\Downloads\CoLendaFPGA\CoLendaFPGA\DE0-Nano\Arquitetura.qsys --block-symbol-file --output-directory=C:\Users\thiag\Downloads\CoLendaFPGA\CoLendaFPGA\DE0-Nano\Arquitetura --family="Cyclone IV E" --part=EP4CE22F17C6
Info: 2024.10.13.22:30:04 Info: Loading DE0-Nano
Info: 2024.10.13.22:30:05 Info: Reading input file
Info: 2024.10.13.22:30:05 Info: Adding A [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:05 Info: Parameterizing module A
Info: 2024.10.13.22:30:05 Info: Adding B [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:05 Info: Parameterizing module B
Info: 2024.10.13.22:30:05 Info: Adding Direction_Analogic [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:05 Info: Parameterizing module Direction_Analogic
Info: 2024.10.13.22:30:05 Info: Adding TL [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:05 Info: Parameterizing module TL
Info: 2024.10.13.22:30:05 Info: Adding TR [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:05 Info: Parameterizing module TR
Info: 2024.10.13.22:30:05 Info: Adding X [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:05 Info: Parameterizing module X
Info: 2024.10.13.22:30:05 Info: Adding clk_0 [clock_source 23.1]
Info: 2024.10.13.22:30:05 Info: Parameterizing module clk_0
Info: 2024.10.13.22:30:05 Info: Adding data_A [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:05 Info: Parameterizing module data_A
Info: 2024.10.13.22:30:05 Info: Adding data_B [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:05 Info: Parameterizing module data_B
Info: 2024.10.13.22:30:05 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Info: 2024.10.13.22:30:05 Info: Parameterizing module jtag_uart_0
Info: 2024.10.13.22:30:05 Info: Adding nios2_gen2_0 [altera_nios2_gen2 23.1]
Info: 2024.10.13.22:30:05 Info: Parameterizing module nios2_gen2_0
Info: 2024.10.13.22:30:05 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 23.1]
Info: 2024.10.13.22:30:05 Info: Parameterizing module onchip_memory2_0
Info: 2024.10.13.22:30:05 Info: Adding reset_pulseCounter [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:05 Info: Parameterizing module reset_pulseCounter
Info: 2024.10.13.22:30:05 Info: Adding screen [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:05 Info: Parameterizing module screen
Info: 2024.10.13.22:30:05 Info: Adding select_button [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:05 Info: Parameterizing module select_button
Info: 2024.10.13.22:30:05 Info: Adding start [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:05 Info: Parameterizing module start
Info: 2024.10.13.22:30:05 Info: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 23.1]
Info: 2024.10.13.22:30:05 Info: Parameterizing module sysid_qsys_0
Info: 2024.10.13.22:30:05 Info: Adding wrfull [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:05 Info: Parameterizing module wrfull
Info: 2024.10.13.22:30:05 Info: Adding wrreg [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:05 Info: Parameterizing module wrreg
Info: 2024.10.13.22:30:05 Info: Adding y [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:05 Info: Parameterizing module y
Info: 2024.10.13.22:30:05 Info: Building connections
Info: 2024.10.13.22:30:05 Info: Parameterizing connections
Info: 2024.10.13.22:30:05 Info: Validating
Info: 2024.10.13.22:30:05 Info: Done reading input file
Info: 2024.10.13.22:30:06 Info: Arquitetura.A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.10.13.22:30:06 Info: Arquitetura.B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2024.10.13.22:30:06 Info: Arquitetura.Direction_Analogic: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: 2024.10.13.22:30:06 Info: Arquitetura.TL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2024.10.13.22:30:06 Info: Arquitetura.TR: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2024.10.13.22:30:06 Info: Arquitetura.X: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2024.10.13.22:30:06 Info: Arquitetura.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
2024.10.13.22:30:06 Warning: Arquitetura.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: 2024.10.13.22:30:06 Info: Arquitetura.screen: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2024.10.13.22:30:06 Info: Arquitetura.select_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2024.10.13.22:30:06 Info: Arquitetura.start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2024.10.13.22:30:06 Info: Arquitetura.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
2024.10.13.22:30:06 Info: Arquitetura.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
2024.10.13.22:30:06 Info: Arquitetura.wrfull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.10.13.22:30:06 Info: Arquitetura.y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.10.13.22:30:07 Info: qsys-generate succeeded.
Info: 2024.10.13.22:30:07 Info: Finished: Create block symbol file (.bsf)
Info: 2024.10.13.22:30:07 Info:
Info: 2024.10.13.22:30:07 Info: Starting: Create HDL design files for synthesis
Info: 2024.10.13.22:30:07 Info: qsys-generate C:\Users\thiag\Downloads\CoLendaFPGA\CoLendaFPGA\DE0-Nano\Arquitetura.qsys --synthesis=VERILOG --output-directory=C:\Users\thiag\Downloads\CoLendaFPGA\CoLendaFPGA\DE0-Nano\Arquitetura\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Info: 2024.10.13.22:30:07 Info: Loading DE0-Nano
Info: 2024.10.13.22:30:07 Info: Reading input file
Info: 2024.10.13.22:30:07 Info: Adding A [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:07 Info: Parameterizing module A
Info: 2024.10.13.22:30:07 Info: Adding B [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:07 Info: Parameterizing module B
Info: 2024.10.13.22:30:07 Info: Adding Direction_Analogic [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:07 Info: Parameterizing module Direction_Analogic
Info: 2024.10.13.22:30:07 Info: Adding TL [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:07 Info: Parameterizing module TL
Info: 2024.10.13.22:30:07 Info: Adding TR [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:07 Info: Parameterizing module TR
Info: 2024.10.13.22:30:07 Info: Adding X [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:07 Info: Parameterizing module X
Info: 2024.10.13.22:30:07 Info: Adding clk_0 [clock_source 23.1]
Info: 2024.10.13.22:30:07 Info: Parameterizing module clk_0
Info: 2024.10.13.22:30:07 Info: Adding data_A [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:07 Info: Parameterizing module data_A
Info: 2024.10.13.22:30:07 Info: Adding data_B [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:07 Info: Parameterizing module data_B
Info: 2024.10.13.22:30:07 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 23.1]
Info: 2024.10.13.22:30:07 Info: Parameterizing module jtag_uart_0
Info: 2024.10.13.22:30:07 Info: Adding nios2_gen2_0 [altera_nios2_gen2 23.1]
Info: 2024.10.13.22:30:07 Info: Parameterizing module nios2_gen2_0
Info: 2024.10.13.22:30:07 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 23.1]
Info: 2024.10.13.22:30:07 Info: Parameterizing module onchip_memory2_0
Info: 2024.10.13.22:30:07 Info: Adding reset_pulseCounter [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:07 Info: Parameterizing module reset_pulseCounter
Info: 2024.10.13.22:30:07 Info: Adding screen [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:07 Info: Parameterizing module screen
Info: 2024.10.13.22:30:07 Info: Adding select_button [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:07 Info: Parameterizing module select_button
Info: 2024.10.13.22:30:07 Info: Adding start [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:07 Info: Parameterizing module start
Info: 2024.10.13.22:30:07 Info: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 23.1]
Info: 2024.10.13.22:30:07 Info: Parameterizing module sysid_qsys_0
Info: 2024.10.13.22:30:07 Info: Adding wrfull [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:07 Info: Parameterizing module wrfull
Info: 2024.10.13.22:30:07 Info: Adding wrreg [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:07 Info: Parameterizing module wrreg
Info: 2024.10.13.22:30:07 Info: Adding y [altera_avalon_pio 23.1]
Info: 2024.10.13.22:30:07 Info: Parameterizing module y
Info: 2024.10.13.22:30:07 Info: Building connections
Info: 2024.10.13.22:30:07 Info: Parameterizing connections
Info: 2024.10.13.22:30:07 Info: Validating
Info: 2024.10.13.22:30:08 Info: Done reading input file
Info: 2024.10.13.22:30:09 Info: Arquitetura.A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.10.13.22:30:09 Info: Arquitetura.B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2024.10.13.22:30:09 Info: Arquitetura.Direction_Analogic: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2024.10.13.22:30:09 Info: Arquitetura.TL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.10.13.22:30:09 Info: Arquitetura.TR: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2024.10.13.22:30:09 Info: Arquitetura.X: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: 2024.10.13.22:30:09 Info: Arquitetura.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
2024.10.13.22:30:09 Warning: Arquitetura.nios2_gen2_0: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: 2024.10.13.22:30:09 Info: Arquitetura.screen: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.10.13.22:30:09 Info: Arquitetura.select_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2024.10.13.22:30:09 Info: Arquitetura.start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2024.10.13.22:30:09 Info: Arquitetura.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2024.10.13.22:30:09 Info: Arquitetura.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: 2024.10.13.22:30:09 Info: Arquitetura.wrfull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.10.13.22:30:09 Info: Arquitetura.y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2024.10.13.22:30:09 Info: Arquitetura: Generating Arquitetura "Arquitetura" for QUARTUS_SYNTH
Info: 2024.10.13.22:30:16 Info: A: Starting RTL generation for module 'Arquitetura_A'
Info: 2024.10.13.22:30:17 Info: A: Done RTL generation for module 'Arquitetura_A'
Info: 2024.10.13.22:30:17 Info: A: "Arquitetura" instantiated altera_avalon_pio "A"
Info: 2024.10.13.22:30:17 Info: Direction_Analogic: Starting RTL generation for module 'Arquitetura_Direction_Analogic'
Info: 2024.10.13.22:30:17 Info: Direction_Analogic: Done RTL generation for module 'Arquitetura_Direction_Analogic'
Info: 2024.10.13.22:30:17 Info: Direction_Analogic: "Arquitetura" instantiated altera_avalon_pio "Direction_Analogic"
Info: 2024.10.13.22:30:17 Info: data_A: Starting RTL generation for module 'Arquitetura_data_A'
Info: 2024.10.13.22:30:17 Info: data_A: Done RTL generation for module 'Arquitetura_data_A'
Info: 2024.10.13.22:30:17 Info: data_A: "Arquitetura" instantiated altera_avalon_pio "data_A"
Info: 2024.10.13.22:30:17 Info: jtag_uart_0: Starting RTL generation for module 'Arquitetura_jtag_uart_0'
Info: 2024.10.13.22:30:18 Info: jtag_uart_0: Done RTL generation for module 'Arquitetura_jtag_uart_0'
Info: 2024.10.13.22:30:18 Info: jtag_uart_0: "Arquitetura" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: 2024.10.13.22:30:19 Info: nios2_gen2_0: "Arquitetura" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: 2024.10.13.22:30:19 Info: onchip_memory2_0: Starting RTL generation for module 'Arquitetura_onchip_memory2_0'
Info: 2024.10.13.22:30:19 Info: onchip_memory2_0: Done RTL generation for module 'Arquitetura_onchip_memory2_0'
Info: 2024.10.13.22:30:19 Info: onchip_memory2_0: "Arquitetura" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: 2024.10.13.22:30:19 Info: reset_pulseCounter: Starting RTL generation for module 'Arquitetura_reset_pulseCounter'
Info: 2024.10.13.22:30:19 Info: reset_pulseCounter: Done RTL generation for module 'Arquitetura_reset_pulseCounter'
Info: 2024.10.13.22:30:19 Info: reset_pulseCounter: "Arquitetura" instantiated altera_avalon_pio "reset_pulseCounter"
Info: 2024.10.13.22:30:19 Info: sysid_qsys_0: "Arquitetura" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: 2024.10.13.22:30:29 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:30:30 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:30:30 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:30:30 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:30:31 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:30:31 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:30:32 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:30:32 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:30:33 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:30:33 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:30:33 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:30:34 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:30:34 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:30:35 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:30:35 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:30:35 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:30:36 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:30:36 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:30:37 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: 2024.10.13.22:30:45 Info: mm_interconnect_0: "Arquitetura" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2024.10.13.22:30:45 Info: irq_mapper: "Arquitetura" instantiated altera_irq_mapper "irq_mapper"
Info: 2024.10.13.22:30:45 Info: rst_controller: "Arquitetura" instantiated altera_reset_controller "rst_controller"
Info: 2024.10.13.22:30:45 Info: cpu: Starting RTL generation for module 'Arquitetura_nios2_gen2_0_cpu'
Info: 2024.10.13.22:30:45 Info: cpu:   Generation command is [exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=Arquitetura_nios2_gen2_0_cpu --dir=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0034_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/thiag/AppData/Local/Temp/alt0010_2468094280704341933.dir/0034_cpu_gen/
Info: 2024.10.13.22:30:47 Info: cpu: # 2024.10.13 22:30:46 (*) Starting Nios II generation
Info: 2024.10.13.22:30:47 Info: cpu: # 2024.10.13 22:30:46 (*)   Elaborating CPU configuration settings
Info: 2024.10.13.22:30:47 Info: cpu: # 2024.10.13 22:30:46 (*)   Creating all objects for CPU
Info: 2024.10.13.22:30:47 Info: cpu: # 2024.10.13 22:30:47 (*)   Generating RTL from CPU objects
Info: 2024.10.13.22:30:47 Info: cpu: # 2024.10.13 22:30:47 (*)   Creating plain-text RTL
Info: 2024.10.13.22:30:47 Info: cpu: # 2024.10.13 22:30:47 (*) Done Nios II generation
Info: 2024.10.13.22:30:47 Info: cpu: Done RTL generation for module 'Arquitetura_nios2_gen2_0_cpu'
Info: 2024.10.13.22:30:47 Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: 2024.10.13.22:30:47 Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: 2024.10.13.22:30:47 Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: 2024.10.13.22:30:47 Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: 2024.10.13.22:30:47 Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: 2024.10.13.22:30:47 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: 2024.10.13.22:30:47 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2024.10.13.22:30:47 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2024.10.13.22:30:47 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2024.10.13.22:30:47 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2024.10.13.22:30:47 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2024.10.13.22:30:47 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2024.10.13.22:30:47 Info: Reusing file C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules
Info: 2024.10.13.22:30:48 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2024.10.13.22:30:48 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2024.10.13.22:30:48 Info: Arquitetura: Done "Arquitetura" with 26 modules, 39 files
Info: 2024.10.13.22:30:49 Info: qsys-generate succeeded.
Info: 2024.10.13.22:30:49 Info: Finished: Create HDL design files for synthesis
Info (11902): Backing up file "modulos/FIFO/FIFO.v" to "modulos/FIFO/FIFO.BAK.v"
Info (11837): Started upgrading IP component FIFO with file "modulos/FIFO/FIFO.v"
Info (11902): Backing up file "modulos/PLL/clock_pll.v" to "modulos/PLL/clock_pll.BAK.v"
Info (11837): Started upgrading IP component ALTPLL with file "modulos/PLL/clock_pll.v"
Info (11131): Completed upgrading IP component Qsys with file "Arquitetura.qsys"
Info (11131): Completed upgrading IP component FIFO with file "modulos/FIFO/FIFO.v"
Info (11131): Completed upgrading IP component ALTPLL with file "modulos/PLL/clock_pll.v"
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4876 megabytes
    Info: Processing ended: Sun Oct 13 22:30:54 2024
    Info: Elapsed time: 00:02:12
    Info: Total CPU time (on all processors): 00:01:36


