{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606883477856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606883477862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 11:31:17 2020 " "Processing started: Wed Dec 02 11:31:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606883477862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606883477862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off harvardcpu -c harvardcpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off harvardcpu -c harvardcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606883477862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606883478257 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606883478257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.v" "" { Text "D:/harvardcpu/cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606883487510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606883487510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "harvardcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file harvardcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 harvardcpu " "Found entity 1: harvardcpu" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606883487512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606883487512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/harvardcpu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606883487514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606883487514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryint.v 1 1 " "Found 1 design units, including 1 entities, in source file memoryint.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryint " "Found entity 1: memoryint" {  } { { "memoryint.v" "" { Text "D:/harvardcpu/memoryint.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606883487516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606883487516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "datamemory.v" "" { Text "D:/harvardcpu/datamemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606883487517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606883487517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progmemint.v 1 1 " "Found 1 design units, including 1 entities, in source file progmemint.v" { { "Info" "ISGN_ENTITY_NAME" "1 progmemint " "Found entity 1: progmemint" {  } { { "progmemint.v" "" { Text "D:/harvardcpu/progmemint.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606883487519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606883487519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file programmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 programmemory " "Found entity 1: programmemory" {  } { { "programmemory.v" "" { Text "D:/harvardcpu/programmemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606883487520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606883487520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.v" "" { Text "D:/harvardcpu/cpu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606883487522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606883487522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "D:/harvardcpu/alu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606883487524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606883487524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result harvardcpu.v(28) " "Verilog HDL Implicit Net warning at harvardcpu.v(28): created implicit net for \"result\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606883487524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op harvardcpu.v(30) " "Verilog HDL Implicit Net warning at harvardcpu.v(30): created implicit net for \"op\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606883487524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmd_in harvardcpu.v(32) " "Verilog HDL Implicit Net warning at harvardcpu.v(32): created implicit net for \"cmd_in\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606883487524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmd_out harvardcpu.v(32) " "Verilog HDL Implicit Net warning at harvardcpu.v(32): created implicit net for \"cmd_out\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606883487524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_in harvardcpu.v(32) " "Verilog HDL Implicit Net warning at harvardcpu.v(32): created implicit net for \"addr_in\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606883487524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_out harvardcpu.v(32) " "Verilog HDL Implicit Net warning at harvardcpu.v(32): created implicit net for \"addr_out\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606883487525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_cu harvardcpu.v(32) " "Verilog HDL Implicit Net warning at harvardcpu.v(32): created implicit net for \"data_cu\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606883487526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_dm harvardcpu.v(32) " "Verilog HDL Implicit Net warning at harvardcpu.v(32): created implicit net for \"data_dm\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606883487526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc harvardcpu.v(34) " "Verilog HDL Implicit Net warning at harvardcpu.v(34): created implicit net for \"pc\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606883487526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_pm harvardcpu.v(34) " "Verilog HDL Implicit Net warning at harvardcpu.v(34): created implicit net for \"data_pm\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606883487526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ins harvardcpu.v(34) " "Verilog HDL Implicit Net warning at harvardcpu.v(34): created implicit net for \"ins\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606883487526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmd_in cpu_tb.v(7) " "Verilog HDL Implicit Net warning at cpu_tb.v(7): created implicit net for \"cmd_in\"" {  } { { "cpu_tb.v" "" { Text "D:/harvardcpu/cpu_tb.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606883487526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_in cpu_tb.v(7) " "Verilog HDL Implicit Net warning at cpu_tb.v(7): created implicit net for \"addr_in\"" {  } { { "cpu_tb.v" "" { Text "D:/harvardcpu/cpu_tb.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606883487526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data cpu_tb.v(7) " "Verilog HDL Implicit Net warning at cpu_tb.v(7): created implicit net for \"data\"" {  } { { "cpu_tb.v" "" { Text "D:/harvardcpu/cpu_tb.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606883487526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_out cpu_tb.v(8) " "Verilog HDL Implicit Net warning at cpu_tb.v(8): created implicit net for \"data_out\"" {  } { { "cpu_tb.v" "" { Text "D:/harvardcpu/cpu_tb.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606883487526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "harvardcpu " "Elaborating entity \"harvardcpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606883487552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu cu:controlunit " "Elaborating entity \"cu\" for hierarchy \"cu:controlunit\"" {  } { { "harvardcpu.v" "controlunit" { Text "D:/harvardcpu/harvardcpu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606883487553 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "cu.v(129) " "Verilog HDL Case Statement warning at cu.v(129): case item expression covers a value already covered by a previous case item" {  } { { "cu.v" "" { Text "D:/harvardcpu/cu.v" 129 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1606883487555 "|harvardcpu|cu:controlunit"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "cu.v(142) " "Verilog HDL Case Statement warning at cu.v(142): case item expression covers a value already covered by a previous case item" {  } { { "cu.v" "" { Text "D:/harvardcpu/cu.v" 142 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1606883487556 "|harvardcpu|cu:controlunit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cu.v(115) " "Verilog HDL Case Statement information at cu.v(115): all case item expressions in this case statement are onehot" {  } { { "cu.v" "" { Text "D:/harvardcpu/cu.v" 115 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1606883487556 "|harvardcpu|cu:controlunit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "temp_in2 0 cu.v(20) " "Net \"temp_in2\" at cu.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "cu.v" "" { Text "D:/harvardcpu/cu.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606883487556 "|harvardcpu|cu:controlunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:arithmeticlogicunit " "Elaborating entity \"alu\" for hierarchy \"alu:arithmeticlogicunit\"" {  } { { "harvardcpu.v" "arithmeticlogicunit" { Text "D:/harvardcpu/harvardcpu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606883487556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryint memoryint:memoryinterface " "Elaborating entity \"memoryint\" for hierarchy \"memoryint:memoryinterface\"" {  } { { "harvardcpu.v" "memoryinterface" { Text "D:/harvardcpu/harvardcpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606883487557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progmemint progmemint:programmemoryinterface " "Elaborating entity \"progmemint\" for hierarchy \"progmemint:programmemoryinterface\"" {  } { { "harvardcpu.v" "programmemoryinterface" { Text "D:/harvardcpu/harvardcpu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606883487559 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cu:controlunit\|gpr " "RAM logic \"cu:controlunit\|gpr\" is uninferred due to inappropriate RAM size" {  } { { "cu.v" "gpr" { Text "D:/harvardcpu/cu.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1606883487846 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1606883487846 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606883488048 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[0\] VCC " "Pin \"cmd_memory\[0\]\" is stuck at VCC" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606883488111 "|harvardcpu|cmd_memory[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[1\] GND " "Pin \"cmd_memory\[1\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606883488111 "|harvardcpu|cmd_memory[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[2\] GND " "Pin \"cmd_memory\[2\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606883488111 "|harvardcpu|cmd_memory[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[3\] GND " "Pin \"cmd_memory\[3\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606883488111 "|harvardcpu|cmd_memory[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[4\] GND " "Pin \"cmd_memory\[4\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606883488111 "|harvardcpu|cmd_memory[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[5\] GND " "Pin \"cmd_memory\[5\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606883488111 "|harvardcpu|cmd_memory[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[6\] GND " "Pin \"cmd_memory\[6\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606883488111 "|harvardcpu|cmd_memory[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[7\] GND " "Pin \"cmd_memory\[7\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606883488111 "|harvardcpu|cmd_memory[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606883488111 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606883488186 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606883488385 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606883488527 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606883488527 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606883488715 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606883488715 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1606883488715 ""} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Implemented 117 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606883488715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606883488715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606883488754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 11:31:28 2020 " "Processing ended: Wed Dec 02 11:31:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606883488754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606883488754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606883488754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606883488754 ""}
