[13:25:04.885] <TB0>     INFO: *** Welcome to pxar ***
[13:25:04.885] <TB0>     INFO: *** Today: 2016/09/09
[13:25:04.891] <TB0>     INFO: *** Version: 47bc-dirty
[13:25:04.891] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters_C15.dat
[13:25:04.892] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:25:04.892] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//defaultMaskFile.dat
[13:25:04.892] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//trimParameters_C15.dat
[13:25:04.967] <TB0>     INFO:         clk: 4
[13:25:04.967] <TB0>     INFO:         ctr: 4
[13:25:04.967] <TB0>     INFO:         sda: 19
[13:25:04.967] <TB0>     INFO:         tin: 9
[13:25:04.967] <TB0>     INFO:         level: 15
[13:25:04.967] <TB0>     INFO:         triggerdelay: 0
[13:25:04.967] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:25:04.967] <TB0>     INFO: Log level: DEBUG
[13:25:04.972] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:25:04.982] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:25:04.985] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:25:04.987] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:25:06.542] <TB0>     INFO: DUT info: 
[13:25:06.542] <TB0>     INFO: The DUT currently contains the following objects:
[13:25:06.542] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:25:06.542] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:25:06.542] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:25:06.542] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:25:06.542] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:25:06.542] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:25:06.542] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:25:06.542] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:25:06.542] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:25:06.542] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:25:06.542] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:25:06.542] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:25:06.542] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:25:06.542] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:25:06.543] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:25:06.543] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:25:06.543] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:25:06.543] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:25:06.543] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:25:06.543] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:25:06.543] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:25:06.544] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:25:06.545] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:25:06.548] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29507584
[13:25:06.549] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x24e1310
[13:25:06.549] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2453770
[13:25:06.549] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f939dd94010
[13:25:06.549] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f93a3fff510
[13:25:06.549] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29573120 fPxarMemory = 0x7f939dd94010
[13:25:06.550] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369mA
[13:25:06.551] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 457.4mA
[13:25:06.551] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.0 C
[13:25:06.551] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:25:06.951] <TB0>     INFO: enter 'restricted' command line mode
[13:25:06.951] <TB0>     INFO: enter test to run
[13:25:06.951] <TB0>     INFO:   test: FPIXTest no parameter change
[13:25:06.951] <TB0>     INFO:   running: fpixtest
[13:25:06.952] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:25:06.954] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:25:06.954] <TB0>     INFO: ######################################################################
[13:25:06.954] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:25:06.954] <TB0>     INFO: ######################################################################
[13:25:06.957] <TB0>     INFO: ######################################################################
[13:25:06.957] <TB0>     INFO: PixTestPretest::doTest()
[13:25:06.957] <TB0>     INFO: ######################################################################
[13:25:06.960] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:06.960] <TB0>     INFO:    PixTestPretest::programROC() 
[13:25:06.960] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:24.977] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:25:24.977] <TB0>     INFO: IA differences per ROC:  17.7 19.3 20.1 16.9 17.7 18.5 17.7 18.5 18.5 20.9 20.1 17.7 17.7 19.3 17.7 17.7
[13:25:25.043] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:25.043] <TB0>     INFO:    PixTestPretest::checkIdig() 
[13:25:25.043] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:26.296] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:25:26.798] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:25:27.299] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:25:27.801] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:25:28.303] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:25:28.805] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:25:29.306] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:25:29.808] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:25:30.310] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:25:30.811] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:25:31.313] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:25:31.815] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:25:32.316] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:25:32.818] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:25:33.320] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:25:33.822] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:25:34.075] <TB0>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 2.4 2.4 
[13:25:34.075] <TB0>     INFO: Test took 9035 ms.
[13:25:34.075] <TB0>     INFO: PixTestPretest::checkIdig() done.
[13:25:34.107] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:34.107] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:25:34.107] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:34.210] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 69.2812 mA
[13:25:34.311] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.3188 mA
[13:25:34.412] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  88 Ia 24.7188 mA
[13:25:34.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  85 Ia 24.7188 mA
[13:25:34.613] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  82 Ia 23.9188 mA
[13:25:34.715] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.9188 mA
[13:25:34.816] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 25.5188 mA
[13:25:34.917] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  70 Ia 23.9188 mA
[13:25:35.018] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.3188 mA
[13:25:35.119] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  88 Ia 23.9188 mA
[13:25:35.220] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.1188 mA
[13:25:35.321] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  83 Ia 24.7188 mA
[13:25:35.422] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  80 Ia 23.9188 mA
[13:25:35.523] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.9188 mA
[13:25:35.625] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.3188 mA
[13:25:35.725] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  88 Ia 24.7188 mA
[13:25:35.826] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  85 Ia 24.7188 mA
[13:25:35.926] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  82 Ia 23.9188 mA
[13:25:36.028] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.1188 mA
[13:25:36.129] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  83 Ia 24.7188 mA
[13:25:36.230] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  80 Ia 23.9188 mA
[13:25:36.331] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.1188 mA
[13:25:36.432] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  83 Ia 24.7188 mA
[13:25:36.533] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  80 Ia 23.9188 mA
[13:25:36.634] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 26.3188 mA
[13:25:36.735] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  65 Ia 23.1188 mA
[13:25:36.836] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  70 Ia 24.7188 mA
[13:25:36.937] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  67 Ia 23.9188 mA
[13:25:37.039] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.7188 mA
[13:25:37.139] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  75 Ia 23.9188 mA
[13:25:37.240] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.3188 mA
[13:25:37.342] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  88 Ia 24.7188 mA
[13:25:37.442] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  85 Ia 23.9188 mA
[13:25:37.544] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.3188 mA
[13:25:37.644] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  88 Ia 24.7188 mA
[13:25:37.745] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  85 Ia 23.9188 mA
[13:25:37.846] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.9188 mA
[13:25:37.948] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.3188 mA
[13:25:38.048] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  88 Ia 23.9188 mA
[13:25:38.150] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.3188 mA
[13:25:38.251] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  88 Ia 24.7188 mA
[13:25:38.351] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  85 Ia 23.9188 mA
[13:25:38.382] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  82
[13:25:38.382] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[13:25:38.382] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  70
[13:25:38.382] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  88
[13:25:38.383] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  80
[13:25:38.383] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[13:25:38.384] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  82
[13:25:38.384] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  80
[13:25:38.384] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  80
[13:25:38.384] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  67
[13:25:38.384] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  75
[13:25:38.384] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  85
[13:25:38.384] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  85
[13:25:38.384] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[13:25:38.384] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  88
[13:25:38.385] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  85
[13:25:40.210] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 381.9 mA = 23.8688 mA/ROC
[13:25:40.210] <TB0>     INFO: i(loss) [mA/ROC]:     18.5  20.1  18.5  19.3  18.5  18.5  18.5  19.3  18.5  19.3  19.3  19.3  19.3  18.5  19.3  19.3
[13:25:40.243] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:40.243] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:25:40.243] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:40.378] <TB0>     INFO: Expecting 231680 events.
[13:25:48.425] <TB0>     INFO: 231680 events read in total (7330ms).
[13:25:48.576] <TB0>     INFO: Test took 8331ms.
[13:25:48.777] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 96 and Delta(CalDel) = 61
[13:25:48.781] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:25:48.784] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:25:48.788] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 80 and Delta(CalDel) = 61
[13:25:48.792] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 84 and Delta(CalDel) = 64
[13:25:48.796] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 56
[13:25:48.800] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 92 and Delta(CalDel) = 59
[13:25:48.804] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 113 and Delta(CalDel) = 62
[13:25:48.807] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 91 and Delta(CalDel) = 58
[13:25:48.810] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 85 and Delta(CalDel) = 61
[13:25:48.814] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 115 and Delta(CalDel) = 60
[13:25:48.817] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 100 and Delta(CalDel) = 57
[13:25:48.820] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 104 and Delta(CalDel) = 57
[13:25:48.824] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 88 and Delta(CalDel) = 60
[13:25:48.827] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 88 and Delta(CalDel) = 64
[13:25:48.831] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 82 and Delta(CalDel) = 62
[13:25:48.871] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:25:48.909] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:48.909] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:25:48.909] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:49.045] <TB0>     INFO: Expecting 231680 events.
[13:25:57.249] <TB0>     INFO: 231680 events read in total (7489ms).
[13:25:57.254] <TB0>     INFO: Test took 8341ms.
[13:25:57.275] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30.5
[13:25:57.594] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31
[13:25:57.597] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31
[13:25:57.601] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 31
[13:25:57.604] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[13:25:57.608] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 27.5
[13:25:57.612] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 29
[13:25:57.616] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[13:25:57.620] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[13:25:57.624] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30.5
[13:25:57.628] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[13:25:57.631] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29.5
[13:25:57.635] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 28.5
[13:25:57.639] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 29
[13:25:57.643] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 151 +/- 33.5
[13:25:57.646] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 152 +/- 31
[13:25:57.683] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:25:57.683] <TB0>     INFO: CalDel:      129   141   142   149   143   116   132   144   123   142   129   128   115   136   151   152
[13:25:57.683] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:25:57.687] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters_C0.dat
[13:25:57.687] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters_C1.dat
[13:25:57.687] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters_C2.dat
[13:25:57.687] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters_C3.dat
[13:25:57.688] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters_C4.dat
[13:25:57.688] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters_C5.dat
[13:25:57.688] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters_C6.dat
[13:25:57.688] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters_C7.dat
[13:25:57.688] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters_C8.dat
[13:25:57.688] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters_C9.dat
[13:25:57.688] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters_C10.dat
[13:25:57.689] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters_C11.dat
[13:25:57.689] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters_C12.dat
[13:25:57.689] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters_C13.dat
[13:25:57.689] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters_C14.dat
[13:25:57.689] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters_C15.dat
[13:25:57.689] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:25:57.689] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:25:57.689] <TB0>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[13:25:57.689] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:25:57.774] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:25:57.774] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:25:57.774] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:25:57.774] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:25:57.777] <TB0>     INFO: ######################################################################
[13:25:57.777] <TB0>     INFO: PixTestTiming::doTest()
[13:25:57.777] <TB0>     INFO: ######################################################################
[13:25:57.777] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:57.778] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:25:57.778] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:57.778] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:26:04.371] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:26:06.643] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:26:08.917] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:26:11.189] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:26:13.462] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:26:15.736] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:26:18.009] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:26:20.281] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:26:25.748] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:26:27.268] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:26:28.788] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:26:30.308] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:26:31.827] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:26:33.346] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:26:34.867] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:26:36.386] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:26:38.846] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:26:40.365] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:26:41.885] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:26:54.232] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:26:55.752] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:26:57.271] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:26:58.790] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:27:00.310] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:27:05.312] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:27:06.832] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:27:08.353] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:27:09.872] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:27:22.229] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:27:23.749] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:27:25.269] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:27:26.788] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:27:29.440] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:27:30.960] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:27:32.481] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:27:33.001] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:27:39.656] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:27:41.176] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:27:42.696] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:27:44.216] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:27:48.837] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:27:51.110] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:27:53.383] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:27:55.655] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:27:57.928] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:28:00.201] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:28:02.474] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:28:04.747] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:28:10.681] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:28:12.954] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:28:15.227] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:28:17.500] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:28:19.773] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:28:22.046] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:28:24.319] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:28:26.591] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:28:29.513] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:28:31.786] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:28:34.059] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:28:36.331] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:28:38.604] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:28:40.876] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:28:43.149] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:28:45.423] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:28:51.453] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:28:53.726] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:28:55.999] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:28:58.271] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:29:00.545] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:29:02.817] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:29:05.090] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:29:07.363] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:29:09.070] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:29:11.343] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:29:13.616] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:29:15.889] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:29:18.162] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:29:20.434] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:29:22.707] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:29:24.980] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:29:28.755] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:29:30.275] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:29:31.794] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:29:44.896] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:29:46.417] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:29:47.936] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:29:49.456] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:29:50.975] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:29:56.632] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:29:58.151] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:29:59.670] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:30:01.190] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:30:02.710] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:30:04.229] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:30:05.748] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:30:07.268] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:30:14.428] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:30:15.948] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:30:17.468] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:30:18.988] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:30:24.832] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:30:26.352] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:30:27.872] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:30:29.392] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:30:47.370] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:30:49.643] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:30:51.916] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:30:54.188] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:30:56.461] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:30:58.734] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:31:01.007] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:31:03.280] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:31:07.057] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:31:09.330] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:31:11.603] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:31:13.876] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:31:16.149] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:31:18.422] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:31:20.695] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:31:22.967] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:31:24.489] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:31:26.762] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:31:29.035] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:31:31.308] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:31:33.581] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:31:35.854] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:31:38.126] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:31:40.784] <TB0>     INFO: TBM Phase Settings: 208
[13:31:40.784] <TB0>     INFO: 400MHz Phase: 4
[13:31:40.784] <TB0>     INFO: 160MHz Phase: 6
[13:31:40.784] <TB0>     INFO: Functional Phase Area: 4
[13:31:40.787] <TB0>     INFO: Test took 343010 ms.
[13:31:40.787] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:31:40.787] <TB0>     INFO:    ----------------------------------------------------------------------
[13:31:40.787] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:31:40.787] <TB0>     INFO:    ----------------------------------------------------------------------
[13:31:40.787] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:31:41.928] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:31:43.447] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:31:44.969] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:31:46.489] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:31:48.009] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:31:49.528] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:31:51.048] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:31:52.569] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:31:54.088] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:31:55.607] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:31:57.126] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:31:58.646] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:32:00.165] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:32:01.684] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:32:03.203] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:32:04.722] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:32:06.243] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:32:08.516] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:32:10.789] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:32:13.062] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:32:15.335] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:32:17.608] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:32:19.881] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:32:21.401] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:32:22.920] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:32:25.193] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:32:27.466] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:32:29.739] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:32:32.011] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:32:34.284] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:32:36.558] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:32:38.077] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:32:39.597] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:32:41.870] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:32:44.143] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:32:46.416] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:32:48.688] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:32:50.961] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:32:53.235] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:32:54.754] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:32:56.273] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:32:58.546] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:33:00.819] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:33:03.092] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:33:05.366] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:33:07.639] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:33:09.913] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:33:11.433] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:33:12.953] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:33:14.472] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:33:15.992] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:33:17.512] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:33:19.032] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:33:20.552] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:33:22.072] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:33:23.591] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:33:25.111] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:33:26.631] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:33:28.150] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:33:29.671] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:33:31.190] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:33:32.710] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:33:34.230] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:33:36.131] <TB0>     INFO: ROC Delay Settings: 219
[13:33:36.131] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:33:36.131] <TB0>     INFO: ROC Port 0 Delay: 3
[13:33:36.131] <TB0>     INFO: ROC Port 1 Delay: 3
[13:33:36.131] <TB0>     INFO: Functional ROC Area: 4
[13:33:36.134] <TB0>     INFO: Test took 115347 ms.
[13:33:36.134] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:33:36.134] <TB0>     INFO:    ----------------------------------------------------------------------
[13:33:36.134] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:33:36.134] <TB0>     INFO:    ----------------------------------------------------------------------
[13:33:37.275] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 a101 80b1 40c9 40c9 40c9 40c8 40c9 40c9 40c9 40c9 e062 c000 
[13:33:37.275] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a102 80c0 40c8 40c8 40c8 40c9 40c9 40c9 40c9 40c9 e022 c000 
[13:33:37.275] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a103 8000 40c8 40c8 40c9 40c9 40c8 40c8 40c9 40c9 e022 c000 
[13:33:37.275] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:33:51.379] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:51.379] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:34:05.486] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:05.486] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:34:19.587] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:19.587] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:34:33.626] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:33.626] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:34:47.742] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:47.743] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:35:01.825] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:01.825] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:35:15.927] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:15.927] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:35:30.058] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:30.058] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:35:44.248] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:44.248] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:35:58.391] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:58.774] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:58.788] <TB0>     INFO: Decoding statistics:
[13:35:58.788] <TB0>     INFO:   General information:
[13:35:58.788] <TB0>     INFO: 	 16bit words read:         240000000
[13:35:58.788] <TB0>     INFO: 	 valid events total:       20000000
[13:35:58.788] <TB0>     INFO: 	 empty events:             20000000
[13:35:58.788] <TB0>     INFO: 	 valid events with pixels: 0
[13:35:58.788] <TB0>     INFO: 	 valid pixel hits:         0
[13:35:58.788] <TB0>     INFO:   Event errors: 	           0
[13:35:58.788] <TB0>     INFO: 	 start marker:             0
[13:35:58.788] <TB0>     INFO: 	 stop marker:              0
[13:35:58.788] <TB0>     INFO: 	 overflow:                 0
[13:35:58.788] <TB0>     INFO: 	 invalid 5bit words:       0
[13:35:58.788] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:35:58.788] <TB0>     INFO:   TBM errors: 		           0
[13:35:58.788] <TB0>     INFO: 	 flawed TBM headers:       0
[13:35:58.788] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:35:58.788] <TB0>     INFO: 	 event ID mismatches:      0
[13:35:58.788] <TB0>     INFO:   ROC errors: 		           0
[13:35:58.788] <TB0>     INFO: 	 missing ROC header(s):    0
[13:35:58.788] <TB0>     INFO: 	 misplaced readback start: 0
[13:35:58.788] <TB0>     INFO:   Pixel decoding errors:	   0
[13:35:58.788] <TB0>     INFO: 	 pixel data incomplete:    0
[13:35:58.788] <TB0>     INFO: 	 pixel address:            0
[13:35:58.788] <TB0>     INFO: 	 pulse height fill bit:    0
[13:35:58.788] <TB0>     INFO: 	 buffer corruption:        0
[13:35:58.788] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:58.789] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:35:58.789] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:58.789] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:58.789] <TB0>     INFO:    Read back bit status: 1
[13:35:58.789] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:58.789] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:58.789] <TB0>     INFO:    Timings are good!
[13:35:58.789] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:58.789] <TB0>     INFO: Test took 142655 ms.
[13:35:58.789] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:35:58.789] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:35:58.789] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:35:58.789] <TB0>     INFO: PixTestTiming::doTest took 601015 ms.
[13:35:58.789] <TB0>     INFO: PixTestTiming::doTest() done
[13:35:58.789] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:35:58.789] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:35:58.789] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:35:58.789] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:35:58.789] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:35:58.790] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:35:58.790] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:35:59.141] <TB0>     INFO: ######################################################################
[13:35:59.141] <TB0>     INFO: PixTestAlive::doTest()
[13:35:59.141] <TB0>     INFO: ######################################################################
[13:35:59.144] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:59.144] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:35:59.144] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:59.145] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:35:59.492] <TB0>     INFO: Expecting 41600 events.
[13:36:03.581] <TB0>     INFO: 41600 events read in total (3374ms).
[13:36:03.582] <TB0>     INFO: Test took 4437ms.
[13:36:03.589] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:03.589] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:36:03.589] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:36:03.964] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:36:03.964] <TB0>     INFO: number of dead pixels (per ROC):     0    1    0    0    0    0    0    0    0    0    1    0    0    0    0    0
[13:36:03.964] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    1    0    0    0    0    0    0    0    0    1    0    0    0    0    0
[13:36:03.967] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:03.967] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:36:03.967] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:03.968] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:36:04.310] <TB0>     INFO: Expecting 41600 events.
[13:36:07.274] <TB0>     INFO: 41600 events read in total (2249ms).
[13:36:07.274] <TB0>     INFO: Test took 3306ms.
[13:36:07.274] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:07.274] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:36:07.274] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:36:07.275] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:36:07.680] <TB0>     INFO: PixTestAlive::maskTest() done
[13:36:07.680] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:36:07.684] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:07.684] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:36:07.684] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:07.685] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:36:08.030] <TB0>     INFO: Expecting 41600 events.
[13:36:12.110] <TB0>     INFO: 41600 events read in total (3365ms).
[13:36:12.110] <TB0>     INFO: Test took 4425ms.
[13:36:12.118] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:12.118] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:36:12.118] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:36:12.495] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:36:12.495] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:36:12.495] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:36:12.495] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:36:12.503] <TB0>     INFO: ######################################################################
[13:36:12.503] <TB0>     INFO: PixTestTrim::doTest()
[13:36:12.503] <TB0>     INFO: ######################################################################
[13:36:12.506] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:12.506] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:36:12.506] <TB0>     INFO:    ----------------------------------------------------------------------
[13:36:12.583] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:36:12.583] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:36:12.595] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:36:12.595] <TB0>     INFO:     run 1 of 1
[13:36:12.595] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:36:12.939] <TB0>     INFO: Expecting 5025280 events.
[13:36:57.902] <TB0>     INFO: 1409472 events read in total (44249ms).
[13:37:42.237] <TB0>     INFO: 2809544 events read in total (88584ms).
[13:38:25.079] <TB0>     INFO: 4218664 events read in total (131426ms).
[13:38:50.754] <TB0>     INFO: 5025280 events read in total (157101ms).
[13:38:50.790] <TB0>     INFO: Test took 158195ms.
[13:38:50.845] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:50.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:38:52.340] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:38:53.719] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:55.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:38:56.422] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:38:57.722] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:59.071] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:39:00.397] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:39:01.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:39:03.171] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:39:04.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:39:06.017] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:39:07.398] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:39:08.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:39:10.134] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:39:11.440] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:39:12.766] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236154880
[13:39:12.769] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.147 minThrLimit = 100.133 minThrNLimit = 122.062 -> result = 100.147 -> 100
[13:39:12.769] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.597 minThrLimit = 103.566 minThrNLimit = 125.246 -> result = 103.597 -> 103
[13:39:12.769] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.627 minThrLimit = 102.596 minThrNLimit = 125.969 -> result = 102.627 -> 102
[13:39:12.770] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6957 minThrLimit = 90.6361 minThrNLimit = 110.305 -> result = 90.6957 -> 90
[13:39:12.770] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5425 minThrLimit = 96.5388 minThrNLimit = 113.314 -> result = 96.5425 -> 96
[13:39:12.770] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1832 minThrLimit = 91.1641 minThrNLimit = 115.472 -> result = 91.1832 -> 91
[13:39:12.771] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7073 minThrLimit = 87.6895 minThrNLimit = 108.029 -> result = 87.7073 -> 87
[13:39:12.771] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.7305 minThrLimit = 99.7232 minThrNLimit = 122.368 -> result = 99.7305 -> 99
[13:39:12.772] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6608 minThrLimit = 94.6381 minThrNLimit = 116.421 -> result = 94.6608 -> 94
[13:39:12.772] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.796 minThrLimit = 102.74 minThrNLimit = 128.583 -> result = 102.796 -> 102
[13:39:12.772] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.482 minThrLimit = 108.376 minThrNLimit = 136.645 -> result = 108.482 -> 108
[13:39:12.773] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.6752 minThrLimit = 98.651 minThrNLimit = 121.097 -> result = 98.6752 -> 98
[13:39:12.773] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.541 minThrLimit = 100.532 minThrNLimit = 124.097 -> result = 100.541 -> 100
[13:39:12.773] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9243 minThrLimit = 90.885 minThrNLimit = 115.34 -> result = 90.9243 -> 90
[13:39:12.774] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3495 minThrLimit = 92.3022 minThrNLimit = 111.936 -> result = 92.3495 -> 92
[13:39:12.774] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8144 minThrLimit = 95.8114 minThrNLimit = 116.059 -> result = 95.8144 -> 95
[13:39:12.774] <TB0>     INFO: ROC 0 VthrComp = 100
[13:39:12.774] <TB0>     INFO: ROC 1 VthrComp = 103
[13:39:12.774] <TB0>     INFO: ROC 2 VthrComp = 102
[13:39:12.774] <TB0>     INFO: ROC 3 VthrComp = 90
[13:39:12.775] <TB0>     INFO: ROC 4 VthrComp = 96
[13:39:12.775] <TB0>     INFO: ROC 5 VthrComp = 91
[13:39:12.775] <TB0>     INFO: ROC 6 VthrComp = 87
[13:39:12.775] <TB0>     INFO: ROC 7 VthrComp = 99
[13:39:12.775] <TB0>     INFO: ROC 8 VthrComp = 94
[13:39:12.775] <TB0>     INFO: ROC 9 VthrComp = 102
[13:39:12.776] <TB0>     INFO: ROC 10 VthrComp = 108
[13:39:12.776] <TB0>     INFO: ROC 11 VthrComp = 98
[13:39:12.776] <TB0>     INFO: ROC 12 VthrComp = 100
[13:39:12.776] <TB0>     INFO: ROC 13 VthrComp = 90
[13:39:12.776] <TB0>     INFO: ROC 14 VthrComp = 92
[13:39:12.776] <TB0>     INFO: ROC 15 VthrComp = 95
[13:39:12.776] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:39:12.776] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:39:12.788] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:39:12.788] <TB0>     INFO:     run 1 of 1
[13:39:12.789] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:39:13.132] <TB0>     INFO: Expecting 5025280 events.
[13:39:49.199] <TB0>     INFO: 889680 events read in total (35350ms).
[13:40:24.682] <TB0>     INFO: 1777560 events read in total (70833ms).
[13:41:00.155] <TB0>     INFO: 2664424 events read in total (106306ms).
[13:41:35.361] <TB0>     INFO: 3541760 events read in total (141512ms).
[13:42:08.877] <TB0>     INFO: 4415224 events read in total (175028ms).
[13:42:33.470] <TB0>     INFO: 5025280 events read in total (199621ms).
[13:42:33.534] <TB0>     INFO: Test took 200745ms.
[13:42:33.698] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:34.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:42:35.655] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:42:37.252] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:42:38.832] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:42:40.403] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:42:41.997] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:42:43.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:42:45.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:42:46.711] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:42:48.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:42:49.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:42:51.431] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:42:53.011] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:42:54.573] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:42:56.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:42:57.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:42:59.288] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279863296
[13:42:59.291] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.8866 for pixel 29/12 mean/min/max = 44.3405/31.7758/56.9052
[13:42:59.291] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.6863 for pixel 23/19 mean/min/max = 46.1696/32.6428/59.6965
[13:42:59.291] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 61.146 for pixel 7/11 mean/min/max = 46.7771/32.2925/61.2617
[13:42:59.292] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.242 for pixel 5/11 mean/min/max = 45.9622/33.6415/58.2829
[13:42:59.292] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.2559 for pixel 14/16 mean/min/max = 45.989/32.7206/59.2574
[13:42:59.292] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.1234 for pixel 5/46 mean/min/max = 45.263/33.369/57.157
[13:42:59.293] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.3397 for pixel 6/1 mean/min/max = 45.5667/32.6664/58.467
[13:42:59.293] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 61.5314 for pixel 18/5 mean/min/max = 46.833/32.0694/61.5966
[13:42:59.293] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.3595 for pixel 4/3 mean/min/max = 45.7277/33.0755/58.38
[13:42:59.294] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.7774 for pixel 8/1 mean/min/max = 44.8207/32.8405/56.801
[13:42:59.294] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 60.4125 for pixel 15/4 mean/min/max = 47.381/34.1054/60.6565
[13:42:59.294] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 62.3383 for pixel 0/37 mean/min/max = 47.1925/31.8384/62.5466
[13:42:59.295] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.3149 for pixel 23/10 mean/min/max = 44.8462/32.3717/57.3207
[13:42:59.295] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.0853 for pixel 2/1 mean/min/max = 45.7649/34.3966/57.1331
[13:42:59.295] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 61.2335 for pixel 8/76 mean/min/max = 47.1348/33.0188/61.2507
[13:42:59.296] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 60.6864 for pixel 24/78 mean/min/max = 46.4719/32.1987/60.7452
[13:42:59.296] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:42:59.428] <TB0>     INFO: Expecting 411648 events.
[13:43:07.114] <TB0>     INFO: 411648 events read in total (6971ms).
[13:43:07.121] <TB0>     INFO: Expecting 411648 events.
[13:43:14.759] <TB0>     INFO: 411648 events read in total (6976ms).
[13:43:14.768] <TB0>     INFO: Expecting 411648 events.
[13:43:22.405] <TB0>     INFO: 411648 events read in total (6978ms).
[13:43:22.416] <TB0>     INFO: Expecting 411648 events.
[13:43:30.039] <TB0>     INFO: 411648 events read in total (6968ms).
[13:43:30.052] <TB0>     INFO: Expecting 411648 events.
[13:43:37.633] <TB0>     INFO: 411648 events read in total (6925ms).
[13:43:37.648] <TB0>     INFO: Expecting 411648 events.
[13:43:45.271] <TB0>     INFO: 411648 events read in total (6962ms).
[13:43:45.289] <TB0>     INFO: Expecting 411648 events.
[13:43:52.906] <TB0>     INFO: 411648 events read in total (6963ms).
[13:43:52.927] <TB0>     INFO: Expecting 411648 events.
[13:44:00.549] <TB0>     INFO: 411648 events read in total (6970ms).
[13:44:00.573] <TB0>     INFO: Expecting 411648 events.
[13:44:08.200] <TB0>     INFO: 411648 events read in total (6981ms).
[13:44:08.225] <TB0>     INFO: Expecting 411648 events.
[13:44:15.851] <TB0>     INFO: 411648 events read in total (6980ms).
[13:44:15.879] <TB0>     INFO: Expecting 411648 events.
[13:44:23.524] <TB0>     INFO: 411648 events read in total (7005ms).
[13:44:23.555] <TB0>     INFO: Expecting 411648 events.
[13:44:31.150] <TB0>     INFO: 411648 events read in total (6957ms).
[13:44:31.183] <TB0>     INFO: Expecting 411648 events.
[13:44:38.791] <TB0>     INFO: 411648 events read in total (6969ms).
[13:44:38.827] <TB0>     INFO: Expecting 411648 events.
[13:44:46.465] <TB0>     INFO: 411648 events read in total (7002ms).
[13:44:46.503] <TB0>     INFO: Expecting 411648 events.
[13:44:54.118] <TB0>     INFO: 411648 events read in total (6983ms).
[13:44:54.159] <TB0>     INFO: Expecting 411648 events.
[13:45:01.839] <TB0>     INFO: 411648 events read in total (7055ms).
[13:45:01.884] <TB0>     INFO: Test took 122588ms.
[13:45:02.387] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0039 < 35 for itrim = 104; old thr = 33.2378 ... break
[13:45:02.419] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8897 < 35 for itrim+1 = 115; old thr = 34.6063 ... break
[13:45:02.456] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1305 < 35 for itrim = 121; old thr = 33.4551 ... break
[13:45:02.490] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7092 < 35 for itrim+1 = 108; old thr = 34.7053 ... break
[13:45:02.516] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7601 < 35 for itrim+1 = 100; old thr = 34.7916 ... break
[13:45:02.551] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3395 < 35 for itrim = 96; old thr = 34.2508 ... break
[13:45:02.587] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7118 < 35 for itrim+1 = 110; old thr = 34.9956 ... break
[13:45:02.623] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1641 < 35 for itrim = 109; old thr = 34.799 ... break
[13:45:02.658] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0335 < 35 for itrim = 108; old thr = 34.3377 ... break
[13:45:02.697] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.6353 < 35 for itrim+1 = 99; old thr = 34.5815 ... break
[13:45:02.737] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5594 < 35 for itrim+1 = 118; old thr = 34.6121 ... break
[13:45:02.771] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0877 < 35 for itrim = 117; old thr = 34.8525 ... break
[13:45:02.810] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1755 < 35 for itrim = 108; old thr = 33.9979 ... break
[13:45:02.850] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4782 < 35 for itrim = 114; old thr = 32.9935 ... break
[13:45:02.887] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6067 < 35 for itrim = 120; old thr = 34.0145 ... break
[13:45:02.927] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2247 < 35 for itrim = 119; old thr = 34.7489 ... break
[13:45:02.002] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:45:03.012] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:45:03.012] <TB0>     INFO:     run 1 of 1
[13:45:03.012] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:03.355] <TB0>     INFO: Expecting 5025280 events.
[13:45:39.256] <TB0>     INFO: 870072 events read in total (35186ms).
[13:46:14.514] <TB0>     INFO: 1738400 events read in total (70444ms).
[13:46:49.816] <TB0>     INFO: 2606480 events read in total (105746ms).
[13:47:25.092] <TB0>     INFO: 3464928 events read in total (141022ms).
[13:48:00.112] <TB0>     INFO: 4318928 events read in total (176043ms).
[13:48:29.020] <TB0>     INFO: 5025280 events read in total (204950ms).
[13:48:29.094] <TB0>     INFO: Test took 206082ms.
[13:48:29.274] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:29.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:31.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:32.716] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:34.267] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:35.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:37.368] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:48:38.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:48:40.403] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:48:41.945] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:43.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:45.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:48:46.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:48:48.119] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:49.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:51.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:52.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:54.273] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 317206528
[13:48:54.275] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 1.500000 .. 255.000000
[13:48:54.350] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 255 (-1/-1) hits flags = 528 (plus default)
[13:48:54.359] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:48:54.359] <TB0>     INFO:     run 1 of 1
[13:48:54.360] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:54.705] <TB0>     INFO: Expecting 8486400 events.
[13:49:29.769] <TB0>     INFO: 825640 events read in total (34346ms).
[13:50:04.101] <TB0>     INFO: 1651128 events read in total (68678ms).
[13:50:38.558] <TB0>     INFO: 2477000 events read in total (103135ms).
[13:51:12.751] <TB0>     INFO: 3302728 events read in total (137328ms).
[13:51:46.971] <TB0>     INFO: 4128768 events read in total (171548ms).
[13:52:21.218] <TB0>     INFO: 4954128 events read in total (205795ms).
[13:52:55.290] <TB0>     INFO: 5778152 events read in total (239867ms).
[13:53:29.316] <TB0>     INFO: 6601168 events read in total (273893ms).
[13:54:03.298] <TB0>     INFO: 7424144 events read in total (307875ms).
[13:54:37.498] <TB0>     INFO: 8247000 events read in total (342075ms).
[13:54:47.713] <TB0>     INFO: 8486400 events read in total (352291ms).
[13:54:47.806] <TB0>     INFO: Test took 353447ms.
[13:54:48.115] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:48.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:54:50.615] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:54:52.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:54:54.318] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:54:56.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:58.051] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:59.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:01.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:03.583] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:05.449] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:07.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:09.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:11.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:12.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:14.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:16.567] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:18.427] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 488292352
[13:55:18.509] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 11.989136 .. 45.444472
[13:55:18.583] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 1 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:55:18.593] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:55:18.593] <TB0>     INFO:     run 1 of 1
[13:55:18.593] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:18.935] <TB0>     INFO: Expecting 1830400 events.
[13:56:00.864] <TB0>     INFO: 1195176 events read in total (41201ms).
[13:56:22.890] <TB0>     INFO: 1830400 events read in total (63227ms).
[13:56:22.907] <TB0>     INFO: Test took 64314ms.
[13:56:22.941] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:23.012] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:23.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:24.937] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:25.891] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:26.846] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:27.797] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:28.755] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:29.713] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:30.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:31.620] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:32.576] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:33.530] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:34.482] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:35.438] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:36.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:37.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:38.305] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 267993088
[13:56:38.386] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 17.597461 .. 42.392065
[13:56:38.461] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 7 .. 52 (-1/-1) hits flags = 528 (plus default)
[13:56:38.471] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:56:38.471] <TB0>     INFO:     run 1 of 1
[13:56:38.471] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:38.815] <TB0>     INFO: Expecting 1530880 events.
[13:57:20.906] <TB0>     INFO: 1189832 events read in total (41377ms).
[13:57:33.172] <TB0>     INFO: 1530880 events read in total (53643ms).
[13:57:33.182] <TB0>     INFO: Test took 54711ms.
[13:57:33.211] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:33.274] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:34.204] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:35.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:36.069] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:36.997] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:37.927] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:38.857] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:39.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:40.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:41.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:57:42.608] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:43.558] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:44.512] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:45.461] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:46.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:47.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:48.319] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259158016
[13:57:48.400] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 21.462979 .. 41.773874
[13:57:48.474] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 11 .. 51 (-1/-1) hits flags = 528 (plus default)
[13:57:48.484] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:57:48.484] <TB0>     INFO:     run 1 of 1
[13:57:48.484] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:48.828] <TB0>     INFO: Expecting 1364480 events.
[13:58:30.740] <TB0>     INFO: 1170512 events read in total (41197ms).
[13:58:37.911] <TB0>     INFO: 1364480 events read in total (48368ms).
[13:58:37.924] <TB0>     INFO: Test took 49440ms.
[13:58:37.953] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:38.014] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:38.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:39.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:40.774] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:41.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:42.618] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:43.542] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:44.465] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:45.385] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:46.311] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:47.235] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:48.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:49.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:50.024] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:50.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:51.903] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:52.843] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 336531456
[13:58:52.925] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:58:52.925] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:58:52.935] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:58:52.935] <TB0>     INFO:     run 1 of 1
[13:58:52.935] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:53.277] <TB0>     INFO: Expecting 1364480 events.
[13:59:33.687] <TB0>     INFO: 1075984 events read in total (39695ms).
[13:59:44.538] <TB0>     INFO: 1364480 events read in total (50546ms).
[13:59:44.551] <TB0>     INFO: Test took 51616ms.
[13:59:44.584] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:44.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:45.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:46.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:47.534] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:48.494] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:49.457] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:50.416] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:51.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:52.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:53.295] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:54.253] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:55.209] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:56.167] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:57.127] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:58.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:59.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:00.012] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356806656
[14:00:00.046] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C0.dat
[14:00:00.046] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C1.dat
[14:00:00.046] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C2.dat
[14:00:00.046] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C3.dat
[14:00:00.046] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C4.dat
[14:00:00.046] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C5.dat
[14:00:00.046] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C6.dat
[14:00:00.046] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C7.dat
[14:00:00.046] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C8.dat
[14:00:00.047] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C9.dat
[14:00:00.047] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C10.dat
[14:00:00.047] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C11.dat
[14:00:00.047] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C12.dat
[14:00:00.047] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C13.dat
[14:00:00.047] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C14.dat
[14:00:00.047] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C15.dat
[14:00:00.047] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//trimParameters35_C0.dat
[14:00:00.054] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//trimParameters35_C1.dat
[14:00:00.061] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//trimParameters35_C2.dat
[14:00:00.068] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//trimParameters35_C3.dat
[14:00:00.074] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//trimParameters35_C4.dat
[14:00:00.081] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//trimParameters35_C5.dat
[14:00:00.088] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//trimParameters35_C6.dat
[14:00:00.095] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//trimParameters35_C7.dat
[14:00:00.102] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//trimParameters35_C8.dat
[14:00:00.108] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//trimParameters35_C9.dat
[14:00:00.115] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//trimParameters35_C10.dat
[14:00:00.122] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//trimParameters35_C11.dat
[14:00:00.129] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//trimParameters35_C12.dat
[14:00:00.136] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//trimParameters35_C13.dat
[14:00:00.143] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//trimParameters35_C14.dat
[14:00:00.150] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//trimParameters35_C15.dat
[14:00:00.157] <TB0>     INFO: PixTestTrim::trimTest() done
[14:00:00.157] <TB0>     INFO: vtrim:     104 115 121 108 100  96 110 109 108  99 118 117 108 114 120 119 
[14:00:00.157] <TB0>     INFO: vthrcomp:  100 103 102  90  96  91  87  99  94 102 108  98 100  90  92  95 
[14:00:00.157] <TB0>     INFO: vcal mean:  34.98  34.98  34.97  34.97  34.98  35.00  34.98  35.01  35.01  35.01  35.02  34.98  34.98  34.98  34.99  34.96 
[14:00:00.157] <TB0>     INFO: vcal RMS:    0.86   1.07   0.92   0.83   0.88   0.81   0.84   1.04   0.86   0.81   0.98   0.91   0.82   0.80   0.88   0.90 
[14:00:00.157] <TB0>     INFO: bits mean:  10.07   9.94   9.44   9.42   9.41   9.32   9.35   9.32   9.31   9.71   8.24   9.19   9.71   9.51   9.36   9.65 
[14:00:00.157] <TB0>     INFO: bits RMS:    2.61   2.43   2.63   2.54   2.68   2.71   2.74   2.72   2.70   2.57   2.82   2.79   2.64   2.41   2.62   2.57 
[14:00:00.167] <TB0>     INFO:    ----------------------------------------------------------------------
[14:00:00.167] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:00:00.167] <TB0>     INFO:    ----------------------------------------------------------------------
[14:00:00.170] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:00:00.170] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:00:00.180] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:00:00.180] <TB0>     INFO:     run 1 of 1
[14:00:00.180] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:00.525] <TB0>     INFO: Expecting 4160000 events.
[14:00:48.163] <TB0>     INFO: 1178760 events read in total (46923ms).
[14:01:35.079] <TB0>     INFO: 2345675 events read in total (93839ms).
[14:02:21.488] <TB0>     INFO: 3498890 events read in total (140248ms).
[14:02:48.071] <TB0>     INFO: 4160000 events read in total (166831ms).
[14:02:48.119] <TB0>     INFO: Test took 167940ms.
[14:02:48.234] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:48.461] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:50.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:52.202] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:54.046] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:55.937] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:57.845] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:59.719] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:01.591] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:03.463] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:05.341] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:07.223] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:09.092] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:10.968] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:12.847] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:14.695] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:16.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:18.466] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 403963904
[14:03:18.466] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:03:18.540] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:03:18.540] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 173 (-1/-1) hits flags = 528 (plus default)
[14:03:18.550] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:03:18.550] <TB0>     INFO:     run 1 of 1
[14:03:18.550] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:18.893] <TB0>     INFO: Expecting 3619200 events.
[14:04:07.750] <TB0>     INFO: 1220235 events read in total (48143ms).
[14:04:55.483] <TB0>     INFO: 2422265 events read in total (95877ms).
[14:05:43.086] <TB0>     INFO: 3619200 events read in total (143479ms).
[14:05:43.128] <TB0>     INFO: Test took 144578ms.
[14:05:43.218] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:43.398] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:45.126] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:46.851] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:48.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:50.317] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:52.066] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:53.815] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:55.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:57.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:58.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:00.660] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:02.331] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:04.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:05.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:07.520] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:09.247] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:10.962] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 377929728
[14:06:10.963] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:06:11.036] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:06:11.036] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[14:06:11.046] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:06:11.046] <TB0>     INFO:     run 1 of 1
[14:06:11.046] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:11.389] <TB0>     INFO: Expecting 3452800 events.
[14:07:00.004] <TB0>     INFO: 1256345 events read in total (48900ms).
[14:07:49.533] <TB0>     INFO: 2491490 events read in total (97429ms).
[14:08:27.394] <TB0>     INFO: 3452800 events read in total (135290ms).
[14:08:27.431] <TB0>     INFO: Test took 136385ms.
[14:08:27.511] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:27.668] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:29.328] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:30.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:32.584] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:34.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:35.922] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:37.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:39.334] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:41.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:42.660] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:44.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:45.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:47.614] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:49.274] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:50.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:52.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:54.336] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 377929728
[14:08:54.337] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:08:54.410] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:08:54.410] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[14:08:54.420] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:08:54.420] <TB0>     INFO:     run 1 of 1
[14:08:54.420] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:54.762] <TB0>     INFO: Expecting 3411200 events.
[14:09:44.864] <TB0>     INFO: 1265965 events read in total (49387ms).
[14:10:33.709] <TB0>     INFO: 2509835 events read in total (98232ms).
[14:11:09.108] <TB0>     INFO: 3411200 events read in total (133631ms).
[14:11:09.145] <TB0>     INFO: Test took 134725ms.
[14:11:09.223] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:09.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:11.063] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:12.722] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:14.355] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:16.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:17.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:19.438] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:21.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:22.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:24.503] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:26.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:27.772] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:29.417] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:31.069] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:32.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:34.427] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:36.085] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 377929728
[14:11:36.086] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:11:36.159] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:11:36.159] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[14:11:36.169] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:11:36.169] <TB0>     INFO:     run 1 of 1
[14:11:36.169] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:36.515] <TB0>     INFO: Expecting 3411200 events.
[14:12:26.629] <TB0>     INFO: 1265770 events read in total (49399ms).
[14:13:15.481] <TB0>     INFO: 2509105 events read in total (98251ms).
[14:13:50.931] <TB0>     INFO: 3411200 events read in total (133701ms).
[14:13:50.968] <TB0>     INFO: Test took 134799ms.
[14:13:51.045] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:51.197] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:52.843] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:54.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:56.073] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:57.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:59.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:01.104] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:02.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:04.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:06.132] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:07.787] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:09.384] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:11.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:12.657] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:14.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:15.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:17.650] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 377929728
[14:14:17.651] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.50666, thr difference RMS: 1.69217
[14:14:17.651] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 11.8028, thr difference RMS: 1.33696
[14:14:17.651] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.5529, thr difference RMS: 1.24304
[14:14:17.651] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.18569, thr difference RMS: 1.5483
[14:14:17.651] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.6976, thr difference RMS: 1.28974
[14:14:17.652] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.25714, thr difference RMS: 1.49178
[14:14:17.652] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.24128, thr difference RMS: 1.62775
[14:14:17.652] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 11.1943, thr difference RMS: 1.56546
[14:14:17.652] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.62881, thr difference RMS: 1.79358
[14:14:17.652] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.12779, thr difference RMS: 1.67864
[14:14:17.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.15629, thr difference RMS: 1.36345
[14:14:17.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.1368, thr difference RMS: 1.36932
[14:14:17.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.53774, thr difference RMS: 1.54332
[14:14:17.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.9111, thr difference RMS: 1.44882
[14:14:17.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.15811, thr difference RMS: 1.61995
[14:14:17.654] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.1603, thr difference RMS: 1.58131
[14:14:17.654] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.41694, thr difference RMS: 1.70393
[14:14:17.654] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 11.6562, thr difference RMS: 1.32609
[14:14:17.654] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.5448, thr difference RMS: 1.22861
[14:14:17.654] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.18206, thr difference RMS: 1.55478
[14:14:17.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.6673, thr difference RMS: 1.30269
[14:14:17.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.26198, thr difference RMS: 1.48254
[14:14:17.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.15009, thr difference RMS: 1.6268
[14:14:17.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 11.2022, thr difference RMS: 1.56698
[14:14:17.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.57299, thr difference RMS: 1.8084
[14:14:17.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.23939, thr difference RMS: 1.65628
[14:14:17.656] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.03348, thr difference RMS: 1.35753
[14:14:17.656] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.1042, thr difference RMS: 1.3831
[14:14:17.656] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.50707, thr difference RMS: 1.56223
[14:14:17.656] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.88291, thr difference RMS: 1.46368
[14:14:17.656] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.16635, thr difference RMS: 1.62161
[14:14:17.657] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.11334, thr difference RMS: 1.60125
[14:14:17.657] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.4763, thr difference RMS: 1.6958
[14:14:17.657] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 11.7526, thr difference RMS: 1.32742
[14:14:17.657] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.6357, thr difference RMS: 1.23724
[14:14:17.657] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.30319, thr difference RMS: 1.54859
[14:14:17.658] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.7224, thr difference RMS: 1.3106
[14:14:17.658] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.53289, thr difference RMS: 1.46645
[14:14:17.658] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.18319, thr difference RMS: 1.63094
[14:14:17.658] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.3599, thr difference RMS: 1.59272
[14:14:17.658] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.52986, thr difference RMS: 1.80702
[14:14:17.658] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.43126, thr difference RMS: 1.68211
[14:14:17.659] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.96154, thr difference RMS: 1.36502
[14:14:17.659] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.1557, thr difference RMS: 1.37395
[14:14:17.659] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.56159, thr difference RMS: 1.54743
[14:14:17.659] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.99325, thr difference RMS: 1.43813
[14:14:17.659] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.24516, thr difference RMS: 1.61113
[14:14:17.660] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.07884, thr difference RMS: 1.61456
[14:14:17.660] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.52433, thr difference RMS: 1.69716
[14:14:17.660] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 11.9067, thr difference RMS: 1.31746
[14:14:17.660] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.7499, thr difference RMS: 1.20487
[14:14:17.660] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.40831, thr difference RMS: 1.53788
[14:14:17.661] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.771, thr difference RMS: 1.30917
[14:14:17.661] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.73285, thr difference RMS: 1.45261
[14:14:17.661] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.26823, thr difference RMS: 1.5922
[14:14:17.661] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.5798, thr difference RMS: 1.61093
[14:14:17.661] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.57154, thr difference RMS: 1.82881
[14:14:17.662] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.55665, thr difference RMS: 1.69316
[14:14:17.662] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.94077, thr difference RMS: 1.38837
[14:14:17.662] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.3388, thr difference RMS: 1.3762
[14:14:17.662] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.67101, thr difference RMS: 1.55361
[14:14:17.662] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.90167, thr difference RMS: 1.43846
[14:14:17.663] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.33662, thr difference RMS: 1.611
[14:14:17.663] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.07239, thr difference RMS: 1.60253
[14:14:17.764] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:14:17.767] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2285 seconds
[14:14:17.767] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:14:18.478] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:14:18.478] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:14:18.481] <TB0>     INFO: ######################################################################
[14:14:18.481] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:14:18.481] <TB0>     INFO: ######################################################################
[14:14:18.481] <TB0>     INFO:    ----------------------------------------------------------------------
[14:14:18.481] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:14:18.481] <TB0>     INFO:    ----------------------------------------------------------------------
[14:14:18.481] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:14:18.492] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:14:18.492] <TB0>     INFO:     run 1 of 1
[14:14:18.492] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:18.834] <TB0>     INFO: Expecting 59072000 events.
[14:14:47.799] <TB0>     INFO: 1072400 events read in total (28250ms).
[14:15:16.118] <TB0>     INFO: 2141200 events read in total (56569ms).
[14:15:44.399] <TB0>     INFO: 3210000 events read in total (84850ms).
[14:16:12.817] <TB0>     INFO: 4282400 events read in total (113268ms).
[14:16:41.193] <TB0>     INFO: 5350400 events read in total (141644ms).
[14:17:09.793] <TB0>     INFO: 6419400 events read in total (170244ms).
[14:17:38.318] <TB0>     INFO: 7490800 events read in total (198769ms).
[14:18:06.801] <TB0>     INFO: 8559000 events read in total (227252ms).
[14:18:35.116] <TB0>     INFO: 9627200 events read in total (255567ms).
[14:19:03.650] <TB0>     INFO: 10699200 events read in total (284101ms).
[14:19:32.262] <TB0>     INFO: 11767800 events read in total (312713ms).
[14:20:00.621] <TB0>     INFO: 12836000 events read in total (341072ms).
[14:20:29.217] <TB0>     INFO: 13908200 events read in total (369668ms).
[14:20:57.667] <TB0>     INFO: 14976800 events read in total (398118ms).
[14:21:26.183] <TB0>     INFO: 16045200 events read in total (426634ms).
[14:21:54.591] <TB0>     INFO: 17116800 events read in total (455042ms).
[14:22:23.035] <TB0>     INFO: 18185800 events read in total (483486ms).
[14:22:51.364] <TB0>     INFO: 19254400 events read in total (511815ms).
[14:23:19.692] <TB0>     INFO: 20326800 events read in total (540143ms).
[14:23:47.924] <TB0>     INFO: 21395200 events read in total (568375ms).
[14:24:16.230] <TB0>     INFO: 22462800 events read in total (596681ms).
[14:24:44.466] <TB0>     INFO: 23533600 events read in total (624917ms).
[14:25:12.835] <TB0>     INFO: 24603600 events read in total (653286ms).
[14:25:41.207] <TB0>     INFO: 25671600 events read in total (681658ms).
[14:26:09.636] <TB0>     INFO: 26741800 events read in total (710087ms).
[14:26:38.131] <TB0>     INFO: 27812600 events read in total (738582ms).
[14:27:06.514] <TB0>     INFO: 28880800 events read in total (766965ms).
[14:27:35.010] <TB0>     INFO: 29950600 events read in total (795461ms).
[14:28:03.453] <TB0>     INFO: 31021400 events read in total (823904ms).
[14:28:31.975] <TB0>     INFO: 32089400 events read in total (852426ms).
[14:29:00.458] <TB0>     INFO: 33157600 events read in total (880909ms).
[14:29:29.013] <TB0>     INFO: 34229200 events read in total (909464ms).
[14:29:57.448] <TB0>     INFO: 35297200 events read in total (937899ms).
[14:30:25.935] <TB0>     INFO: 36365200 events read in total (966386ms).
[14:30:54.270] <TB0>     INFO: 37435400 events read in total (994721ms).
[14:31:22.739] <TB0>     INFO: 38504800 events read in total (1023190ms).
[14:31:51.223] <TB0>     INFO: 39573000 events read in total (1051674ms).
[14:32:19.777] <TB0>     INFO: 40642200 events read in total (1080228ms).
[14:32:48.176] <TB0>     INFO: 41712600 events read in total (1108627ms).
[14:33:16.602] <TB0>     INFO: 42780200 events read in total (1137053ms).
[14:33:45.067] <TB0>     INFO: 43848200 events read in total (1165518ms).
[14:34:13.399] <TB0>     INFO: 44917200 events read in total (1193850ms).
[14:34:41.750] <TB0>     INFO: 45987800 events read in total (1222201ms).
[14:35:10.078] <TB0>     INFO: 47055600 events read in total (1250529ms).
[14:35:38.565] <TB0>     INFO: 48123000 events read in total (1279016ms).
[14:36:06.980] <TB0>     INFO: 49192600 events read in total (1307431ms).
[14:36:35.305] <TB0>     INFO: 50262400 events read in total (1335756ms).
[14:37:03.743] <TB0>     INFO: 51329600 events read in total (1364194ms).
[14:37:32.178] <TB0>     INFO: 52397200 events read in total (1392629ms).
[14:37:59.342] <TB0>     INFO: 53467400 events read in total (1419793ms).
[14:38:29.040] <TB0>     INFO: 54536400 events read in total (1449491ms).
[14:38:57.469] <TB0>     INFO: 55604000 events read in total (1477920ms).
[14:39:25.986] <TB0>     INFO: 56671600 events read in total (1506437ms).
[14:39:54.359] <TB0>     INFO: 57741400 events read in total (1534810ms).
[14:40:22.840] <TB0>     INFO: 58811200 events read in total (1563291ms).
[14:40:30.114] <TB0>     INFO: 59072000 events read in total (1570565ms).
[14:40:30.133] <TB0>     INFO: Test took 1571642ms.
[14:40:30.190] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:30.315] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:30.315] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:31.482] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:31.482] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:32.631] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:32.631] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:33.796] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:33.796] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:34.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:34.969] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:36.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:36.139] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:37.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:37.302] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:38.461] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:38.461] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:39.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:39.636] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:40.809] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:40.809] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:41.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:41.987] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:43.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:43.162] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:44.335] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:44.335] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:45.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:45.518] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:46.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:46.697] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:47.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:47.880] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:40:49.035] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498302976
[14:40:49.068] <TB0>     INFO: PixTestScurves::scurves() done 
[14:40:49.068] <TB0>     INFO: Vcal mean:  35.00  35.08  35.04  35.00  35.02  35.04  35.04  35.08  35.14  35.05  35.05  35.07  35.04  35.05  35.13  35.10 
[14:40:49.068] <TB0>     INFO: Vcal RMS:    0.73   0.96   0.78   0.72   0.73   0.67   0.71   0.76   0.75   0.68   0.88   0.79   0.69   0.66   0.77   0.78 
[14:40:49.068] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:40:49.142] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:40:49.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:40:49.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:40:49.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:40:49.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:40:49.142] <TB0>     INFO: ######################################################################
[14:40:49.142] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:40:49.142] <TB0>     INFO: ######################################################################
[14:40:49.145] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:40:49.488] <TB0>     INFO: Expecting 41600 events.
[14:40:53.583] <TB0>     INFO: 41600 events read in total (3378ms).
[14:40:53.584] <TB0>     INFO: Test took 4439ms.
[14:40:53.592] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:53.592] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:40:53.592] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:40:53.596] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 0, 67] has eff 0/10
[14:40:53.596] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 0, 67]
[14:40:53.597] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 43, 73] has eff 0/10
[14:40:53.597] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 43, 73]
[14:40:53.597] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 13, 74] has eff 0/10
[14:40:53.597] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 13, 74]
[14:40:53.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[14:40:53.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:40:53.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:40:53.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:40:53.942] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:40:54.284] <TB0>     INFO: Expecting 41600 events.
[14:40:58.430] <TB0>     INFO: 41600 events read in total (3431ms).
[14:40:58.431] <TB0>     INFO: Test took 4489ms.
[14:40:58.438] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:58.438] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[14:40:58.438] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:40:58.443] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.326
[14:40:58.443] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 180
[14:40:58.443] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.654
[14:40:58.443] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[14:40:58.443] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.376
[14:40:58.443] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,12] phvalue 179
[14:40:58.443] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.729
[14:40:58.443] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 183
[14:40:58.444] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.974
[14:40:58.444] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:40:58.444] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.606
[14:40:58.444] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 176
[14:40:58.444] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.567
[14:40:58.444] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [14 ,5] phvalue 192
[14:40:58.444] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.402
[14:40:58.444] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 180
[14:40:58.444] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.265
[14:40:58.444] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[14:40:58.444] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 198.206
[14:40:58.444] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 198
[14:40:58.444] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.408
[14:40:58.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[14:40:58.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.855
[14:40:58.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 174
[14:40:58.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.02
[14:40:58.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[14:40:58.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.321
[14:40:58.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 192
[14:40:58.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.277
[14:40:58.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 175
[14:40:58.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.668
[14:40:58.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[14:40:58.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:40:58.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:40:58.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:40:58.532] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:40:58.877] <TB0>     INFO: Expecting 41600 events.
[14:41:03.019] <TB0>     INFO: 41600 events read in total (3428ms).
[14:41:03.020] <TB0>     INFO: Test took 4488ms.
[14:41:03.028] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:03.028] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[14:41:03.028] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:41:03.032] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:41:03.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 60minph_roc = 15
[14:41:03.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.074
[14:41:03.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 79
[14:41:03.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.8754
[14:41:03.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 92
[14:41:03.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9326
[14:41:03.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 72
[14:41:03.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.5716
[14:41:03.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [13 ,66] phvalue 74
[14:41:03.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.2935
[14:41:03.033] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 70
[14:41:03.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.3715
[14:41:03.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 74
[14:41:03.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.7895
[14:41:03.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,50] phvalue 88
[14:41:03.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.9261
[14:41:03.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,26] phvalue 82
[14:41:03.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.4097
[14:41:03.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,61] phvalue 86
[14:41:03.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.2562
[14:41:03.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 90
[14:41:03.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.8067
[14:41:03.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 74
[14:41:03.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.3406
[14:41:03.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 67
[14:41:03.035] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.3699
[14:41:03.035] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,50] phvalue 70
[14:41:03.035] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 95.631
[14:41:03.035] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 96
[14:41:03.035] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.2305
[14:41:03.035] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 71
[14:41:03.035] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.6418
[14:41:03.035] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 64
[14:41:03.037] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 0 0
[14:41:03.441] <TB0>     INFO: Expecting 2560 events.
[14:41:04.400] <TB0>     INFO: 2560 events read in total (244ms).
[14:41:04.400] <TB0>     INFO: Test took 1363ms.
[14:41:04.401] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:41:04.401] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 1 1
[14:41:04.908] <TB0>     INFO: Expecting 2560 events.
[14:41:05.866] <TB0>     INFO: 2560 events read in total (243ms).
[14:41:05.867] <TB0>     INFO: Test took 1466ms.
[14:41:05.867] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:41:05.867] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 2 2
[14:41:06.374] <TB0>     INFO: Expecting 2560 events.
[14:41:07.332] <TB0>     INFO: 2560 events read in total (243ms).
[14:41:07.332] <TB0>     INFO: Test took 1465ms.
[14:41:07.332] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:41:07.332] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 13, 66, 3 3
[14:41:07.840] <TB0>     INFO: Expecting 2560 events.
[14:41:08.798] <TB0>     INFO: 2560 events read in total (244ms).
[14:41:08.799] <TB0>     INFO: Test took 1467ms.
[14:41:08.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:41:08.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 4 4
[14:41:09.306] <TB0>     INFO: Expecting 2560 events.
[14:41:10.263] <TB0>     INFO: 2560 events read in total (242ms).
[14:41:10.264] <TB0>     INFO: Test took 1465ms.
[14:41:10.264] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:41:10.264] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 5 5
[14:41:10.771] <TB0>     INFO: Expecting 2560 events.
[14:41:11.730] <TB0>     INFO: 2560 events read in total (244ms).
[14:41:11.731] <TB0>     INFO: Test took 1467ms.
[14:41:11.731] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:41:11.731] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 50, 6 6
[14:41:12.238] <TB0>     INFO: Expecting 2560 events.
[14:41:13.197] <TB0>     INFO: 2560 events read in total (244ms).
[14:41:13.198] <TB0>     INFO: Test took 1467ms.
[14:41:13.198] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:41:13.198] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 26, 7 7
[14:41:13.705] <TB0>     INFO: Expecting 2560 events.
[14:41:14.664] <TB0>     INFO: 2560 events read in total (244ms).
[14:41:14.664] <TB0>     INFO: Test took 1466ms.
[14:41:14.665] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:41:14.665] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 61, 8 8
[14:41:15.172] <TB0>     INFO: Expecting 2560 events.
[14:41:16.131] <TB0>     INFO: 2560 events read in total (244ms).
[14:41:16.131] <TB0>     INFO: Test took 1466ms.
[14:41:16.131] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:41:16.131] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[14:41:16.639] <TB0>     INFO: Expecting 2560 events.
[14:41:17.596] <TB0>     INFO: 2560 events read in total (242ms).
[14:41:17.596] <TB0>     INFO: Test took 1465ms.
[14:41:17.597] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:41:17.597] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 10 10
[14:41:18.105] <TB0>     INFO: Expecting 2560 events.
[14:41:19.064] <TB0>     INFO: 2560 events read in total (244ms).
[14:41:19.064] <TB0>     INFO: Test took 1467ms.
[14:41:19.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:41:19.064] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[14:41:19.572] <TB0>     INFO: Expecting 2560 events.
[14:41:20.529] <TB0>     INFO: 2560 events read in total (242ms).
[14:41:20.529] <TB0>     INFO: Test took 1465ms.
[14:41:20.530] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:41:20.530] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 50, 12 12
[14:41:21.037] <TB0>     INFO: Expecting 2560 events.
[14:41:21.995] <TB0>     INFO: 2560 events read in total (243ms).
[14:41:21.995] <TB0>     INFO: Test took 1465ms.
[14:41:21.995] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:41:21.995] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 13 13
[14:41:22.503] <TB0>     INFO: Expecting 2560 events.
[14:41:23.459] <TB0>     INFO: 2560 events read in total (241ms).
[14:41:23.459] <TB0>     INFO: Test took 1464ms.
[14:41:23.459] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:41:23.459] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 14 14
[14:41:23.967] <TB0>     INFO: Expecting 2560 events.
[14:41:24.924] <TB0>     INFO: 2560 events read in total (242ms).
[14:41:24.924] <TB0>     INFO: Test took 1465ms.
[14:41:24.924] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:41:24.925] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 15 15
[14:41:25.432] <TB0>     INFO: Expecting 2560 events.
[14:41:26.391] <TB0>     INFO: 2560 events read in total (244ms).
[14:41:26.391] <TB0>     INFO: Test took 1466ms.
[14:41:26.391] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:41:26.391] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[14:41:26.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:41:26.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC2
[14:41:26.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[14:41:26.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:41:26.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:41:26.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC6
[14:41:26.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC7
[14:41:26.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:41:26.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:41:26.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:41:26.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:41:26.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[14:41:26.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[14:41:26.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:41:26.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:41:26.395] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:26.901] <TB0>     INFO: Expecting 655360 events.
[14:41:38.711] <TB0>     INFO: 655360 events read in total (11095ms).
[14:41:38.723] <TB0>     INFO: Expecting 655360 events.
[14:41:50.367] <TB0>     INFO: 655360 events read in total (11089ms).
[14:41:50.381] <TB0>     INFO: Expecting 655360 events.
[14:42:02.052] <TB0>     INFO: 655360 events read in total (11111ms).
[14:42:02.072] <TB0>     INFO: Expecting 655360 events.
[14:42:13.747] <TB0>     INFO: 655360 events read in total (11124ms).
[14:42:13.771] <TB0>     INFO: Expecting 655360 events.
[14:42:25.362] <TB0>     INFO: 655360 events read in total (11046ms).
[14:42:25.390] <TB0>     INFO: Expecting 655360 events.
[14:42:37.104] <TB0>     INFO: 655360 events read in total (11174ms).
[14:42:37.136] <TB0>     INFO: Expecting 655360 events.
[14:42:48.789] <TB0>     INFO: 655360 events read in total (11111ms).
[14:42:48.825] <TB0>     INFO: Expecting 655360 events.
[14:43:00.405] <TB0>     INFO: 655360 events read in total (11042ms).
[14:43:00.451] <TB0>     INFO: Expecting 655360 events.
[14:43:12.092] <TB0>     INFO: 655360 events read in total (11114ms).
[14:43:12.142] <TB0>     INFO: Expecting 655360 events.
[14:43:23.806] <TB0>     INFO: 655360 events read in total (11137ms).
[14:43:23.855] <TB0>     INFO: Expecting 655360 events.
[14:43:35.563] <TB0>     INFO: 655360 events read in total (11182ms).
[14:43:35.616] <TB0>     INFO: Expecting 655360 events.
[14:43:47.246] <TB0>     INFO: 655360 events read in total (11104ms).
[14:43:47.303] <TB0>     INFO: Expecting 655360 events.
[14:43:58.984] <TB0>     INFO: 655360 events read in total (11155ms).
[14:43:59.046] <TB0>     INFO: Expecting 655360 events.
[14:44:10.750] <TB0>     INFO: 655360 events read in total (11177ms).
[14:44:10.824] <TB0>     INFO: Expecting 655360 events.
[14:44:22.512] <TB0>     INFO: 655360 events read in total (11162ms).
[14:44:22.582] <TB0>     INFO: Expecting 655360 events.
[14:44:34.260] <TB0>     INFO: 655360 events read in total (11151ms).
[14:44:34.341] <TB0>     INFO: Test took 187946ms.
[14:44:34.435] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:34.741] <TB0>     INFO: Expecting 655360 events.
[14:44:46.556] <TB0>     INFO: 655360 events read in total (11100ms).
[14:44:46.566] <TB0>     INFO: Expecting 655360 events.
[14:44:58.239] <TB0>     INFO: 655360 events read in total (11114ms).
[14:44:58.254] <TB0>     INFO: Expecting 655360 events.
[14:45:09.914] <TB0>     INFO: 655360 events read in total (11108ms).
[14:45:09.933] <TB0>     INFO: Expecting 655360 events.
[14:45:21.571] <TB0>     INFO: 655360 events read in total (11082ms).
[14:45:21.595] <TB0>     INFO: Expecting 655360 events.
[14:45:33.237] <TB0>     INFO: 655360 events read in total (11092ms).
[14:45:33.264] <TB0>     INFO: Expecting 655360 events.
[14:45:44.900] <TB0>     INFO: 655360 events read in total (11088ms).
[14:45:44.936] <TB0>     INFO: Expecting 655360 events.
[14:45:56.508] <TB0>     INFO: 655360 events read in total (11035ms).
[14:45:56.548] <TB0>     INFO: Expecting 655360 events.
[14:46:08.163] <TB0>     INFO: 655360 events read in total (11081ms).
[14:46:08.204] <TB0>     INFO: Expecting 655360 events.
[14:46:19.858] <TB0>     INFO: 655360 events read in total (11119ms).
[14:46:19.903] <TB0>     INFO: Expecting 655360 events.
[14:46:31.570] <TB0>     INFO: 655360 events read in total (11139ms).
[14:46:31.619] <TB0>     INFO: Expecting 655360 events.
[14:46:43.225] <TB0>     INFO: 655360 events read in total (11080ms).
[14:46:43.279] <TB0>     INFO: Expecting 655360 events.
[14:46:54.967] <TB0>     INFO: 655360 events read in total (11162ms).
[14:46:55.031] <TB0>     INFO: Expecting 655360 events.
[14:47:06.735] <TB0>     INFO: 655360 events read in total (11178ms).
[14:47:06.797] <TB0>     INFO: Expecting 655360 events.
[14:47:18.548] <TB0>     INFO: 655360 events read in total (11225ms).
[14:47:18.613] <TB0>     INFO: Expecting 655360 events.
[14:47:30.344] <TB0>     INFO: 655360 events read in total (11205ms).
[14:47:30.415] <TB0>     INFO: Expecting 655360 events.
[14:47:42.066] <TB0>     INFO: 655360 events read in total (11124ms).
[14:47:42.141] <TB0>     INFO: Test took 187707ms.
[14:47:42.317] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:47:42.318] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:47:42.318] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:47:42.318] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:47:42.318] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:47:42.318] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:47:42.318] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:47:42.319] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:47:42.319] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:47:42.319] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:47:42.319] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:47:42.320] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:47:42.320] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:47:42.320] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:47:42.320] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:47:42.320] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:47:42.320] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:47:42.321] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:47:42.321] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:47:42.321] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:47:42.321] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:47:42.322] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:47:42.322] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:47:42.322] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:47:42.322] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:47:42.322] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:47:42.322] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:47:42.323] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:47:42.323] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:47:42.323] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:47:42.323] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:47:42.324] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:47:42.324] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:47:42.331] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:47:42.337] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:47:42.344] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:47:42.351] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:47:42.358] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:47:42.365] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:47:42.371] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:47:42.378] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:47:42.385] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:47:42.392] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:47:42.399] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:47:42.405] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:47:42.412] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:47:42.419] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:47:42.426] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:47:42.433] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:47:42.439] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:47:42.446] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:47:42.453] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:47:42.459] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:47:42.466] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:47:42.473] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:47:42.480] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:47:42.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C0.dat
[14:47:42.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C1.dat
[14:47:42.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C2.dat
[14:47:42.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C3.dat
[14:47:42.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C4.dat
[14:47:42.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C5.dat
[14:47:42.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C6.dat
[14:47:42.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C7.dat
[14:47:42.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C8.dat
[14:47:42.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C9.dat
[14:47:42.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C10.dat
[14:47:42.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C11.dat
[14:47:42.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C12.dat
[14:47:42.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C13.dat
[14:47:42.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C14.dat
[14:47:42.510] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//dacParameters35_C15.dat
[14:47:42.856] <TB0>     INFO: Expecting 41600 events.
[14:47:46.700] <TB0>     INFO: 41600 events read in total (3129ms).
[14:47:46.701] <TB0>     INFO: Test took 4189ms.
[14:47:47.344] <TB0>     INFO: Expecting 41600 events.
[14:47:51.190] <TB0>     INFO: 41600 events read in total (3131ms).
[14:47:51.191] <TB0>     INFO: Test took 4189ms.
[14:47:51.844] <TB0>     INFO: Expecting 41600 events.
[14:47:55.687] <TB0>     INFO: 41600 events read in total (3129ms).
[14:47:55.688] <TB0>     INFO: Test took 4190ms.
[14:47:55.989] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:56.121] <TB0>     INFO: Expecting 2560 events.
[14:47:57.078] <TB0>     INFO: 2560 events read in total (242ms).
[14:47:57.079] <TB0>     INFO: Test took 1090ms.
[14:47:57.081] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:57.587] <TB0>     INFO: Expecting 2560 events.
[14:47:58.546] <TB0>     INFO: 2560 events read in total (244ms).
[14:47:58.546] <TB0>     INFO: Test took 1465ms.
[14:47:58.548] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:59.055] <TB0>     INFO: Expecting 2560 events.
[14:48:00.013] <TB0>     INFO: 2560 events read in total (244ms).
[14:48:00.013] <TB0>     INFO: Test took 1465ms.
[14:48:00.015] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:00.522] <TB0>     INFO: Expecting 2560 events.
[14:48:01.480] <TB0>     INFO: 2560 events read in total (243ms).
[14:48:01.481] <TB0>     INFO: Test took 1466ms.
[14:48:01.482] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:01.989] <TB0>     INFO: Expecting 2560 events.
[14:48:02.947] <TB0>     INFO: 2560 events read in total (242ms).
[14:48:02.947] <TB0>     INFO: Test took 1465ms.
[14:48:02.949] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:03.456] <TB0>     INFO: Expecting 2560 events.
[14:48:04.415] <TB0>     INFO: 2560 events read in total (244ms).
[14:48:04.415] <TB0>     INFO: Test took 1466ms.
[14:48:04.418] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:04.923] <TB0>     INFO: Expecting 2560 events.
[14:48:05.883] <TB0>     INFO: 2560 events read in total (245ms).
[14:48:05.884] <TB0>     INFO: Test took 1467ms.
[14:48:05.886] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:06.392] <TB0>     INFO: Expecting 2560 events.
[14:48:07.351] <TB0>     INFO: 2560 events read in total (244ms).
[14:48:07.351] <TB0>     INFO: Test took 1466ms.
[14:48:07.353] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:07.859] <TB0>     INFO: Expecting 2560 events.
[14:48:08.819] <TB0>     INFO: 2560 events read in total (245ms).
[14:48:08.819] <TB0>     INFO: Test took 1466ms.
[14:48:08.821] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:09.328] <TB0>     INFO: Expecting 2560 events.
[14:48:10.286] <TB0>     INFO: 2560 events read in total (243ms).
[14:48:10.286] <TB0>     INFO: Test took 1465ms.
[14:48:10.288] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:10.795] <TB0>     INFO: Expecting 2560 events.
[14:48:11.753] <TB0>     INFO: 2560 events read in total (243ms).
[14:48:11.754] <TB0>     INFO: Test took 1466ms.
[14:48:11.756] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:12.262] <TB0>     INFO: Expecting 2560 events.
[14:48:13.220] <TB0>     INFO: 2560 events read in total (243ms).
[14:48:13.221] <TB0>     INFO: Test took 1465ms.
[14:48:13.223] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:13.730] <TB0>     INFO: Expecting 2560 events.
[14:48:14.688] <TB0>     INFO: 2560 events read in total (244ms).
[14:48:14.688] <TB0>     INFO: Test took 1466ms.
[14:48:14.690] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:15.196] <TB0>     INFO: Expecting 2560 events.
[14:48:16.155] <TB0>     INFO: 2560 events read in total (244ms).
[14:48:16.156] <TB0>     INFO: Test took 1466ms.
[14:48:16.159] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:16.664] <TB0>     INFO: Expecting 2560 events.
[14:48:17.623] <TB0>     INFO: 2560 events read in total (244ms).
[14:48:17.623] <TB0>     INFO: Test took 1464ms.
[14:48:17.625] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:18.131] <TB0>     INFO: Expecting 2560 events.
[14:48:19.089] <TB0>     INFO: 2560 events read in total (243ms).
[14:48:19.089] <TB0>     INFO: Test took 1464ms.
[14:48:19.091] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:19.598] <TB0>     INFO: Expecting 2560 events.
[14:48:20.556] <TB0>     INFO: 2560 events read in total (244ms).
[14:48:20.557] <TB0>     INFO: Test took 1466ms.
[14:48:20.559] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:21.065] <TB0>     INFO: Expecting 2560 events.
[14:48:22.022] <TB0>     INFO: 2560 events read in total (242ms).
[14:48:22.023] <TB0>     INFO: Test took 1464ms.
[14:48:22.025] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:22.531] <TB0>     INFO: Expecting 2560 events.
[14:48:23.490] <TB0>     INFO: 2560 events read in total (244ms).
[14:48:23.490] <TB0>     INFO: Test took 1465ms.
[14:48:23.492] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:23.999] <TB0>     INFO: Expecting 2560 events.
[14:48:24.958] <TB0>     INFO: 2560 events read in total (244ms).
[14:48:24.958] <TB0>     INFO: Test took 1466ms.
[14:48:24.961] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:25.467] <TB0>     INFO: Expecting 2560 events.
[14:48:26.426] <TB0>     INFO: 2560 events read in total (244ms).
[14:48:26.426] <TB0>     INFO: Test took 1465ms.
[14:48:26.428] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:26.935] <TB0>     INFO: Expecting 2560 events.
[14:48:27.891] <TB0>     INFO: 2560 events read in total (241ms).
[14:48:27.891] <TB0>     INFO: Test took 1463ms.
[14:48:27.893] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:28.400] <TB0>     INFO: Expecting 2560 events.
[14:48:29.360] <TB0>     INFO: 2560 events read in total (245ms).
[14:48:29.360] <TB0>     INFO: Test took 1467ms.
[14:48:29.362] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:29.869] <TB0>     INFO: Expecting 2560 events.
[14:48:30.827] <TB0>     INFO: 2560 events read in total (243ms).
[14:48:30.827] <TB0>     INFO: Test took 1465ms.
[14:48:30.829] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:31.335] <TB0>     INFO: Expecting 2560 events.
[14:48:32.294] <TB0>     INFO: 2560 events read in total (244ms).
[14:48:32.294] <TB0>     INFO: Test took 1465ms.
[14:48:32.296] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:32.802] <TB0>     INFO: Expecting 2560 events.
[14:48:33.760] <TB0>     INFO: 2560 events read in total (243ms).
[14:48:33.761] <TB0>     INFO: Test took 1465ms.
[14:48:33.763] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:34.269] <TB0>     INFO: Expecting 2560 events.
[14:48:35.229] <TB0>     INFO: 2560 events read in total (245ms).
[14:48:35.229] <TB0>     INFO: Test took 1467ms.
[14:48:35.232] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:35.738] <TB0>     INFO: Expecting 2560 events.
[14:48:36.695] <TB0>     INFO: 2560 events read in total (242ms).
[14:48:36.695] <TB0>     INFO: Test took 1464ms.
[14:48:36.698] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:37.204] <TB0>     INFO: Expecting 2560 events.
[14:48:38.161] <TB0>     INFO: 2560 events read in total (242ms).
[14:48:38.161] <TB0>     INFO: Test took 1464ms.
[14:48:38.163] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:38.669] <TB0>     INFO: Expecting 2560 events.
[14:48:39.627] <TB0>     INFO: 2560 events read in total (243ms).
[14:48:39.628] <TB0>     INFO: Test took 1465ms.
[14:48:39.630] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:40.136] <TB0>     INFO: Expecting 2560 events.
[14:48:41.096] <TB0>     INFO: 2560 events read in total (245ms).
[14:48:41.097] <TB0>     INFO: Test took 1467ms.
[14:48:41.099] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:41.605] <TB0>     INFO: Expecting 2560 events.
[14:48:42.564] <TB0>     INFO: 2560 events read in total (244ms).
[14:48:42.565] <TB0>     INFO: Test took 1466ms.
[14:48:43.584] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:48:43.584] <TB0>     INFO: PH scale (per ROC):    73  65  69  78  65  79  78  64  70  81  71  72  84  78  71  73
[14:48:43.584] <TB0>     INFO: PH offset (per ROC):  172 167 179 176 186 174 163 175 170 161 176 183 174 158 179 188
[14:48:43.757] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:48:43.760] <TB0>     INFO: ######################################################################
[14:48:43.760] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:48:43.760] <TB0>     INFO: ######################################################################
[14:48:43.760] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:48:43.770] <TB0>     INFO: scanning low vcal = 10
[14:48:44.113] <TB0>     INFO: Expecting 41600 events.
[14:48:47.831] <TB0>     INFO: 41600 events read in total (3003ms).
[14:48:47.832] <TB0>     INFO: Test took 4062ms.
[14:48:47.833] <TB0>     INFO: scanning low vcal = 20
[14:48:48.339] <TB0>     INFO: Expecting 41600 events.
[14:48:52.057] <TB0>     INFO: 41600 events read in total (3003ms).
[14:48:52.057] <TB0>     INFO: Test took 4224ms.
[14:48:52.059] <TB0>     INFO: scanning low vcal = 30
[14:48:52.565] <TB0>     INFO: Expecting 41600 events.
[14:48:56.293] <TB0>     INFO: 41600 events read in total (3013ms).
[14:48:56.294] <TB0>     INFO: Test took 4235ms.
[14:48:56.296] <TB0>     INFO: scanning low vcal = 40
[14:48:56.797] <TB0>     INFO: Expecting 41600 events.
[14:49:01.048] <TB0>     INFO: 41600 events read in total (3538ms).
[14:49:01.049] <TB0>     INFO: Test took 4753ms.
[14:49:01.052] <TB0>     INFO: scanning low vcal = 50
[14:49:01.469] <TB0>     INFO: Expecting 41600 events.
[14:49:05.749] <TB0>     INFO: 41600 events read in total (3566ms).
[14:49:05.750] <TB0>     INFO: Test took 4698ms.
[14:49:05.753] <TB0>     INFO: scanning low vcal = 60
[14:49:06.168] <TB0>     INFO: Expecting 41600 events.
[14:49:10.452] <TB0>     INFO: 41600 events read in total (3569ms).
[14:49:10.453] <TB0>     INFO: Test took 4700ms.
[14:49:10.456] <TB0>     INFO: scanning low vcal = 70
[14:49:10.873] <TB0>     INFO: Expecting 41600 events.
[14:49:15.154] <TB0>     INFO: 41600 events read in total (3566ms).
[14:49:15.155] <TB0>     INFO: Test took 4699ms.
[14:49:15.157] <TB0>     INFO: scanning low vcal = 80
[14:49:15.573] <TB0>     INFO: Expecting 41600 events.
[14:49:19.858] <TB0>     INFO: 41600 events read in total (3570ms).
[14:49:19.858] <TB0>     INFO: Test took 4700ms.
[14:49:19.861] <TB0>     INFO: scanning low vcal = 90
[14:49:20.278] <TB0>     INFO: Expecting 41600 events.
[14:49:24.550] <TB0>     INFO: 41600 events read in total (3557ms).
[14:49:24.550] <TB0>     INFO: Test took 4689ms.
[14:49:24.554] <TB0>     INFO: scanning low vcal = 100
[14:49:24.970] <TB0>     INFO: Expecting 41600 events.
[14:49:29.375] <TB0>     INFO: 41600 events read in total (3690ms).
[14:49:29.376] <TB0>     INFO: Test took 4822ms.
[14:49:29.379] <TB0>     INFO: scanning low vcal = 110
[14:49:29.792] <TB0>     INFO: Expecting 41600 events.
[14:49:34.071] <TB0>     INFO: 41600 events read in total (3564ms).
[14:49:34.072] <TB0>     INFO: Test took 4693ms.
[14:49:34.074] <TB0>     INFO: scanning low vcal = 120
[14:49:34.489] <TB0>     INFO: Expecting 41600 events.
[14:49:38.708] <TB0>     INFO: 41600 events read in total (3504ms).
[14:49:38.708] <TB0>     INFO: Test took 4634ms.
[14:49:38.711] <TB0>     INFO: scanning low vcal = 130
[14:49:39.130] <TB0>     INFO: Expecting 41600 events.
[14:49:43.347] <TB0>     INFO: 41600 events read in total (3502ms).
[14:49:43.348] <TB0>     INFO: Test took 4637ms.
[14:49:43.351] <TB0>     INFO: scanning low vcal = 140
[14:49:43.769] <TB0>     INFO: Expecting 41600 events.
[14:49:47.988] <TB0>     INFO: 41600 events read in total (3504ms).
[14:49:47.989] <TB0>     INFO: Test took 4638ms.
[14:49:47.992] <TB0>     INFO: scanning low vcal = 150
[14:49:48.412] <TB0>     INFO: Expecting 41600 events.
[14:49:52.631] <TB0>     INFO: 41600 events read in total (3504ms).
[14:49:52.632] <TB0>     INFO: Test took 4640ms.
[14:49:52.635] <TB0>     INFO: scanning low vcal = 160
[14:49:53.053] <TB0>     INFO: Expecting 41600 events.
[14:49:57.272] <TB0>     INFO: 41600 events read in total (3504ms).
[14:49:57.272] <TB0>     INFO: Test took 4638ms.
[14:49:57.276] <TB0>     INFO: scanning low vcal = 170
[14:49:57.694] <TB0>     INFO: Expecting 41600 events.
[14:50:01.915] <TB0>     INFO: 41600 events read in total (3506ms).
[14:50:01.916] <TB0>     INFO: Test took 4640ms.
[14:50:01.920] <TB0>     INFO: scanning low vcal = 180
[14:50:02.337] <TB0>     INFO: Expecting 41600 events.
[14:50:06.559] <TB0>     INFO: 41600 events read in total (3507ms).
[14:50:06.559] <TB0>     INFO: Test took 4639ms.
[14:50:06.562] <TB0>     INFO: scanning low vcal = 190
[14:50:06.982] <TB0>     INFO: Expecting 41600 events.
[14:50:11.198] <TB0>     INFO: 41600 events read in total (3501ms).
[14:50:11.199] <TB0>     INFO: Test took 4637ms.
[14:50:11.202] <TB0>     INFO: scanning low vcal = 200
[14:50:11.621] <TB0>     INFO: Expecting 41600 events.
[14:50:15.844] <TB0>     INFO: 41600 events read in total (3507ms).
[14:50:15.844] <TB0>     INFO: Test took 4642ms.
[14:50:15.847] <TB0>     INFO: scanning low vcal = 210
[14:50:16.264] <TB0>     INFO: Expecting 41600 events.
[14:50:20.543] <TB0>     INFO: 41600 events read in total (3564ms).
[14:50:20.543] <TB0>     INFO: Test took 4696ms.
[14:50:20.546] <TB0>     INFO: scanning low vcal = 220
[14:50:20.963] <TB0>     INFO: Expecting 41600 events.
[14:50:25.240] <TB0>     INFO: 41600 events read in total (3562ms).
[14:50:25.241] <TB0>     INFO: Test took 4695ms.
[14:50:25.244] <TB0>     INFO: scanning low vcal = 230
[14:50:25.658] <TB0>     INFO: Expecting 41600 events.
[14:50:29.935] <TB0>     INFO: 41600 events read in total (3562ms).
[14:50:29.936] <TB0>     INFO: Test took 4692ms.
[14:50:29.939] <TB0>     INFO: scanning low vcal = 240
[14:50:30.357] <TB0>     INFO: Expecting 41600 events.
[14:50:34.637] <TB0>     INFO: 41600 events read in total (3565ms).
[14:50:34.637] <TB0>     INFO: Test took 4698ms.
[14:50:34.640] <TB0>     INFO: scanning low vcal = 250
[14:50:35.058] <TB0>     INFO: Expecting 41600 events.
[14:50:39.317] <TB0>     INFO: 41600 events read in total (3544ms).
[14:50:39.318] <TB0>     INFO: Test took 4678ms.
[14:50:39.322] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:50:39.737] <TB0>     INFO: Expecting 41600 events.
[14:50:43.999] <TB0>     INFO: 41600 events read in total (3547ms).
[14:50:43.000] <TB0>     INFO: Test took 4678ms.
[14:50:43.003] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:50:44.420] <TB0>     INFO: Expecting 41600 events.
[14:50:48.691] <TB0>     INFO: 41600 events read in total (3556ms).
[14:50:48.692] <TB0>     INFO: Test took 4689ms.
[14:50:48.695] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:50:49.110] <TB0>     INFO: Expecting 41600 events.
[14:50:53.383] <TB0>     INFO: 41600 events read in total (3558ms).
[14:50:53.384] <TB0>     INFO: Test took 4689ms.
[14:50:53.386] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:50:53.804] <TB0>     INFO: Expecting 41600 events.
[14:50:58.056] <TB0>     INFO: 41600 events read in total (3537ms).
[14:50:58.057] <TB0>     INFO: Test took 4670ms.
[14:50:58.060] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:50:58.477] <TB0>     INFO: Expecting 41600 events.
[14:51:02.750] <TB0>     INFO: 41600 events read in total (3558ms).
[14:51:02.750] <TB0>     INFO: Test took 4690ms.
[14:51:03.284] <TB0>     INFO: PixTestGainPedestal::measure() done 
[14:51:03.287] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:51:03.287] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:51:03.287] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:51:03.288] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:51:03.288] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:51:03.288] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:51:03.288] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:51:03.288] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:51:03.289] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:51:03.289] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:51:03.289] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:51:03.289] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:51:03.289] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:51:03.289] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:51:03.289] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:51:03.290] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:51:40.657] <TB0>     INFO: PixTestGainPedestal::fit() done
[14:51:40.657] <TB0>     INFO: non-linearity mean:  0.952 0.959 0.967 0.959 0.956 0.956 0.960 0.961 0.951 0.957 0.959 0.958 0.962 0.954 0.957 0.958
[14:51:40.657] <TB0>     INFO: non-linearity RMS:   0.007 0.006 0.005 0.005 0.007 0.006 0.006 0.006 0.007 0.006 0.007 0.005 0.007 0.007 0.006 0.006
[14:51:40.657] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:51:40.680] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:51:40.703] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:51:40.725] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:51:40.747] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:51:40.770] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:51:40.793] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:51:40.815] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:51:40.838] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:51:40.860] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:51:40.883] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:51:40.906] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:51:40.928] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:51:40.951] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:51:40.973] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:51:40.996] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-44_FPIXTest-17C-Nebraska-160909-1323-150V_2016-09-09_13h23m_1473445393//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:51:41.019] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[14:51:41.019] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:51:41.026] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:51:41.026] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:51:41.029] <TB0>     INFO: ######################################################################
[14:51:41.029] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:51:41.029] <TB0>     INFO: ######################################################################
[14:51:41.031] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:51:41.042] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:51:41.042] <TB0>     INFO:     run 1 of 1
[14:51:41.042] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:51:41.384] <TB0>     INFO: Expecting 3120000 events.
[14:52:30.084] <TB0>     INFO: 1271000 events read in total (47984ms).
[14:53:17.582] <TB0>     INFO: 2543755 events read in total (95482ms).
[14:53:39.216] <TB0>     INFO: 3120000 events read in total (117116ms).
[14:53:39.254] <TB0>     INFO: Test took 118212ms.
[14:53:39.326] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:39.457] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:53:40.924] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:53:42.372] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:53:43.820] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:53:45.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:53:46.517] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:53:47.901] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:53:49.250] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:53:50.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:53:52.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:53:53.576] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:53:55.059] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:56.511] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:57.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:59.370] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:54:00.725] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:54:02.105] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390598656
[14:54:02.136] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:54:02.136] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4951, RMS = 1.25516
[14:54:02.136] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:54:02.136] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:54:02.136] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4976, RMS = 2.19999
[14:54:02.136] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:54:02.137] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:54:02.137] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2509, RMS = 1.71224
[14:54:02.137] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:54:02.137] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:54:02.137] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.2158, RMS = 2.01008
[14:54:02.137] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[14:54:02.138] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:54:02.138] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.9064, RMS = 1.78348
[14:54:02.138] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:54:02.138] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:54:02.138] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.2784, RMS = 2.07191
[14:54:02.138] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:54:02.139] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:54:02.139] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.9832, RMS = 1.90918
[14:54:02.140] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:54:02.140] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:54:02.140] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3254, RMS = 1.47412
[14:54:02.140] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:54:02.141] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:54:02.141] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2663, RMS = 1.11395
[14:54:02.141] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:54:02.141] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:54:02.141] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0683, RMS = 1.14405
[14:54:02.141] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:54:02.142] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:54:02.142] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8861, RMS = 1.40127
[14:54:02.142] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:54:02.142] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:54:02.142] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6709, RMS = 1.11054
[14:54:02.142] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:54:02.143] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:54:02.143] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.1526, RMS = 1.59468
[14:54:02.143] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:54:02.143] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:54:02.143] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.1682, RMS = 1.90214
[14:54:02.143] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:54:02.144] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:54:02.144] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.3891, RMS = 1.35036
[14:54:02.144] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:54:02.144] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:54:02.144] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0774, RMS = 1.75268
[14:54:02.144] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:54:02.145] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:54:02.145] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.939, RMS = 1.21068
[14:54:02.145] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:54:02.145] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:54:02.145] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.061, RMS = 1.5134
[14:54:02.145] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:54:02.146] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:54:02.146] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0713, RMS = 1.61377
[14:54:02.146] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:54:02.146] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:54:02.146] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.9135, RMS = 2.16286
[14:54:02.146] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:54:02.147] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:54:02.147] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.838, RMS = 1.58076
[14:54:02.147] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:54:02.147] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:54:02.147] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.1053, RMS = 1.5266
[14:54:02.147] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:54:02.148] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:54:02.148] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.068, RMS = 1.25184
[14:54:02.148] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:54:02.148] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:54:02.149] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4602, RMS = 1.46386
[14:54:02.149] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:54:02.150] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:54:02.150] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2847, RMS = 1.15119
[14:54:02.150] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:54:02.150] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:54:02.150] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.4611, RMS = 1.72529
[14:54:02.150] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:54:02.151] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:54:02.151] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.857, RMS = 1.54186
[14:54:02.151] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:54:02.151] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:54:02.151] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1705, RMS = 1.80212
[14:54:02.151] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:54:02.152] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:54:02.152] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.9469, RMS = 1.79085
[14:54:02.152] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:54:02.152] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:54:02.152] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6135, RMS = 1.65217
[14:54:02.152] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:54:02.153] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:54:02.153] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4313, RMS = 1.19528
[14:54:02.153] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:54:02.153] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:54:02.153] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2511, RMS = 1.325
[14:54:02.153] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:54:02.156] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 141 seconds
[14:54:02.156] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:54:02.156] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:54:02.250] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:54:02.250] <TB0>     INFO: enter test to run
[14:54:02.250] <TB0>     INFO:   test:  no parameter change
[14:54:02.251] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 384.3mA
[14:54:02.252] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 461.4mA
[14:54:02.252] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.3 C
[14:54:02.252] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:54:02.750] <TB0>    QUIET: Connection to board 133 closed.
[14:54:02.750] <TB0>     INFO: pXar: this is the end, my friend
[14:54:02.751] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
