

Implementation tool: Xilinx Vivado v.2018.3
Project:             fir_filter
Solution:            AXISolution
Device target:       xc7z020clg484-1
Report date:         Wed May 08 09:38:59 +0200 2024

#=== Post-Implementation Resource usage ===
SLICE:          231
LUT:            739
FF:             699
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.269
CP achieved post-implementation:    8.202
Timing met
