-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity QuantizationDithering is
port (
    stream_in_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    stream_in_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    stream_in_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    stream_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_out_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    stream_out_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
    stream_out_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
    stream_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    stream_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    stream_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    stream_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    stream_in_TVALID : IN STD_LOGIC;
    stream_in_TREADY : OUT STD_LOGIC;
    stream_out_TVALID : OUT STD_LOGIC;
    stream_out_TREADY : IN STD_LOGIC );
end;


architecture behav of QuantizationDithering is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "QuantizationDithering_QuantizationDithering,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.120500,HLS_SYN_LAT=929527,HLS_SYN_TPT=929528,HLS_SYN_MEM=3,HLS_SYN_DSP=0,HLS_SYN_FF=1153,HLS_SYN_LUT=2044,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal ap_rst_n_inv : STD_LOGIC;
    signal AXIvideo2xfMat_24_16_720_1280_1_2_U0_ap_start : STD_LOGIC;
    signal AXIvideo2xfMat_24_16_720_1280_1_2_U0_ap_done : STD_LOGIC;
    signal AXIvideo2xfMat_24_16_720_1280_1_2_U0_ap_continue : STD_LOGIC;
    signal AXIvideo2xfMat_24_16_720_1280_1_2_U0_ap_idle : STD_LOGIC;
    signal AXIvideo2xfMat_24_16_720_1280_1_2_U0_ap_ready : STD_LOGIC;
    signal AXIvideo2xfMat_24_16_720_1280_1_2_U0_start_out : STD_LOGIC;
    signal AXIvideo2xfMat_24_16_720_1280_1_2_U0_start_write : STD_LOGIC;
    signal AXIvideo2xfMat_24_16_720_1280_1_2_U0_stream_in_TREADY : STD_LOGIC;
    signal AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_data_din : STD_LOGIC_VECTOR (23 downto 0);
    signal AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_data_write : STD_LOGIC;
    signal AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_din : STD_LOGIC_VECTOR (9 downto 0);
    signal AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write : STD_LOGIC;
    signal AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_cols_c_din : STD_LOGIC_VECTOR (10 downto 0);
    signal AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_cols_c_write : STD_LOGIC;
    signal xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_ap_start : STD_LOGIC;
    signal xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_ap_done : STD_LOGIC;
    signal xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_ap_continue : STD_LOGIC;
    signal xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_ap_idle : STD_LOGIC;
    signal xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_ap_ready : STD_LOGIC;
    signal xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_start_out : STD_LOGIC;
    signal xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_start_write : STD_LOGIC;
    signal xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_stream_in_rows_read : STD_LOGIC;
    signal xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_stream_in_cols_read : STD_LOGIC;
    signal xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_img0_data_read : STD_LOGIC;
    signal xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_img1_data_din : STD_LOGIC_VECTOR (23 downto 0);
    signal xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_img1_data_write : STD_LOGIC;
    signal xfMat2AXIvideo_24_16_720_1280_1_2_U0_ap_start : STD_LOGIC;
    signal xfMat2AXIvideo_24_16_720_1280_1_2_U0_ap_done : STD_LOGIC;
    signal xfMat2AXIvideo_24_16_720_1280_1_2_U0_ap_continue : STD_LOGIC;
    signal xfMat2AXIvideo_24_16_720_1280_1_2_U0_ap_idle : STD_LOGIC;
    signal xfMat2AXIvideo_24_16_720_1280_1_2_U0_ap_ready : STD_LOGIC;
    signal xfMat2AXIvideo_24_16_720_1280_1_2_U0_img1_data_read : STD_LOGIC;
    signal xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TDATA : STD_LOGIC_VECTOR (23 downto 0);
    signal xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TVALID : STD_LOGIC;
    signal xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TKEEP : STD_LOGIC_VECTOR (2 downto 0);
    signal xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TSTRB : STD_LOGIC_VECTOR (2 downto 0);
    signal xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal img0_data_full_n : STD_LOGIC;
    signal img0_data_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal img0_data_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal img0_data_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal img0_data_empty_n : STD_LOGIC;
    signal img0_rows_c_full_n : STD_LOGIC;
    signal img0_rows_c_dout : STD_LOGIC_VECTOR (9 downto 0);
    signal img0_rows_c_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal img0_rows_c_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal img0_rows_c_empty_n : STD_LOGIC;
    signal img0_cols_c_full_n : STD_LOGIC;
    signal img0_cols_c_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img0_cols_c_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal img0_cols_c_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal img0_cols_c_empty_n : STD_LOGIC;
    signal img1_data_full_n : STD_LOGIC;
    signal img1_data_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal img1_data_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal img1_data_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal img1_data_empty_n : STD_LOGIC;
    signal start_for_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_full_n : STD_LOGIC;
    signal start_for_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_empty_n : STD_LOGIC;
    signal start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n : STD_LOGIC;
    signal start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n : STD_LOGIC;

    component QuantizationDithering_AXIvideo2xfMat_24_16_720_1280_1_2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        stream_in_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
        stream_in_TVALID : IN STD_LOGIC;
        stream_in_TREADY : OUT STD_LOGIC;
        stream_in_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
        stream_in_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
        stream_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        stream_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        stream_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        stream_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        img0_data_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        img0_data_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img0_data_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img0_data_full_n : IN STD_LOGIC;
        img0_data_write : OUT STD_LOGIC;
        img0_rows_c_din : OUT STD_LOGIC_VECTOR (9 downto 0);
        img0_rows_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img0_rows_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img0_rows_c_full_n : IN STD_LOGIC;
        img0_rows_c_write : OUT STD_LOGIC;
        img0_cols_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img0_cols_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img0_cols_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img0_cols_c_full_n : IN STD_LOGIC;
        img0_cols_c_write : OUT STD_LOGIC );
    end component;


    component QuantizationDithering_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        stream_in_rows_dout : IN STD_LOGIC_VECTOR (9 downto 0);
        stream_in_rows_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        stream_in_rows_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        stream_in_rows_empty_n : IN STD_LOGIC;
        stream_in_rows_read : OUT STD_LOGIC;
        stream_in_cols_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        stream_in_cols_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        stream_in_cols_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        stream_in_cols_empty_n : IN STD_LOGIC;
        stream_in_cols_read : OUT STD_LOGIC;
        img0_data_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img0_data_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img0_data_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img0_data_empty_n : IN STD_LOGIC;
        img0_data_read : OUT STD_LOGIC;
        img1_data_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        img1_data_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img1_data_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img1_data_full_n : IN STD_LOGIC;
        img1_data_write : OUT STD_LOGIC );
    end component;


    component QuantizationDithering_xfMat2AXIvideo_24_16_720_1280_1_2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img1_data_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img1_data_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img1_data_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img1_data_empty_n : IN STD_LOGIC;
        img1_data_read : OUT STD_LOGIC;
        stream_out_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
        stream_out_TVALID : OUT STD_LOGIC;
        stream_out_TREADY : IN STD_LOGIC;
        stream_out_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
        stream_out_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
        stream_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        stream_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        stream_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        stream_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component QuantizationDithering_fifo_w24_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (23 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (23 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component QuantizationDithering_fifo_w10_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (9 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (9 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component QuantizationDithering_fifo_w11_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (10 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (10 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component QuantizationDithering_start_for_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component QuantizationDithering_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    AXIvideo2xfMat_24_16_720_1280_1_2_U0 : component QuantizationDithering_AXIvideo2xfMat_24_16_720_1280_1_2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => AXIvideo2xfMat_24_16_720_1280_1_2_U0_ap_start,
        start_full_n => start_for_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_full_n,
        ap_done => AXIvideo2xfMat_24_16_720_1280_1_2_U0_ap_done,
        ap_continue => AXIvideo2xfMat_24_16_720_1280_1_2_U0_ap_continue,
        ap_idle => AXIvideo2xfMat_24_16_720_1280_1_2_U0_ap_idle,
        ap_ready => AXIvideo2xfMat_24_16_720_1280_1_2_U0_ap_ready,
        start_out => AXIvideo2xfMat_24_16_720_1280_1_2_U0_start_out,
        start_write => AXIvideo2xfMat_24_16_720_1280_1_2_U0_start_write,
        stream_in_TDATA => stream_in_TDATA,
        stream_in_TVALID => stream_in_TVALID,
        stream_in_TREADY => AXIvideo2xfMat_24_16_720_1280_1_2_U0_stream_in_TREADY,
        stream_in_TKEEP => stream_in_TKEEP,
        stream_in_TSTRB => stream_in_TSTRB,
        stream_in_TUSER => stream_in_TUSER,
        stream_in_TLAST => stream_in_TLAST,
        stream_in_TID => stream_in_TID,
        stream_in_TDEST => stream_in_TDEST,
        img0_data_din => AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_data_din,
        img0_data_num_data_valid => img0_data_num_data_valid,
        img0_data_fifo_cap => img0_data_fifo_cap,
        img0_data_full_n => img0_data_full_n,
        img0_data_write => AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_data_write,
        img0_rows_c_din => AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_din,
        img0_rows_c_num_data_valid => img0_rows_c_num_data_valid,
        img0_rows_c_fifo_cap => img0_rows_c_fifo_cap,
        img0_rows_c_full_n => img0_rows_c_full_n,
        img0_rows_c_write => AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write,
        img0_cols_c_din => AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_cols_c_din,
        img0_cols_c_num_data_valid => img0_cols_c_num_data_valid,
        img0_cols_c_fifo_cap => img0_cols_c_fifo_cap,
        img0_cols_c_full_n => img0_cols_c_full_n,
        img0_cols_c_write => AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_cols_c_write);

    xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0 : component QuantizationDithering_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_ap_start,
        start_full_n => start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n,
        ap_done => xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_ap_done,
        ap_continue => xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_ap_continue,
        ap_idle => xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_ap_idle,
        ap_ready => xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_ap_ready,
        start_out => xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_start_out,
        start_write => xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_start_write,
        stream_in_rows_dout => img0_rows_c_dout,
        stream_in_rows_num_data_valid => img0_rows_c_num_data_valid,
        stream_in_rows_fifo_cap => img0_rows_c_fifo_cap,
        stream_in_rows_empty_n => img0_rows_c_empty_n,
        stream_in_rows_read => xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_stream_in_rows_read,
        stream_in_cols_dout => img0_cols_c_dout,
        stream_in_cols_num_data_valid => img0_cols_c_num_data_valid,
        stream_in_cols_fifo_cap => img0_cols_c_fifo_cap,
        stream_in_cols_empty_n => img0_cols_c_empty_n,
        stream_in_cols_read => xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_stream_in_cols_read,
        img0_data_dout => img0_data_dout,
        img0_data_num_data_valid => img0_data_num_data_valid,
        img0_data_fifo_cap => img0_data_fifo_cap,
        img0_data_empty_n => img0_data_empty_n,
        img0_data_read => xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_img0_data_read,
        img1_data_din => xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_img1_data_din,
        img1_data_num_data_valid => img1_data_num_data_valid,
        img1_data_fifo_cap => img1_data_fifo_cap,
        img1_data_full_n => img1_data_full_n,
        img1_data_write => xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_img1_data_write);

    xfMat2AXIvideo_24_16_720_1280_1_2_U0 : component QuantizationDithering_xfMat2AXIvideo_24_16_720_1280_1_2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => xfMat2AXIvideo_24_16_720_1280_1_2_U0_ap_start,
        ap_done => xfMat2AXIvideo_24_16_720_1280_1_2_U0_ap_done,
        ap_continue => xfMat2AXIvideo_24_16_720_1280_1_2_U0_ap_continue,
        ap_idle => xfMat2AXIvideo_24_16_720_1280_1_2_U0_ap_idle,
        ap_ready => xfMat2AXIvideo_24_16_720_1280_1_2_U0_ap_ready,
        img1_data_dout => img1_data_dout,
        img1_data_num_data_valid => img1_data_num_data_valid,
        img1_data_fifo_cap => img1_data_fifo_cap,
        img1_data_empty_n => img1_data_empty_n,
        img1_data_read => xfMat2AXIvideo_24_16_720_1280_1_2_U0_img1_data_read,
        stream_out_TDATA => xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TDATA,
        stream_out_TVALID => xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TVALID,
        stream_out_TREADY => stream_out_TREADY,
        stream_out_TKEEP => xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TKEEP,
        stream_out_TSTRB => xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TSTRB,
        stream_out_TUSER => xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TUSER,
        stream_out_TLAST => xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TLAST,
        stream_out_TID => xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TID,
        stream_out_TDEST => xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TDEST);

    img0_data_U : component QuantizationDithering_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_data_din,
        if_full_n => img0_data_full_n,
        if_write => AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_data_write,
        if_dout => img0_data_dout,
        if_num_data_valid => img0_data_num_data_valid,
        if_fifo_cap => img0_data_fifo_cap,
        if_empty_n => img0_data_empty_n,
        if_read => xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_img0_data_read);

    img0_rows_c_U : component QuantizationDithering_fifo_w10_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_din,
        if_full_n => img0_rows_c_full_n,
        if_write => AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_rows_c_write,
        if_dout => img0_rows_c_dout,
        if_num_data_valid => img0_rows_c_num_data_valid,
        if_fifo_cap => img0_rows_c_fifo_cap,
        if_empty_n => img0_rows_c_empty_n,
        if_read => xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_stream_in_rows_read);

    img0_cols_c_U : component QuantizationDithering_fifo_w11_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_cols_c_din,
        if_full_n => img0_cols_c_full_n,
        if_write => AXIvideo2xfMat_24_16_720_1280_1_2_U0_img0_cols_c_write,
        if_dout => img0_cols_c_dout,
        if_num_data_valid => img0_cols_c_num_data_valid,
        if_fifo_cap => img0_cols_c_fifo_cap,
        if_empty_n => img0_cols_c_empty_n,
        if_read => xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_stream_in_cols_read);

    img1_data_U : component QuantizationDithering_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_img1_data_din,
        if_full_n => img1_data_full_n,
        if_write => xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_img1_data_write,
        if_dout => img1_data_dout,
        if_num_data_valid => img1_data_num_data_valid,
        if_fifo_cap => img1_data_fifo_cap,
        if_empty_n => img1_data_empty_n,
        if_read => xfMat2AXIvideo_24_16_720_1280_1_2_U0_img1_data_read);

    start_for_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_U : component QuantizationDithering_start_for_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_din,
        if_full_n => start_for_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_full_n,
        if_write => AXIvideo2xfMat_24_16_720_1280_1_2_U0_start_write,
        if_dout => start_for_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_dout,
        if_empty_n => start_for_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_empty_n,
        if_read => xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_ap_ready);

    start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_U : component QuantizationDithering_start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_din,
        if_full_n => start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_full_n,
        if_write => xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_start_write,
        if_dout => start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_dout,
        if_empty_n => start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n,
        if_read => xfMat2AXIvideo_24_16_720_1280_1_2_U0_ap_ready);




    AXIvideo2xfMat_24_16_720_1280_1_2_U0_ap_continue <= ap_const_logic_1;
    AXIvideo2xfMat_24_16_720_1280_1_2_U0_ap_start <= ap_const_logic_1;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_din <= (0=>ap_const_logic_1, others=>'-');
    stream_in_TREADY <= AXIvideo2xfMat_24_16_720_1280_1_2_U0_stream_in_TREADY;
    stream_out_TDATA <= xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TDATA;
    stream_out_TDEST <= xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TDEST;
    stream_out_TID <= xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TID;
    stream_out_TKEEP <= xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TKEEP;
    stream_out_TLAST <= xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TLAST;
    stream_out_TSTRB <= xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TSTRB;
    stream_out_TUSER <= xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TUSER;
    stream_out_TVALID <= xfMat2AXIvideo_24_16_720_1280_1_2_U0_stream_out_TVALID;
    xfMat2AXIvideo_24_16_720_1280_1_2_U0_ap_continue <= ap_const_logic_1;
    xfMat2AXIvideo_24_16_720_1280_1_2_U0_ap_start <= start_for_xfMat2AXIvideo_24_16_720_1280_1_2_U0_empty_n;
    xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_ap_continue <= ap_const_logic_1;
    xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_ap_start <= start_for_xf_QuatizationDithering_16_16_720_1280_64_256_1_2_2_U0_empty_n;
end behav;
