/media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/UART_S2P/tests/UART_RX_TB.v {1 {vlog -work work -stats=none /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/UART_S2P/tests/UART_RX_TB.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UART_RX_TB

Top level modules:
	UART_RX_TB

} {} {}} /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/UART_S2P/src/UART_RX.v {1 {vlog -work work -stats=none /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/UART_S2P/src/UART_RX.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UART_RX

Top level modules:
	UART_RX

} {} {}} /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Shared/Binary_To_7Segment.v {1 {vlog -work work -stats=none /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Shared/Binary_To_7Segment.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Binary_To_7Segment

Top level modules:
	Binary_To_7Segment

} {} {}}
