// Seed: 2375032867
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_2;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input tri0 id_2,
    input wire id_3,
    input logic id_4,
    output tri1 id_5,
    input uwire id_6,
    output tri0 id_7,
    input supply0 id_8,
    input tri1 id_9,
    input wor id_10,
    output logic id_11,
    input tri0 id_12
);
  reg id_14, id_15, id_16;
  tri id_17, id_18, id_19;
  tri0 id_20 = id_0;
  always if (id_20) $display(-1 !=? id_3, -1, 1, id_19, 1);
  wire id_21;
  module_0 modCall_1 (
      id_21,
      id_19,
      id_19,
      id_17,
      id_18,
      id_19
  );
  always begin : LABEL_0
    id_11 <= id_16;
    id_11 = id_4;
  end
  assign id_20 = 1;
  assign id_1  = -1;
  wire id_22, id_23;
  bit id_24 = id_16;
endmodule
