
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.014068                       # Number of seconds simulated
sim_ticks                                 14068195000                       # Number of ticks simulated
final_tick                                14068195000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 193421                       # Simulator instruction rate (inst/s)
host_op_rate                                   200410                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               42364081                       # Simulator tick rate (ticks/s)
host_mem_usage                                 685052                       # Number of bytes of host memory used
host_seconds                                   332.08                       # Real time elapsed on the host
sim_insts                                    64230931                       # Number of instructions simulated
sim_ops                                      66551883                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            22720                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            66624                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             9024                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            23744                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             9792                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            33728                       # Number of bytes read from this memory
system.physmem.bytes_read::total               165632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        22720                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         9024                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         9792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           41536                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               355                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              1041                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               141                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data               371                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst               153                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data               527                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2588                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst             1614990                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             4735789                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              641447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             1687779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              696038                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data             2397465                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                11773508                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        1614990                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         641447                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         696038                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2952475                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            1614990                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            4735789                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             641447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            1687779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             696038                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data            2397465                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               11773508                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups                7022935                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          7017886                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              600                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             7017135                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                7016720                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.994086                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   2345                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                62                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                8119                       # Number of system calls
system.cpu0.numCycles                        14068196                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             13349                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      35105297                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    7022935                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           7019065                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     14046123                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1303                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          154                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     6723                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  260                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          14060277                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.497081                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.507584                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   16983      0.12%      0.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    2830      0.02%      0.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 7014572     49.89%     50.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 7025892     49.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            14060277                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499207                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.495366                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   12163                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5329                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 14041715                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  619                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   451                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                2432                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  206                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              35107156                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  450                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   451                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   12737                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    522                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2076                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 14041654                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2837                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              35106449                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    14                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     9                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2672                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           35107991                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            161475945                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        35107713                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             35102337                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    5654                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                55                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            55                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1195                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            14027664                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            7017443                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          7011524                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         7011490                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  35105178                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 80                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 35103633                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              157                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           3977                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined         9777                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     14060277                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.496653                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.705808                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              15332      0.11%      0.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1698713     12.08%     12.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3633776     25.84%     38.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8712456     61.97%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       14060277                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             14058933     40.05%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            14027394     39.96%     80.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7017297     19.99%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              35103633                       # Type of FU issued
system.cpu0.iq.rate                          2.495248                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          84267668                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         35109260                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     35102889                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              35103617                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         7011563                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1008                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          363                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   451                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    388                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  132                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           35105276                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              236                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             14027664                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             7017443                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                50                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    11                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            41                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           116                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          309                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 425                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             35103202                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             14027283                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              431                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           18                       # number of nop insts executed
system.cpu0.iew.exec_refs                    21044500                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 7021733                       # Number of branches executed
system.cpu0.iew.exec_forward_branches            4966                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches        7014406                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches         2371                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches         2595                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches      7014162                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          244                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                   7017217                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.495217                       # Inst execution rate
system.cpu0.iew.wb_sent                      35102973                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     35102905                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 21057434                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 21068258                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.495196                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999486                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           3994                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              400                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     14059535                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.496617                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.579332                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        16220      0.12%      0.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      7020063     49.93%     50.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         3319      0.02%     50.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1697764     12.08%     62.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3630033     25.82%     87.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1691901     12.03%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           83      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           63      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           89      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     14059535                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            35097889                       # Number of instructions committed
system.cpu0.commit.committedOps              35101281                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      21043736                       # Number of memory references committed
system.cpu0.commit.loads                     14026656                       # Number of loads committed
system.cpu0.commit.membars                         30                       # Number of memory barriers committed
system.cpu0.commit.branches                   7021449                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 28084320                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                2200                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        14057536     40.05%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       14026656     39.96%     80.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       7017080     19.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         35101281                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   89                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    49164564                       # The number of ROB reads
system.cpu0.rob.rob_writes                   70211299                       # The number of ROB writes
system.cpu0.timesIdled                            257                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   35097889                       # Number of Instructions Simulated
system.cpu0.committedOps                     35101281                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400827                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400827                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.494839                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.494839                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                35101677                       # number of integer regfile reads
system.cpu0.int_regfile_writes               14049671                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      336                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                147390492                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                21054309                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               21301800                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    60                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              593                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          201.526487                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           14026825                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              803                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         17468.026152                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         25969000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   201.526487                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.393606                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.393606                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          210                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.410156                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28066346                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28066346                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      7015290                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        7015290                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      7012567                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7012567                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           25                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           28                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     14027857                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14027857                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     14027857                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14027857                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          253                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          253                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         4439                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4439                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         4692                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4692                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         4692                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4692                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      9826987                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      9826987                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    224601499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    224601499                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    234428486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    234428486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    234428486                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    234428486                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      7015543                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7015543                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      7017006                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7017006                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           29                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     14032549                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     14032549                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     14032549                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     14032549                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000036                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000633                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000633                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.034483                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.034483                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000334                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000334                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000334                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000334                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 38841.845850                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 38841.845850                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50597.318991                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50597.318991                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49963.445439                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49963.445439                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49963.445439                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49963.445439                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    10.285714                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          516                       # number of writebacks
system.cpu0.dcache.writebacks::total              516                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           80                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         3478                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3478                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         3558                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3558                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         3558                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3558                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          173                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          173                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          961                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          961                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         1134                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1134                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         1134                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1134                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6576009                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6576009                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     52381000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     52381000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     58957009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     58957009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     58957009                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     58957009                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000137                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000137                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.034483                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.034483                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000081                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000081                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000081                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000081                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 38011.612717                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38011.612717                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54506.763788                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54506.763788                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 51990.307760                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 51990.307760                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 51990.307760                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 51990.307760                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               76                       # number of replacements
system.cpu0.icache.tags.tagsinuse          293.646416                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6258                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              397                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            15.763224                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   293.646416                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.573528                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.573528                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          321                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.626953                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            13843                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           13843                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         6258                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           6258                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         6258                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            6258                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         6258                       # number of overall hits
system.cpu0.icache.overall_hits::total           6258                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          465                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          465                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          465                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           465                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          465                       # number of overall misses
system.cpu0.icache.overall_misses::total          465                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     23645999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     23645999                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     23645999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     23645999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     23645999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     23645999                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         6723                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         6723                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         6723                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         6723                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         6723                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         6723                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.069166                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.069166                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.069166                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.069166                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.069166                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.069166                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 50851.610753                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50851.610753                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 50851.610753                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50851.610753                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 50851.610753                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50851.610753                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           68                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           68                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           68                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          397                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          397                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          397                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     20261501                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20261501                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     20261501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20261501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     20261501                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20261501                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.059051                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.059051                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.059051                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.059051                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.059051                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.059051                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51036.526448                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51036.526448                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51036.526448                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51036.526448                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51036.526448                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51036.526448                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                5027128                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          4100442                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           216339                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             3498794                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                3376923                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.516771                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 387076                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            103726                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        14023634                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           2008971                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      24327389                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    5027128                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           3763999                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     11789753                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 441885                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            8                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          371                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  1882389                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                67173                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          14020052                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.846547                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.258638                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 3885536     27.71%     27.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  689240      4.92%     32.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3136381     22.37%     55.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6308895     45.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            14020052                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.358475                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.734742                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 1609750                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              3327827                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  8639247                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               223302                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                219918                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              304959                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 1307                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              22903148                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 1701                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                219918                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 1888703                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 296091                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       2951843                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  8560259                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               103230                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              22282595                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  4912                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands           24710967                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            103495863                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        25212981                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             20248613                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 4462354                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            101869                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts         96818                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   449546                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             6291677                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3092101                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          2397343                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2254162                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  21247372                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             185268                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 19968134                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            81036                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        2607601                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      7590802                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         21429                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     14020052                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.424255                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.223296                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            4956072     35.35%     35.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1981648     14.13%     49.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3260510     23.26%     72.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3821822     27.26%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       14020052                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             10842625     54.30%     54.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               13300      0.07%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6089877     30.50%     84.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3022332     15.14%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              19968134                       # Type of FU issued
system.cpu1.iq.rate                          1.423892                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          54037356                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         24040451                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     19650729                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              19968134                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         2226883                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       490273                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          210                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       131447                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads         2290                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                219918                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 219057                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                76975                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           21446099                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            82004                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              6291677                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             3092101                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             95536                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   531                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           210                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        161341                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        66663                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              228004                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             19788108                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              6058095                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           180026                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        13459                       # number of nop insts executed
system.cpu1.iew.exec_refs                     9050211                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 3924788                       # Number of branches executed
system.cpu1.iew.exec_forward_branches          774701                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        2761724                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches       343581                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches       431120                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches      2475917                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches       285807                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   2992116                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.411054                       # Inst execution rate
system.cpu1.iew.wb_sent                      19694042                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     19650729                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 11199652                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 14570305                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.401258                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.768663                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        2607724                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         163839                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           215315                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     13586441                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.386558                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.700172                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      5588369     41.13%     41.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4054757     29.84%     70.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       772107      5.68%     76.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       438736      3.23%     79.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2233421     16.44%     96.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       237776      1.75%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       122059      0.90%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        45442      0.33%     99.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        93774      0.69%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     13586441                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            17908193                       # Number of instructions committed
system.cpu1.commit.committedOps              18838383                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       8762058                       # Number of memory references committed
system.cpu1.commit.loads                      5801404                       # Number of loads committed
system.cpu1.commit.membars                      84764                       # Number of memory barriers committed
system.cpu1.commit.branches                   3810581                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 15454789                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              190363                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        10063031     53.42%     53.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          13294      0.07%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     53.49% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5801404     30.80%     84.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2960654     15.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         18838383                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                93774                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    34881171                       # The number of ROB reads
system.cpu1.rob.rob_writes                   43327292                       # The number of ROB writes
system.cpu1.timesIdled                            243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       42495                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   17894849                       # Number of Instructions Simulated
system.cpu1.committedOps                     18825039                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.783669                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.783669                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.276049                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.276049                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                21975239                       # number of integer regfile reads
system.cpu1.int_regfile_writes                9701459                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 77438569                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                11437948                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                9948372                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                189286                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements            28093                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          471.101905                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6398420                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            28588                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           223.814887                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   471.101905                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.920121                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.920121                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          114                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         13608862                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        13608862                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      3646749                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3646749                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2825240                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2825240                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        64930                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        64930                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        37537                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        37537                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      6471989                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         6471989                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      6471989                       # number of overall hits
system.cpu1.dcache.overall_hits::total        6471989                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        72428                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        72428                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        59907                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        59907                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        18567                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        18567                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        32091                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        32091                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       132335                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        132335                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       132335                       # number of overall misses
system.cpu1.dcache.overall_misses::total       132335                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1313439783                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1313439783                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   1052867381                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1052867381                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    499044534                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    499044534                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    461094813                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    461094813                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      4093001                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4093001                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   2366307164                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2366307164                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   2366307164                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2366307164                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      3719177                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3719177                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2885147                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2885147                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        83497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        83497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        69628                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        69628                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      6604324                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6604324                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      6604324                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6604324                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.019474                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019474                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.020764                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020764                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.222367                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.222367                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.460892                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.460892                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.020038                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020038                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.020038                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020038                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 18134.420155                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18134.420155                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 17575.030981                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 17575.030981                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 26878.038132                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26878.038132                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 14368.352903                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 14368.352903                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 17881.189134                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17881.189134                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 17881.189134                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17881.189134                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     7.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15203                       # number of writebacks
system.cpu1.dcache.writebacks::total            15203                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        15926                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        15926                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        29739                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        29739                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data         5508                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         5508                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        45665                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        45665                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        45665                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        45665                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        56502                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        56502                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        30168                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        30168                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        13059                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        13059                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        32091                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        32091                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        86670                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        86670                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        86670                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        86670                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    774969881                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    774969881                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    459177430                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    459177430                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    179558997                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    179558997                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    366959687                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    366959687                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      3877499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3877499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1234147311                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1234147311                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1234147311                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1234147311                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.015192                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.015192                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.010456                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.010456                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.156401                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.156401                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.460892                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.460892                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.013123                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013123                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.013123                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.013123                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13715.795565                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13715.795565                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 15220.678534                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 15220.678534                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 13749.827475                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13749.827475                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 11434.972017                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11434.972017                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 14239.613603                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14239.613603                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 14239.613603                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14239.613603                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              690                       # number of replacements
system.cpu1.icache.tags.tagsinuse          364.161706                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1881265                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1062                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1771.435970                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   364.161706                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.711253                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.711253                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          3765840                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         3765840                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      1881265                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1881265                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1881265                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1881265                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1881265                       # number of overall hits
system.cpu1.icache.overall_hits::total        1881265                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1124                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1124                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1124                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1124                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1124                       # number of overall misses
system.cpu1.icache.overall_misses::total         1124                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     25745946                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     25745946                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     25745946                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     25745946                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     25745946                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     25745946                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1882389                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1882389                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1882389                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1882389                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1882389                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1882389                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000597                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000597                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000597                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000597                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000597                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000597                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 22905.645907                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22905.645907                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 22905.645907                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22905.645907                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 22905.645907                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22905.645907                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs     9.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           62                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           62                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           62                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1062                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1062                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1062                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1062                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1062                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1062                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     21146047                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     21146047                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     21146047                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     21146047                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     21146047                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     21146047                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000564                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000564                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000564                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000564                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000564                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000564                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 19911.532015                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19911.532015                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 19911.532015                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19911.532015                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 19911.532015                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19911.532015                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                4291012                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          3011077                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           295680                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             2064476                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                1897234                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            91.899058                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 538735                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            149050                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        14025514                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           2772196                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      21070932                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    4291012                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           2435969                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     10947974                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 598977                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles         2074                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          275                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                  2618274                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                87164                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          14022008                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.664824                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.361483                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 5033900     35.90%     35.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 1031719      7.36%     43.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 1556716     11.10%     54.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6399673     45.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            14022008                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.305943                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.502329                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 2199834                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              4460659                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  6616767                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               444669                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                298005                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              425619                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 1501                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              19152515                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 2393                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                298005                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 2642226                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 520971                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       3666929                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  6557100                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               334703                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              18293659                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                111839                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands           22718296                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             82701949                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        19793082                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             15102190                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 7616106                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            145351                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        138947                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   940927                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             3210385                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1385570                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           427752                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          214233                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  16858699                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             264953                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 14046301                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           280786                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        4498089                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     15210198                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         30271                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     14022008                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.001732                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.041871                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            6195184     44.18%     44.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            3010452     21.47%     65.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3413267     24.34%     89.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1403105     10.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       14022008                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1511609     40.97%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     2      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     40.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1482690     40.19%     81.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               694950     18.84%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              9982362     71.07%     71.07% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               19736      0.14%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.21% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             2784855     19.83%     91.03% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1259348      8.97%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              14046301                       # Type of FU issued
system.cpu2.iq.rate                          1.001482                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                    3689251                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.262649                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          46084647                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         21621878                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     13705858                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              17735552                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          162299                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       826254                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          137                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       162174                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads         6424                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                298005                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 408368                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               110149                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           17143389                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            59143                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              3210385                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             1385570                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            137197                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   724                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           137                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        223558                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        77102                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              300660                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             13843531                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              2713525                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           202770                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                        19737                       # number of nop insts executed
system.cpu2.iew.exec_refs                     3958205                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 2654259                       # Number of branches executed
system.cpu2.iew.exec_forward_branches         1136518                       # Number of forward branches executed
system.cpu2.iew.exec_backward_branches         960587                       # Number of backward branches executed
system.cpu2.iew.exec_taken_forward_branches       470519                       # Number of forward branches executed that is taken
system.cpu2.iew.exec_nottaken_forward_branches       665999                       # Number of forward branches executed that is not taken
system.cpu2.iew.exec_taken_backward_branches       554475                       # Number of backward branches executed that is taken
system.cpu2.iew.exec_nottaken_backward_branches       406112                       # Number of backward branches executed that is not taken
system.cpu2.iew.exec_stores                   1244680                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.987025                       # Inst execution rate
system.cpu2.iew.wb_sent                      13759324                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     13705858                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  7998261                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 14033851                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.977209                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.569926                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        4498104                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         234682                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           294197                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     13320491                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.949311                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.495589                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      7223691     54.23%     54.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3332415     25.02%     79.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1092593      8.20%     87.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       721768      5.42%     92.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       385265      2.89%     95.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       227706      1.71%     97.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       188478      1.41%     98.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        36679      0.28%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       111896      0.84%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     13320491                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            11257914                       # Number of instructions committed
system.cpu2.commit.committedOps              12645284                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       3607527                       # Number of memory references committed
system.cpu2.commit.loads                      2384131                       # Number of loads committed
system.cpu2.commit.membars                     124144                       # Number of memory barriers committed
system.cpu2.commit.branches                   2522733                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 10739275                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              274905                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9018025     71.32%     71.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          19732      0.16%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2384131     18.85%     90.33% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1223396      9.67%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         12645284                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               111896                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    30304234                       # The number of ROB reads
system.cpu2.rob.rob_writes                   34986899                       # The number of ROB writes
system.cpu2.timesIdled                            184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3506                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       42681                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   11238193                       # Number of Instructions Simulated
system.cpu2.committedOps                     12625563                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.248022                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.248022                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.801268                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.801268                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                13990382                       # number of integer regfile reads
system.cpu2.int_regfile_writes                8273926                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 49650000                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 8000502                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                5262723                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                255337                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements            43143                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          485.112282                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3237675                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            43617                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            74.229658                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   485.112282                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.947485                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.947485                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          224                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          7536469                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         7536469                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      2298645                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2298645                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1053748                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1053748                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        92590                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        92590                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        68408                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        68408                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3352393                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3352393                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3352393                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3352393                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        84768                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        84768                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        61796                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        61796                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        21086                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        21086                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        34383                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        34383                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       146564                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        146564                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       146564                       # number of overall misses
system.cpu2.dcache.overall_misses::total       146564                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   1377897976                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1377897976                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   1164648364                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1164648364                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data    482725034                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    482725034                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data    534696385                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    534696385                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data       599563                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       599563                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   2542546340                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2542546340                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   2542546340                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2542546340                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2383413                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2383413                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1115544                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1115544                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       113676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       113676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       102791                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       102791                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      3498957                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3498957                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      3498957                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3498957                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.035566                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.035566                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.055395                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.055395                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.185492                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.185492                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.334494                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.334494                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.041888                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.041888                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.041888                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.041888                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 16254.930823                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 16254.930823                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 18846.662632                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 18846.662632                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 22893.153467                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22893.153467                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 15551.184742                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15551.184742                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 17347.686608                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 17347.686608                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 17347.686608                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 17347.686608                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        25456                       # number of writebacks
system.cpu2.dcache.writebacks::total            25456                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        20126                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        20126                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        30406                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        30406                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data         4647                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         4647                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        50532                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        50532                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        50532                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        50532                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        64642                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        64642                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        31390                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        31390                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        16439                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        16439                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        34383                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        34383                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        96032                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        96032                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        96032                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        96032                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    789418994                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    789418994                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    528585536                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    528585536                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    208523967                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    208523967                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data    434328115                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    434328115                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data       441937                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       441937                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1318004530                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1318004530                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1318004530                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1318004530                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.027122                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.027122                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.028139                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.028139                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.144613                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.144613                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.334494                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.334494                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.027446                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.027446                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.027446                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.027446                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12212.168466                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12212.168466                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 16839.297101                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 16839.297101                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 12684.711175                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12684.711175                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 12632.059884                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 12632.059884                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 13724.638975                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13724.638975                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 13724.638975                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13724.638975                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              339                       # number of replacements
system.cpu2.icache.tags.tagsinuse          359.269909                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2617515                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              706                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3707.528329                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   359.269909                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.701699                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.701699                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          363                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5237254                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5237254                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      2617515                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2617515                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      2617515                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2617515                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      2617515                       # number of overall hits
system.cpu2.icache.overall_hits::total        2617515                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst          759                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          759                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst          759                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           759                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst          759                       # number of overall misses
system.cpu2.icache.overall_misses::total          759                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     20216951                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     20216951                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     20216951                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     20216951                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     20216951                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     20216951                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      2618274                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2618274                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      2618274                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2618274                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      2618274                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2618274                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000290                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000290                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000290                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000290                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000290                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000290                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 26636.299078                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 26636.299078                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 26636.299078                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 26636.299078                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 26636.299078                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 26636.299078                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           53                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           53                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           53                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          706                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          706                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          706                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          706                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          706                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          706                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     16784538                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     16784538                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     16784538                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     16784538                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     16784538                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     16784538                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000270                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000270                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000270                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000270                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000270                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000270                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 23774.133144                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 23774.133144                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 23774.133144                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 23774.133144                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 23774.133144                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 23774.133144                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  2276.748062                       # Cycle average of tags in use
system.l2.tags.total_refs                       99154                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2385                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     41.574004                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1439.444787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       325.556364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        83.048752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       138.184619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        66.634298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       149.253116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        74.626126                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.021964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.002109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.001017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.002277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.034740                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2385                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2345                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.036392                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    130812                       # Number of tag accesses
system.l2.tags.data_accesses                   130812                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  41                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  65                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                 874                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               23925                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                 515                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               34304                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   59724                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            41175                       # number of Writeback hits
system.l2.Writeback_hits::total                 41175                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data               34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data               33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   68                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                33                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   109                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   73                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                  874                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                23993                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                  515                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                34337                       # number of demand (read+write) hits
system.l2.demand_hits::total                    59833                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  41                       # number of overall hits
system.l2.overall_hits::cpu0.data                  73                       # number of overall hits
system.l2.overall_hits::cpu1.inst                 874                       # number of overall hits
system.l2.overall_hits::cpu1.data               23993                       # number of overall hits
system.l2.overall_hits::cpu2.inst                 515                       # number of overall hits
system.l2.overall_hits::cpu2.data               34337                       # number of overall hits
system.l2.overall_hits::total                   59833                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               356                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               188                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                71                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               191                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                79                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   986                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu1.data           5889                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data           6957                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              12846                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data         4404                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data         5528                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             9932                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             949                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             303                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             451                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1703                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1050                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                188                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                374                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                191                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                530                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2689                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               356                       # number of overall misses
system.l2.overall_misses::cpu0.data              1050                       # number of overall misses
system.l2.overall_misses::cpu1.inst               188                       # number of overall misses
system.l2.overall_misses::cpu1.data               374                       # number of overall misses
system.l2.overall_misses::cpu2.inst               191                       # number of overall misses
system.l2.overall_misses::cpu2.data               530                       # number of overall misses
system.l2.overall_misses::total                  2689                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     19031500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5476000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      9829500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data      3745500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      9953000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data      4166500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        52202000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     50353500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     16136500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     23934500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      90424500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     19031500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     55829500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      9829500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     19882000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      9953000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     28101000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        142626500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     19031500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     55829500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      9829500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     19882000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      9953000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     28101000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       142626500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             397                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            1062                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           23996                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst             706                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           34383                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               60710                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        41175                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             41175                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data         5923                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data         6990                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            12914                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data         4404                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data         5530                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           9934                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1812                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             1123                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             1062                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            24367                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst              706                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            34867                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                62522                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            1123                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            1062                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           24367                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst             706                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           34867                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               62522                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.896725                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.608434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.177024                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.002959                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.270538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.002298                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.016241                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.994260                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.995279                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.994734                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999638                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999799                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.991641                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.816712                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.931818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.939845                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.896725                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.934996                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.177024                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.015349                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.270538                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.015201                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043009                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.896725                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.934996                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.177024                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.015349                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.270538                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.015201                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043009                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53459.269663                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 54217.821782                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 52284.574468                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 52753.521127                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 52109.947644                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 52740.506329                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52943.204868                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53059.536354                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53255.775578                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53069.844789                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53097.181445                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53459.269663                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53170.952381                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 52284.574468                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53160.427807                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 52109.947644                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53020.754717                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53040.721458                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53459.269663                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53170.952381                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 52284.574468                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53160.427807                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 52109.947644                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53020.754717                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53040.721458                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             47                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             38                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                101                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 101                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                101                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          355                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           92                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          141                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data           68                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst          153                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data           76                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              885                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data         5889                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data         6957                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         12846                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data         4404                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data         5528                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         9932                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          949                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          451                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1703                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst           153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2588                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst          153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2588                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     14573500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3896500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      5744500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data      2762000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      6242000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data      3101500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     36320000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data    238933640                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data    282293428                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    521227068                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data    178548626                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data    223998770                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    402547396                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     38499000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     12365000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     18301000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     69165000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     14573500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     42395500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      5744500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     15127000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      6242000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     21402500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    105485000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     14573500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     42395500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      5744500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     15127000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      6242000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     21402500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    105485000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.894207                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.554217                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.132768                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.002834                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.216714                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.002210                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.014577                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.994260                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.995279                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.994734                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999638                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999799                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.991641                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.816712                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.931818                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.939845                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.894207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.926981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.132768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.015226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.216714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.015115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.041393                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.894207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.926981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.132768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.015226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.216714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.015115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.041393                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41052.112676                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42353.260870                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40741.134752                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40617.647059                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40797.385621                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40809.210526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41039.548023                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40572.871455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40576.890614                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40575.048108                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40542.376476                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40520.761577                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40530.345952                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40567.966280                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40808.580858                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 40578.713969                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40613.623018                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41052.112676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 40725.744476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40741.134752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40773.584906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40797.385621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40611.954459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40759.273570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41052.112676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 40725.744476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40741.134752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40773.584906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40797.385621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40611.954459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40759.273570                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 885                       # Transaction distribution
system.membus.trans_dist::ReadResp                885                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13203                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          66338                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           22778                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1705                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1703                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       107497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 107497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       165632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  165632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            56765                       # Total snoops (count)
system.membus.snoop_fanout::samples             82299                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   82299    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               82299                       # Request fanout histogram
system.membus.reqLayer0.occupancy            37642464                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47668768                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq             152980                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            152980                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            41175                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13271                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         66340                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          79611                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          135                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          135                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            49765                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           49765                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       181953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         1412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       219978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                409036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        25408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       104896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        67968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      2532480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        45184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      3860672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6636608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          197121                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           323666                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   5                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 323666    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             323666                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          203757498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            595999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1701991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1616453                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         160301506                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1077962                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         179515951                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
