// Seed: 896430592
module module_0 #(
    parameter id_4 = 32'd63
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1._id_1 = 0;
  wire _id_4;
  logic id_5;
  wire [~  -1 : id_4] id_6;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd97,
    parameter id_4 = 32'd7
) (
    input tri0 id_0,
    input supply0 _id_1,
    input wire id_2
);
  wire [ 1 : -1 'b0] _id_4;
  wire [id_1 : id_4] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
