# Password-Checker-4-BIT-FSM

# ğŸ“Œ Project Configuration
This repository contains a digital password checker implemented as a Finite State Machine (FSM) for authenticating a fixed 4-bit password. The design uses sequential logic suitable for implementation in hardware description languages such as Verilog or VHDL.

The FSM waits for a 4-bit input supplied all at once, then verifies whether the entered sequence matches the predefined password. On successful authentication, the system outputs a signal indicating access granted.

---

## âš™ï¸ Attribute

- **FSM Stages:**  
  `IDLE` â†’ `CHECK_PASSWORD` â†’ `ACCESS_GRANTED` / `ACCESS_DENIED`  
  (The FSM waits for input, checks the entire 4-bit password simultaneously, then signals the result.)

- **Operation:**  
  - Waits in `IDLE` state until `start` signal is asserted  
  - On `start`, FSM moves to `CHECK_PASSWORD` state and compares input with stored password  
  - Depending on the comparison, signals `access_granted` or `access_denied`  
  - Returns to `IDLE` waiting for the next input  

- **Preset Password:**  
  Fixed 4-bit password defined in the code (default example: `4'b1010`), easily customizable.
  
  ---
# ğŸ› ï¸ Specifications
- **Software**: Vivado ML Edition (Standard) 2024.2
- **Hardware**: ZedBoard Zynq-7000 ARM / FPGA SoC Development Board
 ---
# ğŸ”ŒInputs
| Name   | Description        |
|--------|--------------------|
| clk    | Clock              |
| reset  | Reset              |
| S0-S3  | Password input bits|

---

# ğŸ’¡Outputs
| Name           | Description                  |
|----------------|------------------------------|
| access_granted | High if password is correct  |
| error          | High if password is wrong    |
| time_out         | High after 3 wrong attempts  |

---

# ğŸ“Š FSM State Log (Based on Simulation)

| Input Password | Event Description              | FSM State  | access_granted | error | locked (timeout) |
|----------------|--------------------------------|------------|----------------|-------|------------------|
| `1011`         | âœ… Correct password             | `GRANTED`  | 1              | 0     | 0                |
| `1001`         | âŒ Wrong password #1            | `DENIED`   | 0              | 1     | 0                |
| `0000`         | âŒ Wrong password #2            | `DENIED`   | 0              | 1     | 0                |
| `0101`         | âŒ Wrong password #3 â†’ Locked   | `LOCKED`   | 0              | 1     | 1 âœ…              |
| `1011`         | ğŸ”’ Input blocked while locked   | `LOCKED`   | 0              | 0     | 1                |
| `1011`         | ğŸ” Reset followed by correct pw | `GRANTED`  | 1              | 0     | 0                |

---


# ğŸ”„ FSM Transitions

| Current State | Input Condition            | Next State | Description                          |
|---------------|----------------------------|------------|--------------------------------------|
| `IDLE`        | Password entered           | `CHECK`    | Start checking on clock edge         |
| `CHECK`       | Input == `1011`            | `GRANTED`  | Password matched                     |
| `CHECK`       | Input â‰  `1011`             | `DENIED`   | Password incorrect                   |
| `DENIED`      | Error count â‰¥ 3            | `LOCKED`   | Lock system after 3 failed attempts  |
| `GRANTED`     | System not locked          | `IDLE`     | Return to idle after access granted  |
| `DENIED`      | System not locked          | `IDLE`     | Return to idle for retry             |
| `LOCKED`      | Reset = 1                  | `IDLE`     | Unlock only on reset                 |

---
# ğŸ—‚ï¸ â€“ File collection

[ğŸ§¾PROBLEM STATEMENT](https://github.com/INDRA2006MG/Password-Checker-4-BIT---FSM/blob/main/Problem%20statement)

[ğŸ§¾ TEST BENCH ](https://github.com/INDRA2006MG/Password-Checker-4-BIT---FSM/blob/main/Password%20Checker.tb.v)

[ğŸ§¾ DESIGN ](https://github.com/INDRA2006MG/Password-Checker-4-BIT---FSM/blob/main/Password%20Checker.v)

[ğŸ§¾ TOP MODULE](https://github.com/INDRA2006MG/Password-Checker-4-BIT---FSM/blob/main/Top%20Module)

[ğŸ§¾ CLOCK MODULE](https://github.com/INDRA2006MG/Password-Checker-4-BIT---FSM/blob/main/Clock%20Module)

---

# ğŸ§© SCHEMATIC BLOCK
![WhatsApp Image 2025-08-08 at 15 45 22_63604bb1](https://github.com/user-attachments/assets/ac8b8f1b-0f22-4121-ac1f-74138210420e)

---

# ğŸ›ï¸ SIMULATION WAVEFORM
![WhatsApp Image 2025-08-08 at 15 44 51_53df435e](https://github.com/user-attachments/assets/5afcb352-52df-404c-94e4-757ad3e7055f)

---

# ğŸ”§ IMPLEMENTATION DESIGN
<img width="1076" height="467" alt="image" src="https://github.com/user-attachments/assets/5878d2f9-021c-47a3-852f-d0e29cbc8f5e" />

---

#  ğŸ¯ SIMULATION OUTPUT
<img width="1333" height="750" alt="image" src="https://github.com/user-attachments/assets/1172123b-1335-4691-8272-5aaa198099b2" />

---





<img width="1366" height="907" alt="image" src="https://github.com/user-attachments/assets/8d14effd-a2a2-440f-885c-848d35dac881" />

---

# ğŸ§ª Simulation Demo

## ğŸ¥ Demo Video
[Watch the Simulation Video](https://drive.google.com/file/d/10txqIYbCHSzcoH6OyQAw9UrUZ_sKm43Y/view?usp=sharing) <!-- Replace # with the actual YouTube or drive link -->


---

## ğŸ” Reports

### â›“ï¸ Resource Utilization (Post-Synthesis)


| Resource   | Usage | Description            |
|------------|-------|------------------------|
| LUTs       | --    | Lookup Tables          |
| Flip-Flops | --    | Sequential Elements    |
| IOBs       | --    | Input/Output Buffers   |

---

### â±ï¸ Timing Summary


| Parameter           | Value     |
|---------------------|-----------|
| Clock Period        | x.xx ns   |
| Max Frequency       | xxx MHz   |
| Setup/Hold Violations | None    |

---

### âš¡ Power Summary


| Component | Dynamic (mW) | Static (mW) |
|-----------|---------------|-------------|
| Logic     | --            | --          |
| Clock     | --            | --          |
| I/O       | --            | --          |

## ğŸ”Œ Pin Assignment

> ğŸ“ Based on the FPGA constraints shown in Vivado.

| Signal         | Direction | Pin  | Description              |
|----------------|-----------|------|--------------------------|
| password[0]    | Input     | F21  | Password bit 0 (LSB)     |
| password[1]    | Input     | H22  | Password bit 1           |
| password[2]    | Input     | G22  | Password bit 2           |
| password[3]    | Input     | F22  | Password bit 3 (MSB)     |
| clk            | Input     | Y9   | Clock signal             |
| reset          | Input     | H19  | Active-high reset        |
| enter          | Input     | M15  | Enter to check password  |
| access_granted | Output    | U14  | High when password matches |
| error          | Output    | U19  | High when incorrect password |

> âš ï¸ All pins are configured as `LVCMOS18`, with Drive Strength = 12, Slew Rate = SLOW (for outputs).




