{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,10,6]],"date-time":"2019-10-06T11:10:27Z","timestamp":1570360227028},"publisher-location":"New York, New York, USA","reference-count":41,"publisher":"ACM Press","isbn-type":[{"value":"9781450349529","type":"print"}],"license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"delay-in-days":286,"content-version":"vor"}],"funder":[{"name":"National Science Foundation","award":["CCF-142-1167"]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1145\/3123939.3123971","type":"proceedings-article","created":{"date-parts":[[2017,11,20]],"date-time":"2017-11-20T14:31:12Z","timestamp":1511188272000},"source":"Crossref","is-referenced-by-count":0,"title":["Architecting hierarchical coherence protocols for push-button parametric verification"],"prefix":"10.1145","author":[{"given":"Opeoluwa","family":"Matthews","sequence":"first","affiliation":[{"name":"Duke University and University of Michigan"}]},{"given":"Daniel J.","family":"Sorin","sequence":"additional","affiliation":[{"name":"Duke University"}]}],"member":"320","reference":[{"key":"key-10.1145\/3123939.3123971-1","unstructured":"Alaa R Alameldeen and David A Wood. 2003. Variability in architectural simulations of multi-threaded workloads. InInternational Symposium On High Performance Computer Architecture (HPCA)."},{"key":"key-10.1145\/3123939.3123971-2","unstructured":"Arvind, Nirav Dave, and Michael Katelman. 2008. Getting formal verification into design flow. InInternational Symposium on Formal Methods.","DOI":"10.1007\/978-3-540-68237-0_2","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-3","unstructured":"Luiz Andr&#233; Barroso, Kourosh Gharachorloo, Robert McNamara, Andreas Nowatzyk, Shaz Qadeer, Barton Sano, Scott Smith, Robert Stets, and Ben Verghese. 2000. Piranha: A scalable architecture based on single-chip multiprocessing. InACM SIGARCH Computer Architecture News.","DOI":"10.1145\/339647.339696","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-4","unstructured":"Jesse G. Beu, Jason A. Poovey, Eric R. Hein, and Thomas M. Conte. 2013. Highspeed formal verification of heterogeneous coherence hierarchies. InInternational Symposium On High Performance Computer Architecture (HPCA)."},{"key":"key-10.1145\/3123939.3123971-5","unstructured":"Jesse G. Beu, Michael C. Rosier, and Thomas M. Conte. 2011. Manager-client pairing: A framework for implementing coherence hierarchies. InInternational Symposium on Microarchitecture (MICRO).","DOI":"10.1145\/2155620.2155647","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-6","unstructured":"Christian Bienia, Sanjeev Kumar, Jaswinder Pal Singh, and Kai Li. 2008. The PARSEC benchmark suite: Characterization and architectural implications. InInternational Conference on Parallel Architectures and Compilation Techniques (PACT).","DOI":"10.1145\/1454115.1454128","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-7","unstructured":"Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark Hill, and David Wood. 2011. The gem5 simulator.ACM SIGARCH Computer Architecture News39, 2."},{"key":"key-10.1145\/3123939.3123971-8","unstructured":"Henry Burkhardt, Steven Frank, Bruce Knobe, and James Rothnie. 1992. Overview of the KSR1 computer system.Technical Report KSR-TR-9202001, Kendall Square Research, Boston."},{"key":"key-10.1145\/3123939.3123971-9","unstructured":"Alan Charlesworth. 2001. The Sun Fireplane system interconnect. InACM\/IEEE Supercomputing Conference.","DOI":"10.1145\/582034.582041","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-10","unstructured":"Ching-Tsun Chou, Phanindra K. Mannava, and Seungjoon Park. 2004. A simple method for parameterized verification of cache coherence protocols. InInternational Conference on Formal Methods in Computer-Aided Design (FMCAD).","DOI":"10.1007\/978-3-540-30494-4_27","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-11","unstructured":"Sylvain Conchon, Amit Goel, Sava Krstic, Alain Mebsout, and Fatiha Zaidi. 2013. Invariants for finite instances and beyond. InInternational Conference on Formal Methods in Computer-Aided Design (FMCAD).","DOI":"10.1109\/FMCAD.2013.6679392","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-12","unstructured":"Sylvain Conchon, Amit Goel, Sava Krstic, Alain Mebsout, and Fatiha Za&#196;&#347;di. 2012. Cubicle: A parallel SMT-based model checker for parameterized systems. InInternational Conference on Computer-Aided Verification (CAV).","DOI":"10.1007\/978-3-642-31424-7_55","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-13","unstructured":"Sylvain Conchon, Amit Goel, Sava Krstic, Alain Mebsout, and Fatiha Za&#196;&#347;di. 2012. German's Protocol, http:\/\/cubicle.lri.fr\/examples\/german.ctc.cub.html."},{"key":"key-10.1145\/3123939.3123971-14","unstructured":"Pat Conway, Nathan Kalyanasundharam, Gregg Donley, Kevin Lepak, and Bill Hughes. 2010. Cache hierarchy and memory subsystem of the AMD Opteron processor.IEEE Micro.","DOI":"10.1109\/MM.2010.31","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-15","unstructured":"David L Dill, Andreas J Drexler, Alan J Hu, and C Han Yang. 1992. Protocol Verification as a Hardware Design Aid. InInternational Conference on Computer Design (ICCD)."},{"key":"key-10.1145\/3123939.3123971-16","unstructured":"Silvio Ghilardi and Silvio Ranise. 2010. MCMT: A model checker modulo theories. InInternational Joint Conference on Automated Reasoning (IJCAR).","DOI":"10.1007\/978-3-642-14203-1_3","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-17","unstructured":"Simcha Gochman, Ronny Ronen, Ittai Anati, Ariel Berkovits, Tsvika Kurts, Alon Naveh, Ali Saeed, Zeev Sperber, and Robert C Valentine. 2003. The Intel Pentium M Processor: Microarchitecture and Performance.Intel Technology Journal7, 2."},{"key":"key-10.1145\/3123939.3123971-18","unstructured":"Gary Gostin, Jean-Francois Collard, and Kirby Collins. 2005. The architecture of the HP Superdome shared-memory multiprocessor. InInternational Conference on Supercomputing (ICS).","DOI":"10.1145\/1088149.1088181","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-19","unstructured":"Erik Hagersten and Michael Koster. 1999. WildFire: A scalable path for SMPs. InInternational Symposium On High Performance Computer Architecture (HPCA).","DOI":"10.1109\/HPCA.1999.744361","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-20","unstructured":"Glenn Hinton, Dave Sager, Mike Upton, Darrell Boggs, Doug Carmean, Alan Kyker, and Patrice Roussel. 2001. The microarchitecture of the Pentium&#174; 4 processor. InIntel Technology Journal."},{"key":"key-10.1145\/3123939.3123971-21","unstructured":"Edya Ladan-Mozes and Charles E Leiserson. 2008. A consistency architecture for hierarchical shared caches. InSymposium on Parallelism in Algorithms and Architectures (SPAA).","DOI":"10.1145\/1378533.1378536","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-22","unstructured":"Daniel Lenoski, James Laudon, Kourosh Gharachorloo, W-D Weber, Anoop Gupta, John Hennessy, Mark Horowitz, and Monica S. Lam. 1992. The Stanford DASH multiprocessor.Computer25, 3."},{"key":"key-10.1145\/3123939.3123971-23","unstructured":"Milo MK Martin, Mark D Hill, and Daniel J Sorin. 2012. Why on-chip cache coherence is here to stay.Commun. ACM55, 7."},{"key":"key-10.1145\/3123939.3123971-24","unstructured":"Opeoluwa Matthews, Jesse Bingham, and Daniel Sorin. 2016. Verifiable Hierarchical Protocols with Network Invariants on Parametric Systems. InInternational Conference on Formal Methods in Computer-Aided Design (FMCAD).","DOI":"10.1109\/FMCAD.2016.7886667","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-25","unstructured":"Opeoluwa Matthews, Meng Zhang, and Daniel J Sorin. 2014. Scalably verifiable dynamic power management. InInternational Symposium on High Performance Computer Architecture (HPCA).","DOI":"10.1109\/HPCA.2014.6835967","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-26","unstructured":"Seungjoon Park, Satyaki Das, and David L. Dill. 2000. Automatic checking of aggregation abstractions through state enumeration. InComputer-Aided Design of Integrated Circuits and Systems.","DOI":"10.1109\/43.875327","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-27","unstructured":"Alberto Ros, Mahdad Davari, and Stefanos Kaxiras. 2015. Hierarchical private\/shared classification: The key to simple and efficient coherence for clustered cache hierarchies. InInternational Symposium On High Performance Computer Architecture (HPCA).","DOI":"10.1109\/HPCA.2015.7056032","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-28","unstructured":"Larry Seiler, Doug Carmean, Eric Sprangle, Tom Forsyth, Michael Abrash, Pradeep Dubey, Stephen Junkins, Adam Lake, Jeremy Sugerman, Robert Cavin, Roger Espasa, Ed Grochowski, Toni Juan, and Pat Hanrahan. 2008. Larrabee: a many-core x86 architecture for visual computing. InACM Transactions on Graphics (TOG).","DOI":"10.1145\/1399504.1360617","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-29","unstructured":"Balaram Sinharoy, Ronald N Kalla, Joel M Tendler, Richard J Eickemeyer, and Jody B Joyner. 2005. POWER5 system microarchitecture.IBM Journal of Research and Development49, 4.5."},{"key":"key-10.1145\/3123939.3123971-30","unstructured":"Daniel J Sorin, Mark D Hill, and David A Wood. 2011. A primer on memory consistency and cache coherence.Synthesis Lectures on Computer Architecture(2011).","DOI":"10.2200\/S00346ED1V01Y201104CAC016","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-31","unstructured":"Daniel J Sorin, Opeoluwa Matthews, and Meng Zhang. 2014. Architecting dynamic power management to be formally verifiable. InDesign Automation Conference (DAC).","DOI":"10.1145\/2593069.2596669","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-32","unstructured":"Murali Talupur and Mark R. Tuttle. 2008. Going with the Flow: Parameterized Verification Using Message Flows. InInternational Conference on Formal Methods in Computer-Aided Design (FMCAD).","DOI":"10.1109\/FMCAD.2008.ECP.14","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-33","unstructured":"Joel M Tendler, J Steve Dodson, JS Fields, Hung Le, and Balaram Sinharoy. 2002. POWER4 system microarchitecture.IBM Journal of Research and Development46, 1."},{"key":"key-10.1145\/3123939.3123971-34","unstructured":"Muralidaran Vijayaraghavan. 2016.Modular verification of hardware systems.Ph.D. Dissertation. Massachusetts Institute of Technology."},{"key":"key-10.1145\/3123939.3123971-35","unstructured":"Muralidaran Vijayaraghavan, Adam Chlipala, and Nirav Dave. 2015. Modular deductive verification of multiprocessor hardware designs. InInternational Conference on Computer Aided Verification (CAV).","DOI":"10.1007\/978-3-319-21668-3_7","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-36","unstructured":"Gwendolyn Voskuilen and TN Vijaykumar. 2014. Fractal++: Closing the performance gap between fractal and conventional coherence. InInternational Symposium on Computer Architecture (ISCA).","DOI":"10.1109\/ISCA.2014.6853211","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-37","unstructured":"Gwendolyn Voskuilen and T. N. Vijaykumar. 2014. High-performance Fractal Coherence. InInternational Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS).","DOI":"10.1145\/2541940.2541982","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-38","unstructured":"Deborah A Wallach. 1992.PHD: A hierarchical cache coherent protocol.Ph.D. Dissertation. Massachusetts Institute of Technology."},{"key":"key-10.1145\/3123939.3123971-39","unstructured":"Andrew W Wilson Jr. 1987. Hierarchical cache\/bus architecture for shared memory multiprocessors. InInternational Symposium on Computer Architecture (ISCA).","DOI":"10.1145\/30350.30378","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-40","unstructured":"Meng Zhang, Jesse D. Bingham, John Erickson, and Daniel J. Sorin. 2014. PVCoherence: Designing flat coherence protocols for scalable verification. InInternational Symposium On High Performance Computer Architecture (HPCA).","DOI":"10.1109\/HPCA.2014.6835949","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3123939.3123971-41","unstructured":"Meng Zhang, Alvin R. Lebeck, and Daniel J. Sorin. 2010. Fractal coherence: Scalably verifiable cache coherence. InInternational Symposium on Microarchitecture (MICRO).","DOI":"10.1109\/MICRO.2010.11","doi-asserted-by":"crossref"}],"event":{"name":"the 50th Annual IEEE\/ACM International Symposium","location":"Cambridge, Massachusetts","sponsor":["SIGMICRO, ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS\\DATC, IEEE Computer Society"],"acronym":"MICRO-50 '17","number":"50","start":{"date-parts":[[2017,10,14]]},"end":{"date-parts":[[2017,10,18]]}},"container-title":["Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture - MICRO-50 '17"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=3123971&ftid=1912992&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,6]],"date-time":"2019-10-06T10:42:00Z","timestamp":1570358520000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9781450349529"],"references-count":41,"URL":"http:\/\/dx.doi.org\/10.1145\/3123939.3123971","relation":{"cites":[]}}}