// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_stage0_BatchNorm_4_5_6_7_11_13_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RFIFONUM,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        X_data,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RFIFONUM,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        Y_data,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        running_mean,
        running_var,
        gamma,
        beta
);

parameter    ap_ST_fsm_state1 = 23'd1;
parameter    ap_ST_fsm_state2 = 23'd2;
parameter    ap_ST_fsm_state3 = 23'd4;
parameter    ap_ST_fsm_state4 = 23'd8;
parameter    ap_ST_fsm_state5 = 23'd16;
parameter    ap_ST_fsm_state6 = 23'd32;
parameter    ap_ST_fsm_state7 = 23'd64;
parameter    ap_ST_fsm_state8 = 23'd128;
parameter    ap_ST_fsm_state9 = 23'd256;
parameter    ap_ST_fsm_state10 = 23'd512;
parameter    ap_ST_fsm_state11 = 23'd1024;
parameter    ap_ST_fsm_state12 = 23'd2048;
parameter    ap_ST_fsm_state13 = 23'd4096;
parameter    ap_ST_fsm_state14 = 23'd8192;
parameter    ap_ST_fsm_state15 = 23'd16384;
parameter    ap_ST_fsm_state16 = 23'd32768;
parameter    ap_ST_fsm_state17 = 23'd65536;
parameter    ap_ST_fsm_state18 = 23'd131072;
parameter    ap_ST_fsm_state19 = 23'd262144;
parameter    ap_ST_fsm_state20 = 23'd524288;
parameter    ap_ST_fsm_state21 = 23'd1048576;
parameter    ap_ST_fsm_state22 = 23'd2097152;
parameter    ap_ST_fsm_state23 = 23'd4194304;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [63:0] m_axi_gmem1_AWADDR;
output  [0:0] m_axi_gmem1_AWID;
output  [31:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [0:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [31:0] m_axi_gmem1_WDATA;
output  [3:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [0:0] m_axi_gmem1_WID;
output  [0:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [63:0] m_axi_gmem1_ARADDR;
output  [0:0] m_axi_gmem1_ARID;
output  [31:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [0:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [31:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [0:0] m_axi_gmem1_RID;
input  [8:0] m_axi_gmem1_RFIFONUM;
input  [0:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [0:0] m_axi_gmem1_BID;
input  [0:0] m_axi_gmem1_BUSER;
input  [63:0] X_data;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [63:0] m_axi_gmem2_AWADDR;
output  [0:0] m_axi_gmem2_AWID;
output  [31:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [0:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [31:0] m_axi_gmem2_WDATA;
output  [3:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [0:0] m_axi_gmem2_WID;
output  [0:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [63:0] m_axi_gmem2_ARADDR;
output  [0:0] m_axi_gmem2_ARID;
output  [31:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [0:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [31:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [0:0] m_axi_gmem2_RID;
input  [8:0] m_axi_gmem2_RFIFONUM;
input  [0:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [0:0] m_axi_gmem2_BID;
input  [0:0] m_axi_gmem2_BUSER;
input  [63:0] Y_data;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] running_mean;
input  [63:0] running_var;
input  [63:0] gamma;
input  [63:0] beta;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem1_ARVALID;
reg m_axi_gmem1_RREADY;
reg m_axi_gmem2_AWVALID;
reg m_axi_gmem2_WVALID;
reg m_axi_gmem2_BREADY;
reg m_axi_gmem_ARVALID;
reg[63:0] m_axi_gmem_ARADDR;
reg m_axi_gmem_RREADY;

(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state3;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state20;
wire   [63:0] grp_fu_226_p1;
reg   [63:0] reg_243;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state21;
reg   [61:0] p_cast3_mid_reg_909;
reg   [61:0] p_cast4_mid_reg_914;
reg   [61:0] p_cast5_mid_reg_919;
reg   [61:0] p_cast6_mid_reg_924;
reg   [63:0] gmem_addr_reg_932;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln13_fu_417_p2;
reg   [63:0] gmem_addr_25_reg_938;
reg   [63:0] gmem_addr_26_reg_944;
reg   [63:0] gmem_addr_27_reg_950;
reg   [61:0] trunc_ln_reg_956;
reg   [61:0] trunc_ln16_1_reg_961;
reg   [31:0] gmem_addr_read_reg_966;
reg   [31:0] gmem_addr_25_read_reg_971;
wire   [63:0] grp_fu_232_p2;
reg   [63:0] add_mid2_reg_976;
wire    ap_CS_fsm_state14;
reg   [31:0] gmem_addr_26_read_reg_981;
reg   [31:0] gmem_addr_27_read_reg_986;
wire   [63:0] conv3_mid2_fu_229_p1;
reg   [63:0] conv3_mid2_reg_991;
wire   [31:0] bitcast_ln14_fu_843_p1;
reg   [31:0] bitcast_ln14_reg_996;
wire    ap_CS_fsm_state22;
wire   [63:0] grp_fu_237_p2;
reg   [63:0] tmp_reg_1001;
wire    grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_ap_start;
wire    grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_ap_done;
wire    grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_ap_idle;
wire    grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_ap_ready;
wire    grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWVALID;
wire   [63:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWADDR;
wire   [0:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWID;
wire   [31:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWLEN;
wire   [2:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWBURST;
wire   [1:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWPROT;
wire   [3:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWQOS;
wire   [3:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWREGION;
wire   [0:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWUSER;
wire    grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_WVALID;
wire   [31:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_WDATA;
wire   [3:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_WSTRB;
wire    grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_WLAST;
wire   [0:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_WID;
wire   [0:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_WUSER;
wire    grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARVALID;
wire   [63:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARADDR;
wire   [0:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARID;
wire   [31:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARLEN;
wire   [2:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARBURST;
wire   [1:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARPROT;
wire   [3:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARQOS;
wire   [3:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARREGION;
wire   [0:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARUSER;
wire    grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_RREADY;
wire    grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_BREADY;
wire    grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWVALID;
wire   [63:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWADDR;
wire   [0:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWID;
wire   [31:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWLEN;
wire   [2:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWSIZE;
wire   [1:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWBURST;
wire   [1:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWLOCK;
wire   [3:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWCACHE;
wire   [2:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWPROT;
wire   [3:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWQOS;
wire   [3:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWREGION;
wire   [0:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWUSER;
wire    grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_WVALID;
wire   [31:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_WDATA;
wire   [3:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_WSTRB;
wire    grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_WLAST;
wire   [0:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_WID;
wire   [0:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_WUSER;
wire    grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARVALID;
wire   [63:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARADDR;
wire   [0:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARID;
wire   [31:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARLEN;
wire   [2:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARSIZE;
wire   [1:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARBURST;
wire   [1:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARLOCK;
wire   [3:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARCACHE;
wire   [2:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARPROT;
wire   [3:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARQOS;
wire   [3:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARREGION;
wire   [0:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARUSER;
wire    grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_RREADY;
wire    grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_BREADY;
wire   [63:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_grp_fu_232_p_din0;
wire   [63:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_grp_fu_232_p_din1;
wire   [1:0] grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_grp_fu_232_p_opcode;
wire    grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_grp_fu_232_p_ce;
reg    grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_ap_start_reg;
wire    ap_CS_fsm_state23;
wire  signed [63:0] sext_ln14_fu_611_p1;
wire  signed [63:0] sext_ln14_1_fu_639_p1;
wire  signed [63:0] sext_ln14_2_fu_667_p1;
wire  signed [63:0] sext_ln14_3_fu_695_p1;
reg   [6:0] h_fu_112;
wire   [6:0] add_ln15_fu_791_p2;
reg   [4:0] c_fu_116;
wire   [4:0] select_ln14_6_fu_705_p3;
reg   [11:0] indvar_flatten_fu_120;
wire   [11:0] select_ln14_7_fu_803_p3;
reg   [11:0] indvar_flatten135_fu_124;
wire   [11:0] add_ln13_fu_423_p2;
reg   [31:0] grp_fu_226_p0;
wire   [31:0] bitcast_ln14_1_fu_831_p1;
wire   [31:0] bitcast_ln14_2_fu_835_p1;
wire   [31:0] conv3_mid2_fu_229_p0;
reg   [63:0] grp_fu_232_p0;
reg   [63:0] grp_fu_232_p1;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state15;
wire   [6:0] tmp_s_fu_315_p3;
wire   [63:0] p_cast10_fu_323_p1;
wire   [11:0] p_shl2_fu_347_p3;
wire   [8:0] p_shl3_fu_359_p3;
wire   [12:0] p_shl2_cast_fu_355_p1;
wire   [12:0] p_shl3_cast_fu_367_p1;
wire   [63:0] empty_fu_327_p2;
wire   [63:0] empty_175_fu_332_p2;
wire   [63:0] empty_176_fu_337_p2;
wire   [63:0] empty_177_fu_342_p2;
wire   [0:0] icmp_ln14_fu_435_p2;
wire   [12:0] tmp3_fu_371_p2;
wire   [61:0] p_cast3_fu_377_p4;
wire   [61:0] p_cast4_fu_387_p4;
wire   [61:0] p_cast5_fu_397_p4;
wire   [61:0] p_cast6_fu_407_p4;
wire   [0:0] icmp_ln15_fu_491_p2;
wire   [0:0] xor_ln13_fu_485_p2;
wire   [4:0] select_ln13_fu_441_p3;
wire   [0:0] and_ln13_fu_497_p2;
wire   [0:0] or_ln14_fu_509_p2;
wire   [4:0] add_ln14_fu_503_p2;
wire   [6:0] p_mid1_fu_523_p3;
wire   [63:0] p_cast10_mid1_fu_531_p1;
wire   [11:0] p_shl2_mid1_fu_555_p3;
wire   [8:0] p_shl3_mid1_fu_567_p3;
wire   [12:0] p_shl2_cast_mid1_fu_563_p1;
wire   [12:0] p_shl3_cast_mid1_fu_575_p1;
wire   [12:0] tmp3_mid1_fu_579_p2;
wire   [12:0] select_ln13_1_fu_449_p3;
wire   [63:0] p_mid118_fu_535_p2;
wire   [61:0] p_cast3_mid1_fu_593_p4;
wire   [61:0] select_ln13_2_fu_457_p3;
wire   [61:0] select_ln14_2_fu_603_p3;
wire   [63:0] p_mid120_fu_540_p2;
wire   [61:0] p_cast4_mid1_fu_621_p4;
wire   [61:0] select_ln13_3_fu_464_p3;
wire   [61:0] select_ln14_3_fu_631_p3;
wire   [63:0] p_mid122_fu_545_p2;
wire   [61:0] p_cast5_mid1_fu_649_p4;
wire   [61:0] select_ln13_4_fu_471_p3;
wire   [61:0] select_ln14_4_fu_659_p3;
wire   [63:0] p_mid124_fu_550_p2;
wire   [61:0] p_cast6_mid1_fu_677_p4;
wire   [61:0] select_ln13_5_fu_478_p3;
wire   [61:0] select_ln14_5_fu_687_p3;
wire   [6:0] select_ln14_fu_515_p3;
wire   [12:0] h_cast_fu_713_p1;
wire   [12:0] select_ln14_1_fu_585_p3;
wire   [12:0] empty_179_fu_717_p2;
wire   [16:0] p_shl5_fu_731_p3;
wire   [19:0] p_shl4_fu_723_p3;
wire  signed [19:0] p_shl5_cast_fu_739_p1;
wire   [19:0] empty_180_fu_743_p2;
wire   [21:0] tmp_13_fu_749_p3;
wire  signed [63:0] tmp_26_cast_fu_757_p1;
wire   [63:0] empty_182_fu_766_p2;
wire   [63:0] empty_181_fu_761_p2;
wire   [11:0] add_ln14_1_fu_797_p2;
reg    grp_fu_232_ce;
reg    grp_fu_237_ce;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
reg   [22:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 23'd1;
#0 grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_ap_start_reg = 1'b0;
end

kernel_stage0_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4 grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_ap_start),
    .ap_done(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_ap_done),
    .ap_idle(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_ap_idle),
    .ap_ready(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_ap_ready),
    .m_axi_gmem1_AWVALID(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
    .m_axi_gmem1_RREADY(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
    .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
    .m_axi_gmem1_RID(m_axi_gmem1_RID),
    .m_axi_gmem1_RFIFONUM(m_axi_gmem1_RFIFONUM),
    .m_axi_gmem1_RUSER(m_axi_gmem1_RUSER),
    .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .m_axi_gmem2_AWVALID(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
    .m_axi_gmem2_AWADDR(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
    .m_axi_gmem2_WDATA(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(1'b0),
    .m_axi_gmem2_ARADDR(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(1'b0),
    .m_axi_gmem2_RREADY(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(32'd0),
    .m_axi_gmem2_RLAST(1'b0),
    .m_axi_gmem2_RID(1'd0),
    .m_axi_gmem2_RFIFONUM(9'd0),
    .m_axi_gmem2_RUSER(1'd0),
    .m_axi_gmem2_RRESP(2'd0),
    .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
    .m_axi_gmem2_BREADY(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(m_axi_gmem2_BRESP),
    .m_axi_gmem2_BID(m_axi_gmem2_BID),
    .m_axi_gmem2_BUSER(m_axi_gmem2_BUSER),
    .sext_ln16(trunc_ln_reg_956),
    .sext_ln16_1(trunc_ln16_1_reg_961),
    .bitcast_ln14(bitcast_ln14_reg_996),
    .tmp(tmp_reg_1001),
    .conv2_mid2(reg_243),
    .conv3_mid2(conv3_mid2_reg_991),
    .grp_fu_232_p_din0(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_grp_fu_232_p_din0),
    .grp_fu_232_p_din1(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_grp_fu_232_p_din1),
    .grp_fu_232_p_opcode(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_grp_fu_232_p_opcode),
    .grp_fu_232_p_dout0(grp_fu_232_p2),
    .grp_fu_232_p_ce(grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_grp_fu_232_p_ce)
);

kernel_stage0_fpext_32ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_1_no_dsp_1_U45(
    .din0(grp_fu_226_p0),
    .dout(grp_fu_226_p1)
);

kernel_stage0_fpext_32ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_1_no_dsp_1_U46(
    .din0(conv3_mid2_fu_229_p0),
    .dout(conv3_mid2_fu_229_p1)
);

kernel_stage0_dadd_64ns_64ns_64_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_2_full_dsp_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_232_p0),
    .din1(grp_fu_232_p1),
    .ce(grp_fu_232_ce),
    .dout(grp_fu_232_p2)
);

kernel_stage0_dsqrt_64ns_64ns_64_8_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsqrt_64ns_64ns_64_8_no_dsp_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(64'd0),
    .din1(add_mid2_reg_976),
    .ce(grp_fu_237_ce),
    .dout(grp_fu_237_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_ap_start_reg <= 1'b1;
        end else if ((grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_ap_ready == 1'b1)) begin
            grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        c_fu_116 <= 5'd0;
    end else if (((icmp_ln13_fu_417_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c_fu_116 <= select_ln14_6_fu_705_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        h_fu_112 <= 7'd0;
    end else if (((icmp_ln13_fu_417_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        h_fu_112 <= add_ln15_fu_791_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten135_fu_124 <= 12'd0;
    end else if (((icmp_ln13_fu_417_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten135_fu_124 <= add_ln13_fu_423_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_fu_120 <= 12'd0;
    end else if (((icmp_ln13_fu_417_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_fu_120 <= select_ln14_7_fu_803_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_mid2_reg_976 <= grp_fu_232_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        bitcast_ln14_reg_996 <= bitcast_ln14_fu_843_p1;
        tmp_reg_1001 <= grp_fu_237_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        conv3_mid2_reg_991 <= conv3_mid2_fu_229_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        gmem_addr_25_read_reg_971 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln13_fu_417_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_addr_25_reg_938 <= sext_ln14_1_fu_639_p1;
        gmem_addr_26_reg_944 <= sext_ln14_2_fu_667_p1;
        gmem_addr_27_reg_950 <= sext_ln14_3_fu_695_p1;
        gmem_addr_reg_932 <= sext_ln14_fu_611_p1;
        trunc_ln16_1_reg_961 <= {{empty_181_fu_761_p2[63:2]}};
        trunc_ln_reg_956 <= {{empty_182_fu_766_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        gmem_addr_26_read_reg_981 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        gmem_addr_27_read_reg_986 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        gmem_addr_read_reg_966 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        p_cast3_mid_reg_909 <= {{running_mean[63:2]}};
        p_cast4_mid_reg_914 <= {{running_var[63:2]}};
        p_cast5_mid_reg_919 <= {{gamma[63:2]}};
        p_cast6_mid_reg_924 <= {{beta[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_243 <= grp_fu_226_p1;
    end
end

always @ (*) begin
    if ((m_axi_gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((icmp_ln13_fu_417_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln13_fu_417_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_226_p0 = bitcast_ln14_2_fu_835_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_226_p0 = bitcast_ln14_1_fu_831_p1;
    end else begin
        grp_fu_226_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_232_ce = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_grp_fu_232_p_ce;
    end else begin
        grp_fu_232_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_232_p0 = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_grp_fu_232_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_232_p0 = reg_243;
    end else begin
        grp_fu_232_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_232_p1 = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_grp_fu_232_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_232_p1 = 64'd4517329193108106637;
    end else begin
        grp_fu_232_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | ((1'b1 == ap_CS_fsm_state20) & (m_axi_gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state19) & (m_axi_gmem_RVALID == 1'b1)))) begin
        grp_fu_237_ce = 1'b1;
    end else begin
        grp_fu_237_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem1_ARVALID = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARVALID;
    end else begin
        m_axi_gmem1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem1_RREADY = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_RREADY;
    end else begin
        m_axi_gmem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem2_AWVALID = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWVALID;
    end else begin
        m_axi_gmem2_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem2_BREADY = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_BREADY;
    end else begin
        m_axi_gmem2_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_gmem2_WVALID = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_WVALID;
    end else begin
        m_axi_gmem2_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem_ARREADY == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            m_axi_gmem_ARADDR = gmem_addr_27_reg_950;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            m_axi_gmem_ARADDR = gmem_addr_26_reg_944;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            m_axi_gmem_ARADDR = gmem_addr_25_reg_938;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            m_axi_gmem_ARADDR = gmem_addr_reg_932;
        end else begin
            m_axi_gmem_ARADDR = 'bx;
        end
    end else begin
        m_axi_gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state6) & (m_axi_gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state5) & (m_axi_gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (m_axi_gmem_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (m_axi_gmem_ARREADY == 1'b1)))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state20) & (m_axi_gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state19) & (m_axi_gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state11) & (m_axi_gmem_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state10) & (m_axi_gmem_RVALID == 1'b1)))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln13_fu_417_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (m_axi_gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (m_axi_gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (m_axi_gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (m_axi_gmem_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (m_axi_gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (m_axi_gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (m_axi_gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (m_axi_gmem_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln13_fu_423_p2 = (indvar_flatten135_fu_124 + 12'd1);

assign add_ln14_1_fu_797_p2 = (indvar_flatten_fu_120 + 12'd1);

assign add_ln14_fu_503_p2 = (select_ln13_fu_441_p3 + 5'd1);

assign add_ln15_fu_791_p2 = (select_ln14_fu_515_p3 + 7'd1);

assign and_ln13_fu_497_p2 = (xor_ln13_fu_485_p2 & icmp_ln15_fu_491_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign bitcast_ln14_1_fu_831_p1 = gmem_addr_25_read_reg_971;

assign bitcast_ln14_2_fu_835_p1 = gmem_addr_26_read_reg_981;

assign bitcast_ln14_fu_843_p1 = gmem_addr_read_reg_966;

assign conv3_mid2_fu_229_p0 = gmem_addr_27_read_reg_986;

assign empty_175_fu_332_p2 = (p_cast10_fu_323_p1 + running_var);

assign empty_176_fu_337_p2 = (p_cast10_fu_323_p1 + gamma);

assign empty_177_fu_342_p2 = (p_cast10_fu_323_p1 + beta);

assign empty_179_fu_717_p2 = (h_cast_fu_713_p1 + select_ln14_1_fu_585_p3);

assign empty_180_fu_743_p2 = ($signed(p_shl4_fu_723_p3) - $signed(p_shl5_cast_fu_739_p1));

assign empty_181_fu_761_p2 = ($signed(tmp_26_cast_fu_757_p1) + $signed(Y_data));

assign empty_182_fu_766_p2 = ($signed(tmp_26_cast_fu_757_p1) + $signed(X_data));

assign empty_fu_327_p2 = (p_cast10_fu_323_p1 + running_mean);

assign grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_ap_start = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_ap_start_reg;

assign h_cast_fu_713_p1 = select_ln14_fu_515_p3;

assign icmp_ln13_fu_417_p2 = ((indvar_flatten135_fu_124 == 12'd2688) ? 1'b1 : 1'b0);

assign icmp_ln14_fu_435_p2 = ((indvar_flatten_fu_120 == 12'd2688) ? 1'b1 : 1'b0);

assign icmp_ln15_fu_491_p2 = ((h_fu_112 == 7'd112) ? 1'b1 : 1'b0);

assign m_axi_gmem1_ARADDR = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARADDR;

assign m_axi_gmem1_ARBURST = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARBURST;

assign m_axi_gmem1_ARCACHE = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARCACHE;

assign m_axi_gmem1_ARID = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARID;

assign m_axi_gmem1_ARLEN = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARLEN;

assign m_axi_gmem1_ARLOCK = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARLOCK;

assign m_axi_gmem1_ARPROT = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARPROT;

assign m_axi_gmem1_ARQOS = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARQOS;

assign m_axi_gmem1_ARREGION = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARREGION;

assign m_axi_gmem1_ARSIZE = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARSIZE;

assign m_axi_gmem1_ARUSER = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem1_ARUSER;

assign m_axi_gmem1_AWADDR = 64'd0;

assign m_axi_gmem1_AWBURST = 2'd0;

assign m_axi_gmem1_AWCACHE = 4'd0;

assign m_axi_gmem1_AWID = 1'd0;

assign m_axi_gmem1_AWLEN = 32'd0;

assign m_axi_gmem1_AWLOCK = 2'd0;

assign m_axi_gmem1_AWPROT = 3'd0;

assign m_axi_gmem1_AWQOS = 4'd0;

assign m_axi_gmem1_AWREGION = 4'd0;

assign m_axi_gmem1_AWSIZE = 3'd0;

assign m_axi_gmem1_AWUSER = 1'd0;

assign m_axi_gmem1_AWVALID = 1'b0;

assign m_axi_gmem1_BREADY = 1'b0;

assign m_axi_gmem1_WDATA = 32'd0;

assign m_axi_gmem1_WID = 1'd0;

assign m_axi_gmem1_WLAST = 1'b0;

assign m_axi_gmem1_WSTRB = 4'd0;

assign m_axi_gmem1_WUSER = 1'd0;

assign m_axi_gmem1_WVALID = 1'b0;

assign m_axi_gmem2_ARADDR = 64'd0;

assign m_axi_gmem2_ARBURST = 2'd0;

assign m_axi_gmem2_ARCACHE = 4'd0;

assign m_axi_gmem2_ARID = 1'd0;

assign m_axi_gmem2_ARLEN = 32'd0;

assign m_axi_gmem2_ARLOCK = 2'd0;

assign m_axi_gmem2_ARPROT = 3'd0;

assign m_axi_gmem2_ARQOS = 4'd0;

assign m_axi_gmem2_ARREGION = 4'd0;

assign m_axi_gmem2_ARSIZE = 3'd0;

assign m_axi_gmem2_ARUSER = 1'd0;

assign m_axi_gmem2_ARVALID = 1'b0;

assign m_axi_gmem2_AWADDR = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWADDR;

assign m_axi_gmem2_AWBURST = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWBURST;

assign m_axi_gmem2_AWCACHE = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWCACHE;

assign m_axi_gmem2_AWID = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWID;

assign m_axi_gmem2_AWLEN = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWLEN;

assign m_axi_gmem2_AWLOCK = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWLOCK;

assign m_axi_gmem2_AWPROT = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWPROT;

assign m_axi_gmem2_AWQOS = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWQOS;

assign m_axi_gmem2_AWREGION = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWREGION;

assign m_axi_gmem2_AWSIZE = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWSIZE;

assign m_axi_gmem2_AWUSER = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_AWUSER;

assign m_axi_gmem2_RREADY = 1'b0;

assign m_axi_gmem2_WDATA = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_WDATA;

assign m_axi_gmem2_WID = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_WID;

assign m_axi_gmem2_WLAST = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_WLAST;

assign m_axi_gmem2_WSTRB = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_WSTRB;

assign m_axi_gmem2_WUSER = grp_BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4_fu_212_m_axi_gmem2_WUSER;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 32'd1;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 32'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 4'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign or_ln14_fu_509_p2 = (icmp_ln14_fu_435_p2 | and_ln13_fu_497_p2);

assign p_cast10_fu_323_p1 = tmp_s_fu_315_p3;

assign p_cast10_mid1_fu_531_p1 = p_mid1_fu_523_p3;

assign p_cast3_fu_377_p4 = {{empty_fu_327_p2[63:2]}};

assign p_cast3_mid1_fu_593_p4 = {{p_mid118_fu_535_p2[63:2]}};

assign p_cast4_fu_387_p4 = {{empty_175_fu_332_p2[63:2]}};

assign p_cast4_mid1_fu_621_p4 = {{p_mid120_fu_540_p2[63:2]}};

assign p_cast5_fu_397_p4 = {{empty_176_fu_337_p2[63:2]}};

assign p_cast5_mid1_fu_649_p4 = {{p_mid122_fu_545_p2[63:2]}};

assign p_cast6_fu_407_p4 = {{empty_177_fu_342_p2[63:2]}};

assign p_cast6_mid1_fu_677_p4 = {{p_mid124_fu_550_p2[63:2]}};

assign p_mid118_fu_535_p2 = (p_cast10_mid1_fu_531_p1 + running_mean);

assign p_mid120_fu_540_p2 = (p_cast10_mid1_fu_531_p1 + running_var);

assign p_mid122_fu_545_p2 = (p_cast10_mid1_fu_531_p1 + gamma);

assign p_mid124_fu_550_p2 = (p_cast10_mid1_fu_531_p1 + beta);

assign p_mid1_fu_523_p3 = {{add_ln14_fu_503_p2}, {2'd0}};

assign p_shl2_cast_fu_355_p1 = p_shl2_fu_347_p3;

assign p_shl2_cast_mid1_fu_563_p1 = p_shl2_mid1_fu_555_p3;

assign p_shl2_fu_347_p3 = {{c_fu_116}, {7'd0}};

assign p_shl2_mid1_fu_555_p3 = {{add_ln14_fu_503_p2}, {7'd0}};

assign p_shl3_cast_fu_367_p1 = p_shl3_fu_359_p3;

assign p_shl3_cast_mid1_fu_575_p1 = p_shl3_mid1_fu_567_p3;

assign p_shl3_fu_359_p3 = {{c_fu_116}, {4'd0}};

assign p_shl3_mid1_fu_567_p3 = {{add_ln14_fu_503_p2}, {4'd0}};

assign p_shl4_fu_723_p3 = {{empty_179_fu_717_p2}, {7'd0}};

assign p_shl5_cast_fu_739_p1 = $signed(p_shl5_fu_731_p3);

assign p_shl5_fu_731_p3 = {{empty_179_fu_717_p2}, {4'd0}};

assign select_ln13_1_fu_449_p3 = ((icmp_ln14_fu_435_p2[0:0] == 1'b1) ? 13'd0 : tmp3_fu_371_p2);

assign select_ln13_2_fu_457_p3 = ((icmp_ln14_fu_435_p2[0:0] == 1'b1) ? p_cast3_mid_reg_909 : p_cast3_fu_377_p4);

assign select_ln13_3_fu_464_p3 = ((icmp_ln14_fu_435_p2[0:0] == 1'b1) ? p_cast4_mid_reg_914 : p_cast4_fu_387_p4);

assign select_ln13_4_fu_471_p3 = ((icmp_ln14_fu_435_p2[0:0] == 1'b1) ? p_cast5_mid_reg_919 : p_cast5_fu_397_p4);

assign select_ln13_5_fu_478_p3 = ((icmp_ln14_fu_435_p2[0:0] == 1'b1) ? p_cast6_mid_reg_924 : p_cast6_fu_407_p4);

assign select_ln13_fu_441_p3 = ((icmp_ln14_fu_435_p2[0:0] == 1'b1) ? 5'd0 : c_fu_116);

assign select_ln14_1_fu_585_p3 = ((and_ln13_fu_497_p2[0:0] == 1'b1) ? tmp3_mid1_fu_579_p2 : select_ln13_1_fu_449_p3);

assign select_ln14_2_fu_603_p3 = ((and_ln13_fu_497_p2[0:0] == 1'b1) ? p_cast3_mid1_fu_593_p4 : select_ln13_2_fu_457_p3);

assign select_ln14_3_fu_631_p3 = ((and_ln13_fu_497_p2[0:0] == 1'b1) ? p_cast4_mid1_fu_621_p4 : select_ln13_3_fu_464_p3);

assign select_ln14_4_fu_659_p3 = ((and_ln13_fu_497_p2[0:0] == 1'b1) ? p_cast5_mid1_fu_649_p4 : select_ln13_4_fu_471_p3);

assign select_ln14_5_fu_687_p3 = ((and_ln13_fu_497_p2[0:0] == 1'b1) ? p_cast6_mid1_fu_677_p4 : select_ln13_5_fu_478_p3);

assign select_ln14_6_fu_705_p3 = ((and_ln13_fu_497_p2[0:0] == 1'b1) ? add_ln14_fu_503_p2 : select_ln13_fu_441_p3);

assign select_ln14_7_fu_803_p3 = ((icmp_ln14_fu_435_p2[0:0] == 1'b1) ? 12'd1 : add_ln14_1_fu_797_p2);

assign select_ln14_fu_515_p3 = ((or_ln14_fu_509_p2[0:0] == 1'b1) ? 7'd0 : h_fu_112);

assign sext_ln14_1_fu_639_p1 = $signed(select_ln14_3_fu_631_p3);

assign sext_ln14_2_fu_667_p1 = $signed(select_ln14_4_fu_659_p3);

assign sext_ln14_3_fu_695_p1 = $signed(select_ln14_5_fu_687_p3);

assign sext_ln14_fu_611_p1 = $signed(select_ln14_2_fu_603_p3);

assign tmp3_fu_371_p2 = (p_shl2_cast_fu_355_p1 - p_shl3_cast_fu_367_p1);

assign tmp3_mid1_fu_579_p2 = (p_shl2_cast_mid1_fu_563_p1 - p_shl3_cast_mid1_fu_575_p1);

assign tmp_13_fu_749_p3 = {{empty_180_fu_743_p2}, {2'd0}};

assign tmp_26_cast_fu_757_p1 = $signed(tmp_13_fu_749_p3);

assign tmp_s_fu_315_p3 = {{c_fu_116}, {2'd0}};

assign xor_ln13_fu_485_p2 = (icmp_ln14_fu_435_p2 ^ 1'd1);

endmodule //kernel_stage0_BatchNorm_4_5_6_7_11_13_1
