

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6'
================================================================
* Date:           Sat Mar 22 17:30:51 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_CNN_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6  |        ?|        ?|        23|          2|          1|     ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1707|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   20|    1353|    638|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    127|    -|
|Register         |        -|    -|    2026|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   20|    3379|   2568|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    9|       3|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |mul_32ns_32ns_62_2_1_U4  |mul_32ns_32ns_62_2_1  |        0|   3|  165|   50|    0|
    |mul_32ns_32ns_62_2_1_U5  |mul_32ns_32ns_62_2_1  |        0|   3|  165|   50|    0|
    |mul_32s_32s_52_2_1_U7    |mul_32s_32s_52_2_1    |        0|   3|  165|   50|    0|
    |mul_62s_32ns_62_5_1_U6   |mul_62s_32ns_62_5_1   |        0|   5|  429|  244|    0|
    |mul_62s_62s_62_5_1_U3    |mul_62s_62s_62_5_1    |        0|   6|  429|  244|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                    |                      |        0|  20| 1353|  638|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |acc_1_fu_673_p2             |         +|   0|  0|   39|          32|          32|
    |add_ln1027_1_fu_370_p2      |         +|   0|  0|   69|          62|          62|
    |add_ln1027_2_fu_565_p2      |         +|   0|  0|   71|          64|          64|
    |add_ln1027_3_fu_599_p2      |         +|   0|  0|   69|          62|          62|
    |add_ln1027_4_fu_611_p2      |         +|   0|  0|   71|          64|          64|
    |add_ln1027_5_fu_445_p2      |         +|   0|  0|   71|          64|           1|
    |add_ln1027_fu_398_p2        |         +|   0|  0|  103|          96|           1|
    |add_ln42_fu_587_p2          |         +|   0|  0|   71|          64|          64|
    |add_ln43_fu_632_p2          |         +|   0|  0|   70|          63|          63|
    |add_ln840_1_fu_387_p2       |         +|   0|  0|   39|          32|           1|
    |add_ln840_2_fu_439_p2       |         +|   0|  0|   39|          32|           1|
    |add_ln840_fu_352_p2         |         +|   0|  0|   39|          32|           1|
    |empty_35_fu_496_p2          |         +|   0|  0|   69|          62|          62|
    |p_mid146_fu_506_p2          |         +|   0|  0|   69|          62|          62|
    |p_mid1_fu_526_p2            |         +|   0|  0|   69|          62|          62|
    |tmp10_fu_548_p2             |         +|   0|  0|   69|          62|          62|
    |tmp3_fu_480_p2              |         +|   0|  0|   40|          33|          33|
    |tmp3_mid1_fu_488_p2         |         +|   0|  0|   40|          33|          33|
    |ap_block_pp0_stage1_01001   |       and|   0|  0|    2|           1|           1|
    |icmp_ln1027_1_fu_328_p2     |      icmp|   0|  0|   39|          96|          96|
    |icmp_ln1027_2_fu_339_p2     |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln1027_3_fu_375_p2     |      icmp|   0|  0|   18|          32|          32|
    |ap_block_pp0_stage0_11001   |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001   |        or|   0|  0|    2|           1|           1|
    |or_ln1027_fu_415_p2         |        or|   0|  0|    2|           1|           1|
    |select_ln1027_10_fu_450_p3  |    select|   0|  0|   64|           1|           1|
    |select_ln1027_1_fu_358_p3   |    select|   0|  0|   32|           1|          32|
    |select_ln1027_2_fu_501_p3   |    select|   0|  0|   62|           1|          62|
    |select_ln1027_3_fu_510_p3   |    select|   0|  0|   62|           1|           1|
    |select_ln1027_4_fu_516_p3   |    select|   0|  0|   62|           1|          62|
    |select_ln1027_5_fu_380_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln1027_6_fu_419_p3   |    select|   0|  0|   32|           1|           1|
    |select_ln1027_7_fu_532_p3   |    select|   0|  0|   62|           1|          62|
    |select_ln1027_8_fu_538_p3   |    select|   0|  0|   62|           1|          62|
    |select_ln1027_9_fu_434_p3   |    select|   0|  0|   32|           1|          32|
    |select_ln1027_fu_344_p3     |    select|   0|  0|   32|           1|           1|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 1707|        1189|        1245|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_fu_108               |   9|          2|   32|         64|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |cy_V_fu_116              |   9|          2|   32|         64|
    |gmem_blk_n_AR            |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |iChannel_V_fu_124        |   9|          2|   32|         64|
    |indvar_flatten68_fu_128  |   9|          2|   96|        192|
    |indvar_flatten_fu_120    |   9|          2|   64|        128|
    |m_axi_gmem_ARADDR        |  14|          3|   64|        192|
    |op2_fu_112               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 127|         28|  358|        781|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |acc_fu_108                             |  32|   0|   32|          0|
    |add_ln1027_1_reg_856                   |  62|   0|   62|          0|
    |add_ln840_1_reg_869                    |  32|   0|   32|          0|
    |add_ln840_reg_851                      |  32|   0|   32|          0|
    |ap_CS_fsm                              |   2|   0|    2|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg       |   1|   0|    1|          0|
    |convWidth_cast_cast_reg_785            |  32|   0|   62|         30|
    |cy_V_1_reg_803                         |  32|   0|   32|          0|
    |cy_V_fu_116                            |  32|   0|   32|          0|
    |empty_36_reg_882                       |  62|   0|   62|          0|
    |empty_reg_876                          |  62|   0|   62|          0|
    |filterValue_reg_961                    |  32|   0|   32|          0|
    |gmem_addr_1_reg_955                    |  64|   0|   64|          0|
    |gmem_addr_reg_939                      |  64|   0|   64|          0|
    |iChannel_V_fu_124                      |  32|   0|   32|          0|
    |icmp_ln1027_1_reg_823                  |   1|   0|    1|          0|
    |icmp_ln1027_2_reg_837                  |   1|   0|    1|          0|
    |icmp_ln1027_2_reg_837_pp0_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten68_fu_128                |  96|   0|   96|          0|
    |indvar_flatten68_load_reg_808          |  96|   0|   96|          0|
    |indvar_flatten_fu_120                  |  64|   0|   64|          0|
    |indvar_flatten_load_reg_832            |  64|   0|   64|          0|
    |inputHeight_cast9_cast_reg_797         |  32|   0|   62|         30|
    |inputWidth_cast10_cast_reg_775         |  32|   0|   62|         30|
    |mul_ln1027_2_reg_945                   |  62|   0|   62|          0|
    |mul_ln1027_reg_934                     |  62|   0|   62|          0|
    |op2_fu_112                             |  32|   0|   32|          0|
    |op2_load_reg_827                       |  32|   0|   32|          0|
    |p_mid115_reg_919                       |  62|   0|   62|          0|
    |p_mid136_reg_908                       |  62|   0|   62|          0|
    |pixelValue_reg_966                     |  32|   0|   32|          0|
    |select_ln1027_5_reg_861                |   1|   0|    1|          0|
    |select_ln1027_5_reg_861_pp0_iter1_reg  |   1|   0|    1|          0|
    |select_ln1027_6_reg_892                |  32|   0|   32|          0|
    |select_ln1027_8_reg_924                |  62|   0|   62|          0|
    |select_ln1027_reg_846                  |  32|   0|   32|          0|
    |sext_ln39_mid2_v_reg_950               |  62|   0|   62|          0|
    |tmp10_reg_929                          |  62|   0|   62|          0|
    |tmp10_reg_929_pp0_iter3_reg            |  62|   0|   62|          0|
    |tmp3_cast_mid144_cast_reg_780          |  32|   0|   62|         30|
    |tmp3_mid1_reg_914                      |  33|   0|   33|          0|
    |tmp3_reg_903                           |  33|   0|   33|          0|
    |trunc_ln1_reg_981                      |  32|   0|   32|          0|
    |x_V_cast13_cast_reg_770                |  32|   0|   62|         30|
    |zext_ln34_cast_reg_791                 |  32|   0|   33|          1|
    |filterValue_reg_961                    |  64|  32|   32|          0|
    |icmp_ln1027_1_reg_823                  |  64|  32|    1|          0|
    |select_ln1027_6_reg_892                |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |2026|  96| 2050|        151|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6|  return value|
|grp_fu_291_p_din0    |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6|  return value|
|grp_fu_291_p_din1    |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6|  return value|
|grp_fu_291_p_dout0   |   in|   62|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6|  return value|
|grp_fu_291_p_ce      |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6|  return value|
|grp_fu_443_p_din0    |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6|  return value|
|grp_fu_443_p_din1    |  out|   32|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6|  return value|
|grp_fu_443_p_dout0   |   in|   62|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6|  return value|
|grp_fu_443_p_ce      |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                                                gmem|       pointer|
|inputHeight_cast9    |   in|   32|     ap_none|                                                   inputHeight_cast9|        scalar|
|zext_ln34            |   in|   32|     ap_none|                                                           zext_ln34|        scalar|
|convWidth_cast       |   in|   32|     ap_none|                                                      convWidth_cast|        scalar|
|mul_ln15_1           |   in|   96|     ap_none|                                                          mul_ln15_1|        scalar|
|mul_ln15             |   in|   64|     ap_none|                                                            mul_ln15|        scalar|
|mul_ln1027_1         |   in|   62|     ap_none|                                                        mul_ln1027_1|        scalar|
|tmp1                 |   in|   62|     ap_none|                                                                tmp1|        scalar|
|filters              |   in|   64|     ap_none|                                                             filters|        scalar|
|tmp3_cast_mid144     |   in|   32|     ap_none|                                                    tmp3_cast_mid144|        scalar|
|convWidth            |   in|   32|     ap_none|                                                           convWidth|        scalar|
|icmp_ln1027          |   in|    1|     ap_none|                                                         icmp_ln1027|        scalar|
|inputWidth_cast10    |   in|   32|     ap_none|                                                   inputWidth_cast10|        scalar|
|x_V_cast13           |   in|   32|     ap_none|                                                          x_V_cast13|        scalar|
|input_r              |   in|   64|     ap_none|                                                             input_r|        scalar|
|acc_out              |  out|   32|      ap_vld|                                                             acc_out|       pointer|
|acc_out_ap_vld       |  out|    1|      ap_vld|                                                             acc_out|       pointer|
+---------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 2, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 26 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%op2 = alloca i32 1"   --->   Operation 27 'alloca' 'op2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%cy_V = alloca i32 1"   --->   Operation 28 'alloca' 'cy_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%iChannel_V = alloca i32 1"   --->   Operation 30 'alloca' 'iChannel_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten68 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 32 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_V_cast13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_V_cast13"   --->   Operation 33 'read' 'x_V_cast13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%inputWidth_cast10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inputWidth_cast10"   --->   Operation 34 'read' 'inputWidth_cast10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%icmp_ln1027_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1027"   --->   Operation 35 'read' 'icmp_ln1027_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %convWidth"   --->   Operation 36 'read' 'convWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp3_cast_mid144_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp3_cast_mid144"   --->   Operation 37 'read' 'tmp3_cast_mid144_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%filters_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %filters"   --->   Operation 38 'read' 'filters_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %tmp1"   --->   Operation 39 'read' 'tmp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mul_ln1027_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln1027_1"   --->   Operation 40 'read' 'mul_ln1027_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mul_ln15_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln15"   --->   Operation 41 'read' 'mul_ln15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mul_ln15_1_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %mul_ln15_1"   --->   Operation 42 'read' 'mul_ln15_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%convWidth_cast_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %convWidth_cast"   --->   Operation 43 'read' 'convWidth_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln34_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln34"   --->   Operation 44 'read' 'zext_ln34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%inputHeight_cast9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inputHeight_cast9"   --->   Operation 45 'read' 'inputHeight_cast9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%x_V_cast13_cast = zext i32 %x_V_cast13_read"   --->   Operation 46 'zext' 'x_V_cast13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%inputWidth_cast10_cast = zext i32 %inputWidth_cast10_read"   --->   Operation 47 'zext' 'inputWidth_cast10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp3_cast_mid144_cast = zext i32 %tmp3_cast_mid144_read"   --->   Operation 48 'zext' 'tmp3_cast_mid144_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%convWidth_cast_cast = zext i32 %convWidth_cast_read"   --->   Operation 49 'zext' 'convWidth_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln34_cast = zext i32 %zext_ln34_read"   --->   Operation 50 'zext' 'zext_ln34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%inputHeight_cast9_cast = zext i32 %inputHeight_cast9_read"   --->   Operation 51 'zext' 'inputHeight_cast9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 1024, void @empty_6, void @empty_17, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln0 = store i96 0, i96 %indvar_flatten68"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %iChannel_V"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %cy_V"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %op2"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %acc"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.94>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%cy_V_1 = load i32 %cy_V"   --->   Operation 60 'load' 'cy_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%iChannel_V_1 = load i32 %iChannel_V"   --->   Operation 61 'load' 'iChannel_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten68_load = load i96 %indvar_flatten68"   --->   Operation 62 'load' 'indvar_flatten68_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i32 %iChannel_V_1"   --->   Operation 63 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (6.91ns)   --->   "%empty = mul i62 %zext_ln1027, i62 %inputHeight_cast9_cast"   --->   Operation 64 'mul' 'empty' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1027_1 = zext i32 %cy_V_1"   --->   Operation 65 'zext' 'zext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (6.91ns)   --->   "%empty_36 = mul i62 %zext_ln1027_1, i62 %convWidth_cast_cast"   --->   Operation 66 'mul' 'empty_36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (3.12ns)   --->   "%icmp_ln1027_1 = icmp_eq  i96 %indvar_flatten68_load, i96 %mul_ln15_1_read"   --->   Operation 67 'icmp' 'icmp_ln1027_1' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027_1, void %for.inc52.loopexit, void %for.inc64.loopexit.exitStub"   --->   Operation 68 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%op2_load = load i32 %op2"   --->   Operation 69 'load' 'op2_load' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten"   --->   Operation 70 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.77ns)   --->   "%icmp_ln1027_2 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln15_read"   --->   Operation 71 'icmp' 'icmp_ln1027_2' <Predicate = (!icmp_ln1027_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.69ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_2, i32 0, i32 %cy_V_1"   --->   Operation 72 'select' 'select_ln1027' <Predicate = (!icmp_ln1027_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (2.55ns)   --->   "%add_ln840 = add i32 %iChannel_V_1, i32 1"   --->   Operation 73 'add' 'add_ln840' <Predicate = (!icmp_ln1027_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.69ns)   --->   "%select_ln1027_1 = select i1 %icmp_ln1027_2, i32 %add_ln840, i32 %iChannel_V_1"   --->   Operation 74 'select' 'select_ln1027_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1027_3 = zext i32 %select_ln1027_1"   --->   Operation 75 'zext' 'zext_ln1027_3' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (3.46ns)   --->   "%add_ln1027_1 = add i62 %zext_ln1027_3, i62 %mul_ln1027_1_read"   --->   Operation 76 'add' 'add_ln1027_1' <Predicate = (!icmp_ln1027_1)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (2.47ns)   --->   "%icmp_ln1027_3 = icmp_eq  i32 %op2_load, i32 %convWidth_read"   --->   Operation 77 'icmp' 'icmp_ln1027_3' <Predicate = (!icmp_ln1027_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.99ns)   --->   "%select_ln1027_5 = select i1 %icmp_ln1027_2, i1 %icmp_ln1027_read, i1 %icmp_ln1027_3"   --->   Operation 78 'select' 'select_ln1027_5' <Predicate = (!icmp_ln1027_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (2.55ns)   --->   "%add_ln840_1 = add i32 %select_ln1027, i32 1"   --->   Operation 79 'add' 'add_ln840_1' <Predicate = (!icmp_ln1027_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln39 = store i32 %select_ln1027_1, i32 %iChannel_V" [HLS/conv2d.cpp:39]   --->   Operation 80 'store' 'store_ln39' <Predicate = (!icmp_ln1027_1)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 81 [1/2] (6.91ns)   --->   "%empty = mul i62 %zext_ln1027, i62 %inputHeight_cast9_cast"   --->   Operation 81 'mul' 'empty' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/2] (6.91ns)   --->   "%empty_36 = mul i62 %zext_ln1027_1, i62 %convWidth_cast_cast"   --->   Operation 82 'mul' 'empty_36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (4.43ns)   --->   "%add_ln1027 = add i96 %indvar_flatten68_load, i96 1"   --->   Operation 83 'add' 'add_ln1027' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1027_2 = zext i32 %add_ln840"   --->   Operation 84 'zext' 'zext_ln1027_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 85 [5/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %tmp1_read, i62 %add_ln1027_1"   --->   Operation 85 'mul' 'mul_ln1027' <Predicate = (!icmp_ln1027_1)> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [2/2] (6.91ns)   --->   "%p_mid136 = mul i62 %zext_ln1027_2, i62 %inputHeight_cast9_cast"   --->   Operation 86 'mul' 'p_mid136' <Predicate = (!icmp_ln1027_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_6)   --->   "%or_ln1027 = or i1 %select_ln1027_5, i1 %icmp_ln1027_2"   --->   Operation 87 'or' 'or_ln1027' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln1027_6 = select i1 %or_ln1027, i32 0, i32 %op2_load"   --->   Operation 88 'select' 'select_ln1027_6' <Predicate = (!icmp_ln1027_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1027_4 = zext i32 %add_ln840_1"   --->   Operation 89 'zext' 'zext_ln1027_4' <Predicate = (!icmp_ln1027_1 & select_ln1027_5)> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (6.91ns)   --->   "%p_mid115 = mul i62 %zext_ln1027_4, i62 %convWidth_cast_cast"   --->   Operation 90 'mul' 'p_mid115' <Predicate = (!icmp_ln1027_1 & select_ln1027_5)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.69ns)   --->   "%select_ln1027_9 = select i1 %select_ln1027_5, i32 %add_ln840_1, i32 %select_ln1027"   --->   Operation 91 'select' 'select_ln1027_9' <Predicate = (!icmp_ln1027_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (2.55ns)   --->   "%add_ln840_2 = add i32 %select_ln1027_6, i32 1"   --->   Operation 92 'add' 'add_ln840_2' <Predicate = (!icmp_ln1027_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (3.52ns)   --->   "%add_ln1027_5 = add i64 %indvar_flatten_load, i64 1"   --->   Operation 93 'add' 'add_ln1027_5' <Predicate = (!icmp_ln1027_1 & !icmp_ln1027_2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.48ns)   --->   "%select_ln1027_10 = select i1 %icmp_ln1027_2, i64 1, i64 %add_ln1027_5"   --->   Operation 94 'select' 'select_ln1027_10' <Predicate = (!icmp_ln1027_1)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln39 = store i96 %add_ln1027, i96 %indvar_flatten68" [HLS/conv2d.cpp:39]   --->   Operation 95 'store' 'store_ln39' <Predicate = (!icmp_ln1027_1)> <Delay = 1.58>
ST_3 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln39 = store i64 %select_ln1027_10, i64 %indvar_flatten" [HLS/conv2d.cpp:39]   --->   Operation 96 'store' 'store_ln39' <Predicate = (!icmp_ln1027_1)> <Delay = 1.58>
ST_3 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln39 = store i32 %select_ln1027_9, i32 %cy_V" [HLS/conv2d.cpp:39]   --->   Operation 97 'store' 'store_ln39' <Predicate = (!icmp_ln1027_1)> <Delay = 1.58>
ST_3 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln39 = store i32 %add_ln840_2, i32 %op2" [HLS/conv2d.cpp:39]   --->   Operation 98 'store' 'store_ln39' <Predicate = (!icmp_ln1027_1)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%cy_V_cast = zext i32 %cy_V_1"   --->   Operation 99 'zext' 'cy_V_cast' <Predicate = (!icmp_ln1027_2 & !select_ln1027_5)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (2.55ns)   --->   "%tmp3 = add i33 %cy_V_cast, i33 %zext_ln34_cast"   --->   Operation 100 'add' 'tmp3' <Predicate = (!icmp_ln1027_2 & !select_ln1027_5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [4/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %tmp1_read, i62 %add_ln1027_1"   --->   Operation 101 'mul' 'mul_ln1027' <Predicate = (!icmp_ln1027_1)> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/2] (6.91ns)   --->   "%p_mid136 = mul i62 %zext_ln1027_2, i62 %inputHeight_cast9_cast"   --->   Operation 102 'mul' 'p_mid136' <Predicate = (!icmp_ln1027_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%cy_V_cast_mid1 = zext i32 %add_ln840_1"   --->   Operation 103 'zext' 'cy_V_cast_mid1' <Predicate = (!icmp_ln1027_1 & select_ln1027_5)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (2.55ns)   --->   "%tmp3_mid1 = add i33 %cy_V_cast_mid1, i33 %zext_ln34_cast"   --->   Operation 104 'add' 'tmp3_mid1' <Predicate = (!icmp_ln1027_1 & select_ln1027_5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/2] (6.91ns)   --->   "%p_mid115 = mul i62 %zext_ln1027_4, i62 %convWidth_cast_cast"   --->   Operation 105 'mul' 'p_mid115' <Predicate = (!icmp_ln1027_1 & select_ln1027_5)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.85>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i33 %tmp3"   --->   Operation 107 'zext' 'tmp3_cast' <Predicate = (!icmp_ln1027_2 & !select_ln1027_5)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (3.46ns)   --->   "%empty_35 = add i62 %tmp3_cast, i62 %empty"   --->   Operation 108 'add' 'empty_35' <Predicate = (!icmp_ln1027_2 & !select_ln1027_5)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 109 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [3/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %tmp1_read, i62 %add_ln1027_1"   --->   Operation 110 'mul' 'mul_ln1027' <Predicate = (!icmp_ln1027_1)> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln1027_2 = select i1 %icmp_ln1027_2, i62 %p_mid136, i62 %empty"   --->   Operation 111 'select' 'select_ln1027_2' <Predicate = (!icmp_ln1027_1 & select_ln1027_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (3.46ns)   --->   "%p_mid146 = add i62 %tmp3_cast_mid144_cast, i62 %p_mid136"   --->   Operation 112 'add' 'p_mid146' <Predicate = (!icmp_ln1027_1 & icmp_ln1027_2 & !select_ln1027_5)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp10)   --->   "%select_ln1027_3 = select i1 %icmp_ln1027_2, i62 0, i62 %empty_36"   --->   Operation 113 'select' 'select_ln1027_3' <Predicate = (!icmp_ln1027_1 & !select_ln1027_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_8)   --->   "%select_ln1027_4 = select i1 %icmp_ln1027_2, i62 %p_mid146, i62 %empty_35"   --->   Operation 114 'select' 'select_ln1027_4' <Predicate = (!icmp_ln1027_1 & !select_ln1027_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%tmp3_cast_mid1 = zext i33 %tmp3_mid1"   --->   Operation 115 'zext' 'tmp3_cast_mid1' <Predicate = (!icmp_ln1027_1 & select_ln1027_5)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (3.46ns) (out node of the LUT)   --->   "%p_mid1 = add i62 %tmp3_cast_mid1, i62 %select_ln1027_2"   --->   Operation 116 'add' 'p_mid1' <Predicate = (!icmp_ln1027_1 & select_ln1027_5)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp10)   --->   "%select_ln1027_7 = select i1 %select_ln1027_5, i62 %p_mid115, i62 %select_ln1027_3"   --->   Operation 117 'select' 'select_ln1027_7' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln1027_8 = select i1 %select_ln1027_5, i62 %p_mid1, i62 %select_ln1027_4"   --->   Operation 118 'select' 'select_ln1027_8' <Predicate = (!icmp_ln1027_1)> <Delay = 1.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp10)   --->   "%cx_V_cast = zext i32 %select_ln1027_6"   --->   Operation 119 'zext' 'cx_V_cast' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (3.46ns) (out node of the LUT)   --->   "%tmp10 = add i62 %cx_V_cast, i62 %select_ln1027_7"   --->   Operation 120 'add' 'tmp10' <Predicate = (!icmp_ln1027_1)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.85>
ST_6 : Operation 121 [2/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %tmp1_read, i62 %add_ln1027_1"   --->   Operation 121 'mul' 'mul_ln1027' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [5/5] (6.85ns)   --->   "%mul_ln1027_2 = mul i62 %select_ln1027_8, i62 %inputWidth_cast10_cast"   --->   Operation 122 'mul' 'mul_ln1027_2' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.85>
ST_7 : Operation 123 [1/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %tmp1_read, i62 %add_ln1027_1"   --->   Operation 123 'mul' 'mul_ln1027' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [4/5] (6.85ns)   --->   "%mul_ln1027_2 = mul i62 %select_ln1027_8, i62 %inputWidth_cast10_cast"   --->   Operation 124 'mul' 'mul_ln1027_2' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.98>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln38_mid2_v_v_v_v = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_ln1027, i2 0"   --->   Operation 125 'bitconcatenate' 'sext_ln38_mid2_v_v_v_v' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (3.52ns)   --->   "%add_ln1027_2 = add i64 %sext_ln38_mid2_v_v_v_v, i64 %filters_read"   --->   Operation 126 'add' 'add_ln1027_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln38_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln1027_2, i32 2, i32 63"   --->   Operation 127 'partselect' 'sext_ln38_mid2_v' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1027 = sext i62 %sext_ln38_mid2_v"   --->   Operation 128 'sext' 'sext_ln1027' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [3/5] (6.85ns)   --->   "%mul_ln1027_2 = mul i62 %select_ln1027_8, i62 %inputWidth_cast10_cast"   --->   Operation 129 'mul' 'mul_ln1027_2' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i62 %tmp10" [HLS/conv2d.cpp:42]   --->   Operation 130 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (3.46ns)   --->   "%add_ln42 = add i64 %zext_ln42, i64 %sext_ln1027" [HLS/conv2d.cpp:42]   --->   Operation 131 'add' 'add_ln42' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %add_ln42" [HLS/conv2d.cpp:42]   --->   Operation 132 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 133 [2/5] (6.85ns)   --->   "%mul_ln1027_2 = mul i62 %select_ln1027_8, i62 %inputWidth_cast10_cast"   --->   Operation 133 'mul' 'mul_ln1027_2' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [7/7] (7.30ns)   --->   "%filterValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [HLS/conv2d.cpp:42]   --->   Operation 134 'readreq' 'filterValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 135 [1/5] (6.85ns)   --->   "%mul_ln1027_2 = mul i62 %select_ln1027_8, i62 %inputWidth_cast10_cast"   --->   Operation 135 'mul' 'mul_ln1027_2' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [6/7] (7.30ns)   --->   "%filterValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [HLS/conv2d.cpp:42]   --->   Operation 136 'readreq' 'filterValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 137 [1/1] (3.46ns)   --->   "%add_ln1027_3 = add i62 %mul_ln1027_2, i62 %x_V_cast13_cast"   --->   Operation 137 'add' 'add_ln1027_3' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln39_mid2_v_v_v_v = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln1027_3, i2 0"   --->   Operation 138 'bitconcatenate' 'sext_ln39_mid2_v_v_v_v' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (3.52ns)   --->   "%add_ln1027_4 = add i64 %sext_ln39_mid2_v_v_v_v, i64 %input_r_read"   --->   Operation 139 'add' 'add_ln1027_4' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln39_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln1027_4, i32 2, i32 63"   --->   Operation 140 'partselect' 'sext_ln39_mid2_v' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [5/7] (7.30ns)   --->   "%filterValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [HLS/conv2d.cpp:42]   --->   Operation 141 'readreq' 'filterValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1027_1 = sext i62 %sext_ln39_mid2_v"   --->   Operation 142 'sext' 'sext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%cx_V_cast8 = zext i32 %select_ln1027_6"   --->   Operation 143 'zext' 'cx_V_cast8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [4/7] (7.30ns)   --->   "%filterValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [HLS/conv2d.cpp:42]   --->   Operation 144 'readreq' 'filterValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 145 [1/1] (3.46ns)   --->   "%add_ln43 = add i63 %cx_V_cast8, i63 %sext_ln1027_1" [HLS/conv2d.cpp:43]   --->   Operation 145 'add' 'add_ln43' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i63 %add_ln43" [HLS/conv2d.cpp:43]   --->   Operation 146 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln43" [HLS/conv2d.cpp:43]   --->   Operation 147 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 148 [3/7] (7.30ns)   --->   "%filterValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [HLS/conv2d.cpp:42]   --->   Operation 148 'readreq' 'filterValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 149 [2/7] (7.30ns)   --->   "%filterValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [HLS/conv2d.cpp:42]   --->   Operation 149 'readreq' 'filterValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 150 [7/7] (7.30ns)   --->   "%pixelValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [HLS/conv2d.cpp:43]   --->   Operation 150 'readreq' 'pixelValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 151 [1/7] (7.30ns)   --->   "%filterValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [HLS/conv2d.cpp:42]   --->   Operation 151 'readreq' 'filterValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 152 [6/7] (7.30ns)   --->   "%pixelValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [HLS/conv2d.cpp:43]   --->   Operation 152 'readreq' 'pixelValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 153 [1/1] (7.30ns)   --->   "%filterValue = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [HLS/conv2d.cpp:42]   --->   Operation 153 'read' 'filterValue' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 154 [5/7] (7.30ns)   --->   "%pixelValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [HLS/conv2d.cpp:43]   --->   Operation 154 'readreq' 'pixelValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 155 [4/7] (7.30ns)   --->   "%pixelValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [HLS/conv2d.cpp:43]   --->   Operation 155 'readreq' 'pixelValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 156 [3/7] (7.30ns)   --->   "%pixelValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [HLS/conv2d.cpp:43]   --->   Operation 156 'readreq' 'pixelValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 157 [2/7] (7.30ns)   --->   "%pixelValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [HLS/conv2d.cpp:43]   --->   Operation 157 'readreq' 'pixelValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 158 [1/7] (7.30ns)   --->   "%pixelValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [HLS/conv2d.cpp:43]   --->   Operation 158 'readreq' 'pixelValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 159 [1/1] (7.30ns)   --->   "%pixelValue = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_1" [HLS/conv2d.cpp:43]   --->   Operation 159 'read' 'pixelValue' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 6.91>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i32 %filterValue" [HLS/conv2d.cpp:10]   --->   Operation 160 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln10_1 = sext i32 %pixelValue" [HLS/conv2d.cpp:10]   --->   Operation 161 'sext' 'sext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 162 [2/2] (6.91ns)   --->   "%res = mul i52 %sext_ln10_1, i52 %sext_ln10" [HLS/conv2d.cpp:10]   --->   Operation 162 'mul' 'res' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc"   --->   Operation 174 'load' 'acc_load_1' <Predicate = (icmp_ln1027_1)> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_out, i32 %acc_load_1"   --->   Operation 175 'write' 'write_ln0' <Predicate = (icmp_ln1027_1)> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 176 'ret' 'ret_ln0' <Predicate = (icmp_ln1027_1)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 163 [1/2] (6.91ns)   --->   "%res = mul i52 %sext_ln10_1, i52 %sext_ln10" [HLS/conv2d.cpp:10]   --->   Operation 163 'mul' 'res' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %res, i32 20, i32 51" [HLS/conv2d.cpp:12]   --->   Operation 164 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 4.14>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc" [HLS/conv2d.cpp:44]   --->   Operation 165 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_str"   --->   Operation 166 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 167 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_38_5_VITIS_LOOP_39_6_str"   --->   Operation 168 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 169 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [HLS/conv2d.cpp:39]   --->   Operation 170 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (2.55ns)   --->   "%acc_1 = add i32 %trunc_ln1, i32 %acc_load" [HLS/conv2d.cpp:44]   --->   Operation 171 'add' 'acc_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 172 [1/1] (1.58ns)   --->   "%store_ln39 = store i32 %acc_1, i32 %acc" [HLS/conv2d.cpp:39]   --->   Operation 172 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc" [HLS/conv2d.cpp:39]   --->   Operation 173 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputHeight_cast9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln34]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ convWidth_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln15_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln1027_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filters]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp3_cast_mid144]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ convWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln1027]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputWidth_cast10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_V_cast13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc                    (alloca        ) [ 0111111111111111111111111]
op2                    (alloca        ) [ 0111000000000000000000000]
cy_V                   (alloca        ) [ 0111000000000000000000000]
indvar_flatten         (alloca        ) [ 0111000000000000000000000]
iChannel_V             (alloca        ) [ 0110000000000000000000000]
indvar_flatten68       (alloca        ) [ 0111000000000000000000000]
input_r_read           (read          ) [ 0111111111110000000000000]
x_V_cast13_read        (read          ) [ 0000000000000000000000000]
inputWidth_cast10_read (read          ) [ 0000000000000000000000000]
icmp_ln1027_read       (read          ) [ 0010000000000000000000000]
convWidth_read         (read          ) [ 0010000000000000000000000]
tmp3_cast_mid144_read  (read          ) [ 0000000000000000000000000]
filters_read           (read          ) [ 0111111110000000000000000]
tmp1_read              (read          ) [ 0111111100000000000000000]
mul_ln1027_1_read      (read          ) [ 0010000000000000000000000]
mul_ln15_read          (read          ) [ 0010000000000000000000000]
mul_ln15_1_read        (read          ) [ 0010000000000000000000000]
convWidth_cast_read    (read          ) [ 0000000000000000000000000]
zext_ln34_read         (read          ) [ 0000000000000000000000000]
inputHeight_cast9_read (read          ) [ 0000000000000000000000000]
x_V_cast13_cast        (zext          ) [ 0111111111110000000000000]
inputWidth_cast10_cast (zext          ) [ 0111111111100000000000000]
tmp3_cast_mid144_cast  (zext          ) [ 0111110000000000000000000]
convWidth_cast_cast    (zext          ) [ 0111100000000000000000000]
zext_ln34_cast         (zext          ) [ 0111100000000000000000000]
inputHeight_cast9_cast (zext          ) [ 0111100000000000000000000]
specinterface_ln0      (specinterface ) [ 0000000000000000000000000]
store_ln0              (store         ) [ 0000000000000000000000000]
store_ln0              (store         ) [ 0000000000000000000000000]
store_ln0              (store         ) [ 0000000000000000000000000]
store_ln0              (store         ) [ 0000000000000000000000000]
store_ln0              (store         ) [ 0000000000000000000000000]
store_ln0              (store         ) [ 0000000000000000000000000]
br_ln0                 (br            ) [ 0000000000000000000000000]
cy_V_1                 (load          ) [ 0111100000000000000000000]
iChannel_V_1           (load          ) [ 0000000000000000000000000]
indvar_flatten68_load  (load          ) [ 0101000000000000000000000]
zext_ln1027            (zext          ) [ 0101000000000000000000000]
zext_ln1027_1          (zext          ) [ 0101000000000000000000000]
icmp_ln1027_1          (icmp          ) [ 0111111111111111111111100]
br_ln1027              (br            ) [ 0000000000000000000000000]
op2_load               (load          ) [ 0101000000000000000000000]
indvar_flatten_load    (load          ) [ 0101000000000000000000000]
icmp_ln1027_2          (icmp          ) [ 0111110000000000000000000]
select_ln1027          (select        ) [ 0101000000000000000000000]
add_ln840              (add           ) [ 0101000000000000000000000]
select_ln1027_1        (select        ) [ 0000000000000000000000000]
zext_ln1027_3          (zext          ) [ 0000000000000000000000000]
add_ln1027_1           (add           ) [ 0111111100000000000000000]
icmp_ln1027_3          (icmp          ) [ 0000000000000000000000000]
select_ln1027_5        (select        ) [ 0111110000000000000000000]
add_ln840_1            (add           ) [ 0111100000000000000000000]
store_ln39             (store         ) [ 0000000000000000000000000]
empty                  (mul           ) [ 0110110000000000000000000]
empty_36               (mul           ) [ 0110110000000000000000000]
add_ln1027             (add           ) [ 0000000000000000000000000]
zext_ln1027_2          (zext          ) [ 0010100000000000000000000]
or_ln1027              (or            ) [ 0000000000000000000000000]
select_ln1027_6        (select        ) [ 0110111111111000000000000]
zext_ln1027_4          (zext          ) [ 0010100000000000000000000]
select_ln1027_9        (select        ) [ 0000000000000000000000000]
add_ln840_2            (add           ) [ 0000000000000000000000000]
add_ln1027_5           (add           ) [ 0000000000000000000000000]
select_ln1027_10       (select        ) [ 0000000000000000000000000]
store_ln39             (store         ) [ 0000000000000000000000000]
store_ln39             (store         ) [ 0000000000000000000000000]
store_ln39             (store         ) [ 0000000000000000000000000]
store_ln39             (store         ) [ 0000000000000000000000000]
cy_V_cast              (zext          ) [ 0000000000000000000000000]
tmp3                   (add           ) [ 0100010000000000000000000]
p_mid136               (mul           ) [ 0100010000000000000000000]
cy_V_cast_mid1         (zext          ) [ 0000000000000000000000000]
tmp3_mid1              (add           ) [ 0100010000000000000000000]
p_mid115               (mul           ) [ 0100010000000000000000000]
specbitsmap_ln0        (specbitsmap   ) [ 0000000000000000000000000]
tmp3_cast              (zext          ) [ 0000000000000000000000000]
empty_35               (add           ) [ 0000000000000000000000000]
specpipeline_ln0       (specpipeline  ) [ 0000000000000000000000000]
select_ln1027_2        (select        ) [ 0000000000000000000000000]
p_mid146               (add           ) [ 0000000000000000000000000]
select_ln1027_3        (select        ) [ 0000000000000000000000000]
select_ln1027_4        (select        ) [ 0000000000000000000000000]
tmp3_cast_mid1         (zext          ) [ 0000000000000000000000000]
p_mid1                 (add           ) [ 0000000000000000000000000]
select_ln1027_7        (select        ) [ 0000000000000000000000000]
select_ln1027_8        (select        ) [ 0110001111100000000000000]
cx_V_cast              (zext          ) [ 0000000000000000000000000]
tmp10                  (add           ) [ 0110001110000000000000000]
mul_ln1027             (mul           ) [ 0010000010000000000000000]
sext_ln38_mid2_v_v_v_v (bitconcatenate) [ 0000000000000000000000000]
add_ln1027_2           (add           ) [ 0000000000000000000000000]
sext_ln38_mid2_v       (partselect    ) [ 0000000000000000000000000]
sext_ln1027            (sext          ) [ 0000000000000000000000000]
zext_ln42              (zext          ) [ 0000000000000000000000000]
add_ln42               (add           ) [ 0000000000000000000000000]
gmem_addr              (getelementptr ) [ 0110000001111111100000000]
mul_ln1027_2           (mul           ) [ 0100000000010000000000000]
add_ln1027_3           (add           ) [ 0000000000000000000000000]
sext_ln39_mid2_v_v_v_v (bitconcatenate) [ 0000000000000000000000000]
add_ln1027_4           (add           ) [ 0000000000000000000000000]
sext_ln39_mid2_v       (partselect    ) [ 0010000000001000000000000]
sext_ln1027_1          (sext          ) [ 0000000000000000000000000]
cx_V_cast8             (zext          ) [ 0000000000000000000000000]
add_ln43               (add           ) [ 0000000000000000000000000]
sext_ln43              (sext          ) [ 0000000000000000000000000]
gmem_addr_1            (getelementptr ) [ 0110000000000111111111000]
filterValue_req        (readreq       ) [ 0000000000000000000000000]
filterValue            (read          ) [ 0110000000000000011111100]
pixelValue_req         (readreq       ) [ 0000000000000000000000000]
pixelValue             (read          ) [ 0010000000000000000000100]
sext_ln10              (sext          ) [ 0100000000000000000000010]
sext_ln10_1            (sext          ) [ 0100000000000000000000010]
res                    (mul           ) [ 0000000000000000000000000]
trunc_ln1              (partselect    ) [ 0010000000000000000000001]
acc_load               (load          ) [ 0000000000000000000000000]
specloopname_ln0       (specloopname  ) [ 0000000000000000000000000]
specpipeline_ln0       (specpipeline  ) [ 0000000000000000000000000]
specloopname_ln0       (specloopname  ) [ 0000000000000000000000000]
specpipeline_ln0       (specpipeline  ) [ 0000000000000000000000000]
specloopname_ln39      (specloopname  ) [ 0000000000000000000000000]
acc_1                  (add           ) [ 0000000000000000000000000]
store_ln39             (store         ) [ 0000000000000000000000000]
br_ln39                (br            ) [ 0000000000000000000000000]
acc_load_1             (load          ) [ 0000000000000000000000000]
write_ln0              (write         ) [ 0000000000000000000000000]
ret_ln0                (ret           ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputHeight_cast9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputHeight_cast9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln34">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="convWidth_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convWidth_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mul_ln15_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln15_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mul_ln15">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln15"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mul_ln1027_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln1027_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tmp1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="filters">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filters"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tmp3_cast_mid144">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp3_cast_mid144"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="convWidth">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convWidth"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="icmp_ln1027">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="inputWidth_cast10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputWidth_cast10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_V_cast13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_cast13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_r">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="acc_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i96"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_38_5_VITIS_LOOP_39_6_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="acc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="op2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="op2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="cy_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cy_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="iChannel_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iChannel_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten68_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten68/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="input_r_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="x_V_cast13_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_cast13_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="inputWidth_cast10_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputWidth_cast10_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln1027_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln1027_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="convWidth_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="convWidth_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp3_cast_mid144_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp3_cast_mid144_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="filters_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filters_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp1_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="62" slack="0"/>
<pin id="176" dir="0" index="1" bw="62" slack="0"/>
<pin id="177" dir="1" index="2" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp1_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mul_ln1027_1_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="62" slack="0"/>
<pin id="182" dir="0" index="1" bw="62" slack="0"/>
<pin id="183" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln1027_1_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="mul_ln15_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln15_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="mul_ln15_1_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="96" slack="0"/>
<pin id="194" dir="0" index="1" bw="96" slack="0"/>
<pin id="195" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln15_1_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="convWidth_cast_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="convWidth_cast_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln34_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln34_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="inputHeight_cast9_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputHeight_cast9_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_readreq_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="filterValue_req/9 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_readreq_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="2"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="pixelValue_req/14 "/>
</bind>
</comp>

<comp id="230" class="1004" name="filterValue_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="8"/>
<pin id="233" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filterValue/16 "/>
</bind>
</comp>

<comp id="235" class="1004" name="pixelValue_read_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="9"/>
<pin id="238" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixelValue/21 "/>
</bind>
</comp>

<comp id="240" class="1004" name="write_ln0_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="32" slack="0"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/22 "/>
</bind>
</comp>

<comp id="247" class="1004" name="x_V_cast13_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_V_cast13_cast/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="inputWidth_cast10_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="62" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inputWidth_cast10_cast/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp3_cast_mid144_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="1" index="1" bw="62" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast_mid144_cast/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="convWidth_cast_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="convWidth_cast_cast/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln34_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_cast/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="inputHeight_cast9_cast_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inputHeight_cast9_cast/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln0_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="96" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln0_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln0_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln0_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln0_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln0_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="cy_V_1_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cy_V_1/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="iChannel_V_1_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iChannel_V_1/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="indvar_flatten68_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="96" slack="1"/>
<pin id="309" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten68_load/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln1027_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="1"/>
<pin id="317" dir="1" index="2" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln1027_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="1"/>
<pin id="326" dir="1" index="2" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_36/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln1027_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="96" slack="0"/>
<pin id="330" dir="0" index="1" bw="96" slack="1"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_1/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="op2_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="op2_load/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="indvar_flatten_load_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln1027_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="1"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_2/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln1027_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="32" slack="0"/>
<pin id="348" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln840_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="select_ln1027_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="32" slack="0"/>
<pin id="362" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln1027_3_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_3/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln1027_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="62" slack="1"/>
<pin id="373" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln1027_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="1"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_3/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="select_ln1027_5_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="1"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_5/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln840_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_1/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln39_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="1"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln1027_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="96" slack="1"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln1027_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_2/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="62" slack="2"/>
<pin id="408" dir="0" index="1" bw="62" slack="1"/>
<pin id="409" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1027/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="2"/>
<pin id="413" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid136/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="or_ln1027_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="0" index="1" bw="1" slack="1"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1027/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="select_ln1027_6_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="0" index="2" bw="32" slack="1"/>
<pin id="423" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_6/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln1027_4_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_4/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="2"/>
<pin id="432" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid115/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="select_ln1027_9_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="0" index="1" bw="32" slack="1"/>
<pin id="437" dir="0" index="2" bw="32" slack="1"/>
<pin id="438" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_9/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln840_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_2/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln1027_5_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="1"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027_5/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln1027_10_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="0" index="1" bw="64" slack="0"/>
<pin id="453" dir="0" index="2" bw="64" slack="0"/>
<pin id="454" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_10/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln39_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="96" slack="0"/>
<pin id="459" dir="0" index="1" bw="96" slack="2"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="store_ln39_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="0"/>
<pin id="464" dir="0" index="1" bw="64" slack="2"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="store_ln39_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="2"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln39_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="2"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="cy_V_cast_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="2"/>
<pin id="479" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cy_V_cast/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="3"/>
<pin id="483" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="cy_V_cast_mid1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="2"/>
<pin id="487" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cy_V_cast_mid1/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp3_mid1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="3"/>
<pin id="491" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3_mid1/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp3_cast_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="33" slack="1"/>
<pin id="495" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="empty_35_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="33" slack="0"/>
<pin id="498" dir="0" index="1" bw="62" slack="2"/>
<pin id="499" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_35/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="select_ln1027_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="3"/>
<pin id="503" dir="0" index="1" bw="62" slack="1"/>
<pin id="504" dir="0" index="2" bw="62" slack="2"/>
<pin id="505" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_2/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="p_mid146_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="4"/>
<pin id="508" dir="0" index="1" bw="62" slack="1"/>
<pin id="509" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid146/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln1027_3_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="3"/>
<pin id="512" dir="0" index="1" bw="62" slack="0"/>
<pin id="513" dir="0" index="2" bw="62" slack="2"/>
<pin id="514" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_3/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="select_ln1027_4_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="3"/>
<pin id="518" dir="0" index="1" bw="62" slack="0"/>
<pin id="519" dir="0" index="2" bw="62" slack="0"/>
<pin id="520" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_4/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp3_cast_mid1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="33" slack="1"/>
<pin id="525" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast_mid1/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_mid1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="33" slack="0"/>
<pin id="528" dir="0" index="1" bw="62" slack="0"/>
<pin id="529" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="select_ln1027_7_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="3"/>
<pin id="534" dir="0" index="1" bw="62" slack="1"/>
<pin id="535" dir="0" index="2" bw="62" slack="0"/>
<pin id="536" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_7/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="select_ln1027_8_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="3"/>
<pin id="540" dir="0" index="1" bw="62" slack="0"/>
<pin id="541" dir="0" index="2" bw="62" slack="0"/>
<pin id="542" dir="1" index="3" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_8/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="cx_V_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="2"/>
<pin id="547" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cx_V_cast/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp10_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="62" slack="0"/>
<pin id="551" dir="1" index="2" bw="62" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="grp_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="62" slack="1"/>
<pin id="556" dir="0" index="1" bw="32" slack="5"/>
<pin id="557" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1027_2/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sext_ln38_mid2_v_v_v_v_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="0" index="1" bw="62" slack="1"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln38_mid2_v_v_v_v/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln1027_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="0"/>
<pin id="567" dir="0" index="1" bw="64" slack="7"/>
<pin id="568" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027_2/8 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sext_ln38_mid2_v_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="62" slack="0"/>
<pin id="572" dir="0" index="1" bw="64" slack="0"/>
<pin id="573" dir="0" index="2" bw="3" slack="0"/>
<pin id="574" dir="0" index="3" bw="7" slack="0"/>
<pin id="575" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln38_mid2_v/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sext_ln1027_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="62" slack="0"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1027/8 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln42_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="62" slack="3"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/8 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln42_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="62" slack="0"/>
<pin id="589" dir="0" index="1" bw="62" slack="0"/>
<pin id="590" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/8 "/>
</bind>
</comp>

<comp id="593" class="1004" name="gmem_addr_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="0"/>
<pin id="595" dir="0" index="1" bw="64" slack="0"/>
<pin id="596" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln1027_3_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="62" slack="1"/>
<pin id="601" dir="0" index="1" bw="32" slack="10"/>
<pin id="602" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027_3/11 "/>
</bind>
</comp>

<comp id="603" class="1004" name="sext_ln39_mid2_v_v_v_v_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="64" slack="0"/>
<pin id="605" dir="0" index="1" bw="62" slack="0"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln39_mid2_v_v_v_v/11 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln1027_4_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="0"/>
<pin id="613" dir="0" index="1" bw="64" slack="10"/>
<pin id="614" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027_4/11 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sext_ln39_mid2_v_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="62" slack="0"/>
<pin id="618" dir="0" index="1" bw="64" slack="0"/>
<pin id="619" dir="0" index="2" bw="3" slack="0"/>
<pin id="620" dir="0" index="3" bw="7" slack="0"/>
<pin id="621" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln39_mid2_v/11 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sext_ln1027_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="62" slack="1"/>
<pin id="628" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1027_1/12 "/>
</bind>
</comp>

<comp id="629" class="1004" name="cx_V_cast8_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="9"/>
<pin id="631" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cx_V_cast8/12 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln43_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="0" index="1" bw="62" slack="0"/>
<pin id="635" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/12 "/>
</bind>
</comp>

<comp id="638" class="1004" name="sext_ln43_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="63" slack="0"/>
<pin id="640" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/12 "/>
</bind>
</comp>

<comp id="642" class="1004" name="gmem_addr_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="64" slack="0"/>
<pin id="644" dir="0" index="1" bw="64" slack="0"/>
<pin id="645" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/12 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sext_ln10_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="6"/>
<pin id="650" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10/22 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sext_ln10_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_1/22 "/>
</bind>
</comp>

<comp id="654" class="1004" name="grp_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="res/22 "/>
</bind>
</comp>

<comp id="660" class="1004" name="trunc_ln1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="0" index="1" bw="52" slack="0"/>
<pin id="663" dir="0" index="2" bw="6" slack="0"/>
<pin id="664" dir="0" index="3" bw="7" slack="0"/>
<pin id="665" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/23 "/>
</bind>
</comp>

<comp id="670" class="1004" name="acc_load_load_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="23"/>
<pin id="672" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/24 "/>
</bind>
</comp>

<comp id="673" class="1004" name="acc_1_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="0" index="1" bw="32" slack="0"/>
<pin id="676" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/24 "/>
</bind>
</comp>

<comp id="678" class="1004" name="store_ln39_store_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="23"/>
<pin id="681" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/24 "/>
</bind>
</comp>

<comp id="683" class="1004" name="acc_load_1_load_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="21"/>
<pin id="685" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load_1/22 "/>
</bind>
</comp>

<comp id="687" class="1005" name="acc_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="0"/>
<pin id="689" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="695" class="1005" name="op2_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="op2 "/>
</bind>
</comp>

<comp id="702" class="1005" name="cy_V_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cy_V "/>
</bind>
</comp>

<comp id="709" class="1005" name="indvar_flatten_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="64" slack="0"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="716" class="1005" name="iChannel_V_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="iChannel_V "/>
</bind>
</comp>

<comp id="723" class="1005" name="indvar_flatten68_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="96" slack="0"/>
<pin id="725" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten68 "/>
</bind>
</comp>

<comp id="730" class="1005" name="input_r_read_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="64" slack="10"/>
<pin id="732" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="735" class="1005" name="icmp_ln1027_read_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="1"/>
<pin id="737" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027_read "/>
</bind>
</comp>

<comp id="740" class="1005" name="convWidth_read_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="convWidth_read "/>
</bind>
</comp>

<comp id="745" class="1005" name="filters_read_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="64" slack="7"/>
<pin id="747" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="filters_read "/>
</bind>
</comp>

<comp id="750" class="1005" name="tmp1_read_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="62" slack="2"/>
<pin id="752" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="tmp1_read "/>
</bind>
</comp>

<comp id="755" class="1005" name="mul_ln1027_1_read_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="62" slack="1"/>
<pin id="757" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1027_1_read "/>
</bind>
</comp>

<comp id="760" class="1005" name="mul_ln15_read_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="64" slack="1"/>
<pin id="762" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln15_read "/>
</bind>
</comp>

<comp id="765" class="1005" name="mul_ln15_1_read_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="96" slack="1"/>
<pin id="767" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln15_1_read "/>
</bind>
</comp>

<comp id="770" class="1005" name="x_V_cast13_cast_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="62" slack="10"/>
<pin id="772" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="x_V_cast13_cast "/>
</bind>
</comp>

<comp id="775" class="1005" name="inputWidth_cast10_cast_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="62" slack="5"/>
<pin id="777" dir="1" index="1" bw="62" slack="5"/>
</pin_list>
<bind>
<opset="inputWidth_cast10_cast "/>
</bind>
</comp>

<comp id="780" class="1005" name="tmp3_cast_mid144_cast_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="62" slack="4"/>
<pin id="782" dir="1" index="1" bw="62" slack="4"/>
</pin_list>
<bind>
<opset="tmp3_cast_mid144_cast "/>
</bind>
</comp>

<comp id="785" class="1005" name="convWidth_cast_cast_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="62" slack="1"/>
<pin id="787" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="convWidth_cast_cast "/>
</bind>
</comp>

<comp id="791" class="1005" name="zext_ln34_cast_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="33" slack="3"/>
<pin id="793" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln34_cast "/>
</bind>
</comp>

<comp id="797" class="1005" name="inputHeight_cast9_cast_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="62" slack="1"/>
<pin id="799" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="inputHeight_cast9_cast "/>
</bind>
</comp>

<comp id="803" class="1005" name="cy_V_1_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="2"/>
<pin id="805" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cy_V_1 "/>
</bind>
</comp>

<comp id="808" class="1005" name="indvar_flatten68_load_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="96" slack="1"/>
<pin id="810" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten68_load "/>
</bind>
</comp>

<comp id="813" class="1005" name="zext_ln1027_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="62" slack="1"/>
<pin id="815" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1027 "/>
</bind>
</comp>

<comp id="818" class="1005" name="zext_ln1027_1_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="62" slack="1"/>
<pin id="820" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1027_1 "/>
</bind>
</comp>

<comp id="823" class="1005" name="icmp_ln1027_1_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027_1 "/>
</bind>
</comp>

<comp id="827" class="1005" name="op2_load_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="1"/>
<pin id="829" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op2_load "/>
</bind>
</comp>

<comp id="832" class="1005" name="indvar_flatten_load_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="64" slack="1"/>
<pin id="834" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_load "/>
</bind>
</comp>

<comp id="837" class="1005" name="icmp_ln1027_2_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="1"/>
<pin id="839" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027_2 "/>
</bind>
</comp>

<comp id="846" class="1005" name="select_ln1027_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1027 "/>
</bind>
</comp>

<comp id="851" class="1005" name="add_ln840_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="1"/>
<pin id="853" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln840 "/>
</bind>
</comp>

<comp id="856" class="1005" name="add_ln1027_1_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="62" slack="1"/>
<pin id="858" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1027_1 "/>
</bind>
</comp>

<comp id="861" class="1005" name="select_ln1027_5_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="1"/>
<pin id="863" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1027_5 "/>
</bind>
</comp>

<comp id="869" class="1005" name="add_ln840_1_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln840_1 "/>
</bind>
</comp>

<comp id="876" class="1005" name="empty_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="62" slack="2"/>
<pin id="878" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="882" class="1005" name="empty_36_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="62" slack="2"/>
<pin id="884" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="empty_36 "/>
</bind>
</comp>

<comp id="887" class="1005" name="zext_ln1027_2_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="62" slack="1"/>
<pin id="889" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1027_2 "/>
</bind>
</comp>

<comp id="892" class="1005" name="select_ln1027_6_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="2"/>
<pin id="894" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln1027_6 "/>
</bind>
</comp>

<comp id="898" class="1005" name="zext_ln1027_4_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="62" slack="1"/>
<pin id="900" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1027_4 "/>
</bind>
</comp>

<comp id="903" class="1005" name="tmp3_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="33" slack="1"/>
<pin id="905" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="908" class="1005" name="p_mid136_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="62" slack="1"/>
<pin id="910" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="p_mid136 "/>
</bind>
</comp>

<comp id="914" class="1005" name="tmp3_mid1_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="33" slack="1"/>
<pin id="916" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp3_mid1 "/>
</bind>
</comp>

<comp id="919" class="1005" name="p_mid115_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="62" slack="1"/>
<pin id="921" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="p_mid115 "/>
</bind>
</comp>

<comp id="924" class="1005" name="select_ln1027_8_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="62" slack="1"/>
<pin id="926" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1027_8 "/>
</bind>
</comp>

<comp id="929" class="1005" name="tmp10_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="62" slack="3"/>
<pin id="931" dir="1" index="1" bw="62" slack="3"/>
</pin_list>
<bind>
<opset="tmp10 "/>
</bind>
</comp>

<comp id="934" class="1005" name="mul_ln1027_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="62" slack="1"/>
<pin id="936" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1027 "/>
</bind>
</comp>

<comp id="939" class="1005" name="gmem_addr_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="1"/>
<pin id="941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="945" class="1005" name="mul_ln1027_2_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="62" slack="1"/>
<pin id="947" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1027_2 "/>
</bind>
</comp>

<comp id="950" class="1005" name="sext_ln39_mid2_v_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="62" slack="1"/>
<pin id="952" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln39_mid2_v "/>
</bind>
</comp>

<comp id="955" class="1005" name="gmem_addr_1_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="2"/>
<pin id="957" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="961" class="1005" name="filterValue_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="6"/>
<pin id="963" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="filterValue "/>
</bind>
</comp>

<comp id="966" class="1005" name="pixelValue_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="1"/>
<pin id="968" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixelValue "/>
</bind>
</comp>

<comp id="971" class="1005" name="sext_ln10_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="52" slack="1"/>
<pin id="973" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln10 "/>
</bind>
</comp>

<comp id="976" class="1005" name="sext_ln10_1_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="52" slack="1"/>
<pin id="978" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln10_1 "/>
</bind>
</comp>

<comp id="981" class="1005" name="trunc_ln1_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="1"/>
<pin id="983" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="2" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="88" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="88" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="90" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="90" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="106" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="30" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="138" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="144" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="162" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="198" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="204" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="210" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="62" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="64" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="48" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="48" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="313"><net_src comp="304" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="301" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="307" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="48" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="301" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="304" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="32" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="339" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="304" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="333" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="339" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="375" pin="2"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="344" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="32" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="358" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="66" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="414"><net_src comp="403" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="48" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="433"><net_src comp="426" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="443"><net_src comp="419" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="32" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="68" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="68" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="456"><net_src comp="445" pin="2"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="398" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="450" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="434" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="439" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="484"><net_src comp="477" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="492"><net_src comp="485" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="500"><net_src comp="493" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="515"><net_src comp="76" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="506" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="522"><net_src comp="496" pin="2"/><net_sink comp="516" pin=2"/></net>

<net id="530"><net_src comp="523" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="501" pin="3"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="510" pin="3"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="526" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="544"><net_src comp="516" pin="3"/><net_sink comp="538" pin=2"/></net>

<net id="552"><net_src comp="545" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="532" pin="3"/><net_sink comp="548" pin=1"/></net>

<net id="563"><net_src comp="78" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="80" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="558" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="576"><net_src comp="82" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="565" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="84" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="579"><net_src comp="86" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="583"><net_src comp="570" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="591"><net_src comp="584" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="580" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="0" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="587" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="608"><net_src comp="78" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="599" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="80" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="615"><net_src comp="603" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="622"><net_src comp="82" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="611" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="84" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="625"><net_src comp="86" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="636"><net_src comp="629" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="626" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="632" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="0" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="638" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="658"><net_src comp="651" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="648" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="666"><net_src comp="92" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="94" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="669"><net_src comp="96" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="677"><net_src comp="670" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="673" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="683" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="690"><net_src comp="108" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="693"><net_src comp="687" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="694"><net_src comp="687" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="698"><net_src comp="112" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="705"><net_src comp="116" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="708"><net_src comp="702" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="712"><net_src comp="120" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="715"><net_src comp="709" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="719"><net_src comp="124" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="722"><net_src comp="716" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="726"><net_src comp="128" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="729"><net_src comp="723" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="733"><net_src comp="132" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="738"><net_src comp="150" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="743"><net_src comp="156" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="748"><net_src comp="168" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="753"><net_src comp="174" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="758"><net_src comp="180" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="763"><net_src comp="186" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="768"><net_src comp="192" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="773"><net_src comp="247" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="778"><net_src comp="251" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="783"><net_src comp="255" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="788"><net_src comp="259" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="794"><net_src comp="263" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="800"><net_src comp="267" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="806"><net_src comp="301" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="811"><net_src comp="307" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="816"><net_src comp="310" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="821"><net_src comp="319" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="826"><net_src comp="328" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="333" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="835"><net_src comp="336" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="840"><net_src comp="339" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="843"><net_src comp="837" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="844"><net_src comp="837" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="845"><net_src comp="837" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="849"><net_src comp="344" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="854"><net_src comp="352" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="859"><net_src comp="370" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="864"><net_src comp="380" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="867"><net_src comp="861" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="868"><net_src comp="861" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="872"><net_src comp="387" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="875"><net_src comp="869" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="879"><net_src comp="314" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="885"><net_src comp="323" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="890"><net_src comp="403" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="895"><net_src comp="419" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="901"><net_src comp="426" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="906"><net_src comp="480" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="911"><net_src comp="410" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="917"><net_src comp="488" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="922"><net_src comp="429" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="927"><net_src comp="538" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="932"><net_src comp="548" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="937"><net_src comp="406" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="942"><net_src comp="593" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="948"><net_src comp="554" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="953"><net_src comp="616" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="958"><net_src comp="642" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="964"><net_src comp="230" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="969"><net_src comp="235" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="974"><net_src comp="648" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="979"><net_src comp="651" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="984"><net_src comp="660" pin="4"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="673" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: acc_out | {22 }
 - Input state : 
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 : gmem | {9 10 11 12 13 14 15 16 17 18 19 20 21 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 : inputHeight_cast9 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 : zext_ln34 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 : convWidth_cast | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 : mul_ln15_1 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 : mul_ln15 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 : mul_ln1027_1 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 : tmp1 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 : filters | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 : tmp3_cast_mid144 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 : convWidth | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 : icmp_ln1027 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 : inputWidth_cast10 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 : x_V_cast13 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6 : input_r | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln1027 : 1
		empty : 2
		zext_ln1027_1 : 1
		empty_36 : 2
		icmp_ln1027_1 : 1
		br_ln1027 : 2
		icmp_ln1027_2 : 1
		select_ln1027 : 2
		add_ln840 : 1
		select_ln1027_1 : 2
		zext_ln1027_3 : 3
		add_ln1027_1 : 4
		icmp_ln1027_3 : 1
		select_ln1027_5 : 2
		add_ln840_1 : 3
		store_ln39 : 3
	State 3
		p_mid136 : 1
		p_mid115 : 1
		add_ln840_2 : 1
		select_ln1027_10 : 1
		store_ln39 : 1
		store_ln39 : 2
		store_ln39 : 1
		store_ln39 : 2
	State 4
		tmp3 : 1
		tmp3_mid1 : 1
	State 5
		empty_35 : 1
		select_ln1027_4 : 2
		p_mid1 : 1
		select_ln1027_7 : 1
		select_ln1027_8 : 3
		tmp10 : 2
	State 6
	State 7
	State 8
		add_ln1027_2 : 1
		sext_ln38_mid2_v : 2
		sext_ln1027 : 3
		add_ln42 : 4
		gmem_addr : 5
	State 9
	State 10
	State 11
		sext_ln39_mid2_v_v_v_v : 1
		add_ln1027_4 : 2
		sext_ln39_mid2_v : 3
	State 12
		add_ln43 : 1
		sext_ln43 : 2
		gmem_addr_1 : 3
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		res : 1
		write_ln0 : 1
	State 23
		trunc_ln1 : 1
	State 24
		acc_1 : 1
		store_ln39 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |             grp_fu_314             |    3    |   165   |    50   |
|          |             grp_fu_323             |    3    |   165   |    50   |
|          |             grp_fu_406             |    6    |   429   |   244   |
|    mul   |             grp_fu_410             |    3    |   165   |    50   |
|          |             grp_fu_429             |    3    |   165   |    50   |
|          |             grp_fu_554             |    5    |   429   |   244   |
|          |             grp_fu_654             |    3    |   165   |    50   |
|----------|------------------------------------|---------|---------|---------|
|          |          add_ln840_fu_352          |    0    |    0    |    39   |
|          |         add_ln1027_1_fu_370        |    0    |    0    |    69   |
|          |         add_ln840_1_fu_387         |    0    |    0    |    39   |
|          |          add_ln1027_fu_398         |    0    |    0    |   103   |
|          |         add_ln840_2_fu_439         |    0    |    0    |    39   |
|          |         add_ln1027_5_fu_445        |    0    |    0    |    71   |
|          |             tmp3_fu_480            |    0    |    0    |    39   |
|          |          tmp3_mid1_fu_488          |    0    |    0    |    39   |
|    add   |           empty_35_fu_496          |    0    |    0    |    69   |
|          |           p_mid146_fu_506          |    0    |    0    |    69   |
|          |            p_mid1_fu_526           |    0    |    0    |    69   |
|          |            tmp10_fu_548            |    0    |    0    |    69   |
|          |         add_ln1027_2_fu_565        |    0    |    0    |    71   |
|          |           add_ln42_fu_587          |    0    |    0    |    69   |
|          |         add_ln1027_3_fu_599        |    0    |    0    |    69   |
|          |         add_ln1027_4_fu_611        |    0    |    0    |    71   |
|          |           add_ln43_fu_632          |    0    |    0    |    69   |
|          |            acc_1_fu_673            |    0    |    0    |    39   |
|----------|------------------------------------|---------|---------|---------|
|          |        select_ln1027_fu_344        |    0    |    0    |    32   |
|          |       select_ln1027_1_fu_358       |    0    |    0    |    32   |
|          |       select_ln1027_5_fu_380       |    0    |    0    |    2    |
|          |       select_ln1027_6_fu_419       |    0    |    0    |    32   |
|          |       select_ln1027_9_fu_434       |    0    |    0    |    32   |
|  select  |       select_ln1027_10_fu_450      |    0    |    0    |    64   |
|          |       select_ln1027_2_fu_501       |    0    |    0    |    62   |
|          |       select_ln1027_3_fu_510       |    0    |    0    |    62   |
|          |       select_ln1027_4_fu_516       |    0    |    0    |    62   |
|          |       select_ln1027_7_fu_532       |    0    |    0    |    62   |
|          |       select_ln1027_8_fu_538       |    0    |    0    |    62   |
|----------|------------------------------------|---------|---------|---------|
|          |        icmp_ln1027_1_fu_328        |    0    |    0    |    39   |
|   icmp   |        icmp_ln1027_2_fu_339        |    0    |    0    |    29   |
|          |        icmp_ln1027_3_fu_375        |    0    |    0    |    18   |
|----------|------------------------------------|---------|---------|---------|
|    or    |          or_ln1027_fu_415          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          |      input_r_read_read_fu_132      |    0    |    0    |    0    |
|          |     x_V_cast13_read_read_fu_138    |    0    |    0    |    0    |
|          | inputWidth_cast10_read_read_fu_144 |    0    |    0    |    0    |
|          |    icmp_ln1027_read_read_fu_150    |    0    |    0    |    0    |
|          |     convWidth_read_read_fu_156     |    0    |    0    |    0    |
|          |  tmp3_cast_mid144_read_read_fu_162 |    0    |    0    |    0    |
|          |      filters_read_read_fu_168      |    0    |    0    |    0    |
|   read   |        tmp1_read_read_fu_174       |    0    |    0    |    0    |
|          |    mul_ln1027_1_read_read_fu_180   |    0    |    0    |    0    |
|          |      mul_ln15_read_read_fu_186     |    0    |    0    |    0    |
|          |     mul_ln15_1_read_read_fu_192    |    0    |    0    |    0    |
|          |   convWidth_cast_read_read_fu_198  |    0    |    0    |    0    |
|          |     zext_ln34_read_read_fu_204     |    0    |    0    |    0    |
|          | inputHeight_cast9_read_read_fu_210 |    0    |    0    |    0    |
|          |       filterValue_read_fu_230      |    0    |    0    |    0    |
|          |       pixelValue_read_fu_235       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|  readreq |         grp_readreq_fu_216         |    0    |    0    |    0    |
|          |         grp_readreq_fu_223         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   write  |       write_ln0_write_fu_240       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |       x_V_cast13_cast_fu_247       |    0    |    0    |    0    |
|          |    inputWidth_cast10_cast_fu_251   |    0    |    0    |    0    |
|          |    tmp3_cast_mid144_cast_fu_255    |    0    |    0    |    0    |
|          |     convWidth_cast_cast_fu_259     |    0    |    0    |    0    |
|          |        zext_ln34_cast_fu_263       |    0    |    0    |    0    |
|          |    inputHeight_cast9_cast_fu_267   |    0    |    0    |    0    |
|          |         zext_ln1027_fu_310         |    0    |    0    |    0    |
|          |        zext_ln1027_1_fu_319        |    0    |    0    |    0    |
|   zext   |        zext_ln1027_3_fu_366        |    0    |    0    |    0    |
|          |        zext_ln1027_2_fu_403        |    0    |    0    |    0    |
|          |        zext_ln1027_4_fu_426        |    0    |    0    |    0    |
|          |          cy_V_cast_fu_477          |    0    |    0    |    0    |
|          |        cy_V_cast_mid1_fu_485       |    0    |    0    |    0    |
|          |          tmp3_cast_fu_493          |    0    |    0    |    0    |
|          |        tmp3_cast_mid1_fu_523       |    0    |    0    |    0    |
|          |          cx_V_cast_fu_545          |    0    |    0    |    0    |
|          |          zext_ln42_fu_584          |    0    |    0    |    0    |
|          |          cx_V_cast8_fu_629         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|bitconcatenate|    sext_ln38_mid2_v_v_v_v_fu_558   |    0    |    0    |    0    |
|          |    sext_ln39_mid2_v_v_v_v_fu_603   |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |       sext_ln38_mid2_v_fu_570      |    0    |    0    |    0    |
|partselect|       sext_ln39_mid2_v_fu_616      |    0    |    0    |    0    |
|          |          trunc_ln1_fu_660          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |         sext_ln1027_fu_580         |    0    |    0    |    0    |
|          |        sext_ln1027_1_fu_626        |    0    |    0    |    0    |
|   sext   |          sext_ln43_fu_638          |    0    |    0    |    0    |
|          |          sext_ln10_fu_648          |    0    |    0    |    0    |
|          |         sext_ln10_1_fu_651         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    26   |   1683  |   2432  |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|          acc_reg_687         |   32   |
|     add_ln1027_1_reg_856     |   62   |
|      add_ln840_1_reg_869     |   32   |
|       add_ln840_reg_851      |   32   |
|  convWidth_cast_cast_reg_785 |   62   |
|    convWidth_read_reg_740    |   32   |
|        cy_V_1_reg_803        |   32   |
|         cy_V_reg_702         |   32   |
|       empty_36_reg_882       |   62   |
|         empty_reg_876        |   62   |
|      filterValue_reg_961     |   32   |
|     filters_read_reg_745     |   64   |
|      gmem_addr_1_reg_955     |   32   |
|       gmem_addr_reg_939      |   32   |
|      iChannel_V_reg_716      |   32   |
|     icmp_ln1027_1_reg_823    |    1   |
|     icmp_ln1027_2_reg_837    |    1   |
|   icmp_ln1027_read_reg_735   |    1   |
| indvar_flatten68_load_reg_808|   96   |
|   indvar_flatten68_reg_723   |   96   |
|  indvar_flatten_load_reg_832 |   64   |
|    indvar_flatten_reg_709    |   64   |
|inputHeight_cast9_cast_reg_797|   62   |
|inputWidth_cast10_cast_reg_775|   62   |
|     input_r_read_reg_730     |   64   |
|   mul_ln1027_1_read_reg_755  |   62   |
|     mul_ln1027_2_reg_945     |   62   |
|      mul_ln1027_reg_934      |   62   |
|    mul_ln15_1_read_reg_765   |   96   |
|     mul_ln15_read_reg_760    |   64   |
|       op2_load_reg_827       |   32   |
|          op2_reg_695         |   32   |
|       p_mid115_reg_919       |   62   |
|       p_mid136_reg_908       |   62   |
|      pixelValue_reg_966      |   32   |
|    select_ln1027_5_reg_861   |    1   |
|    select_ln1027_6_reg_892   |   32   |
|    select_ln1027_8_reg_924   |   62   |
|     select_ln1027_reg_846    |   32   |
|      sext_ln10_1_reg_976     |   52   |
|       sext_ln10_reg_971      |   52   |
|   sext_ln39_mid2_v_reg_950   |   62   |
|         tmp10_reg_929        |   62   |
|       tmp1_read_reg_750      |   62   |
| tmp3_cast_mid144_cast_reg_780|   62   |
|       tmp3_mid1_reg_914      |   33   |
|         tmp3_reg_903         |   33   |
|       trunc_ln1_reg_981      |   32   |
|    x_V_cast13_cast_reg_770   |   62   |
|     zext_ln1027_1_reg_818    |   62   |
|     zext_ln1027_2_reg_887    |   62   |
|     zext_ln1027_4_reg_898    |   62   |
|      zext_ln1027_reg_813     |   62   |
|    zext_ln34_cast_reg_791    |   33   |
+------------------------------+--------+
|             Total            |  2629  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_314 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_323 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_410 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_429 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_654 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_654 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   384  ||  9.528  ||    54   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   26   |    -   |  1683  |  2432  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   54   |
|  Register |    -   |    -   |  2629  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   26   |    9   |  4312  |  2486  |
+-----------+--------+--------+--------+--------+
