


module vga(input logic clk,	// Reloj de 50Mhz
	input logic xcur, ycur, sel, // senales de posicion actuales
	output logic vgaclk, 		// 25.175 MHz VGA clock
	output logic hsync, vsync,	// sicronizacion vertical y horizontal
	output logic sync_b, blank_b, // To monitor & DAC
	output logic [7:0] r, g, b // To video DAC
	); 

	logic [9:0] x, y;
	logic [6:0] board[7:0][7:0];
	// Create the 25.175 MHz VGA pixel clock
	// 25.175 MHz clk period = 39.772 ns
	// Screen is 800 clocks wide by 525 tall, but only 640 x 480 used
	// HSync = 1/(39.772 ns *800) = 31.470 kHz
	// Vsync = 31.474 kHz / 525 = 59.94 Hz (~60 Hz refresh rate)
	// Instancia de los m√≥dulos
	clockVGA vga_clk_inst (
	 .clk(clk),
	 .vga_clk(vgaclk)
	);
	
	matrix tablero(vgaclk, board);
	// Generate monitor timing signals
	vgaController vgaCont(vgaclk, hsync, vsync, sync_b, blank_b, x, y);
	// User-defined module to determine pixel color
	videoGen videoGen(x, y,board, xcur, ycur, r, g, b);
endmodule
