// Seed: 170244655
module module_0 (
    input tri0 id_0,
    inout tri0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    output wand id_4,
    input supply1 id_5,
    output tri1 id_6,
    input wire id_7,
    output supply1 id_8
);
  always @(posedge 1'b0 or -1) begin : LABEL_0
    case (id_7 == id_3)
      -1: begin : LABEL_1
        #1;
      end
      id_5: id_10.id_11;
      id_11: id_10 = {-1'b0, 1'b0 == id_10};
      default: id_10 = 1;
    endcase
    id_11 = 1 - id_0;
    disable id_12;
  end
endmodule
module module_1 #(
    parameter id_0  = 32'd95,
    parameter id_1  = 32'd99,
    parameter id_13 = 32'd62
) (
    output supply0 _id_0
    , id_9,
    input supply0 _id_1,
    output wor id_2,
    output wand id_3,
    inout supply1 id_4,
    output supply0 id_5,
    output wor id_6,
    output wor id_7
);
  logic [7:0] id_10;
  assign id_9 = -1;
  logic [1 : -1 'd0] id_11;
  logic [1  +  (  id_1  ) : 1] id_12;
  ;
  always force id_3 = 1 >= -1;
  logic [1 'b0 : id_0] _id_13;
  ;
  assign id_2 = id_12[id_13];
  assign id_3 = -1'h0;
  wire id_14;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_6,
      id_4,
      id_7,
      id_4,
      id_2
  );
  assign modCall_1.id_1 = 0;
  assign id_10[-1'b0]   = id_10;
  wire id_15;
  ;
endmodule
