static inline bool F_1 ( T_1 V_1 )\r\n{\r\nV_1 &= 0xff0fe ;\r\nreturn ( V_1 == 0x30056 || V_1 == 0x4f052 ) ;\r\n}\r\nstatic int F_2 ( T_1 V_1 , unsigned long * V_2 , unsigned long * V_3 )\r\n{\r\nunsigned int V_4 , V_5 , V_6 , V_7 ;\r\nunsigned long V_8 , V_9 ;\r\nV_8 = V_9 = 0 ;\r\nif ( V_1 & ~ V_10 )\r\nreturn - 1 ;\r\nV_5 = ( V_1 >> V_11 ) & V_12 ;\r\nV_4 = ( V_1 >> V_13 ) & V_14 ;\r\nV_6 = ( V_1 >> V_15 ) & V_16 ;\r\nV_7 = ( V_1 >> V_17 ) & V_18 ;\r\nV_1 &= ~ ( V_18 << V_17 ) ;\r\nif ( V_5 ) {\r\nif ( V_5 > 6 )\r\nreturn - 1 ;\r\nV_8 |= F_3 ( V_5 ) ;\r\nV_9 |= F_4 ( V_5 ) ;\r\nif ( V_5 >= 5 && V_1 != 0x500fa && V_1 != 0x600f4 )\r\nreturn - 1 ;\r\n}\r\nif ( V_5 <= 4 ) {\r\nV_8 |= V_19 ;\r\nV_9 |= V_20 ;\r\n}\r\nif ( V_4 >= 6 && V_4 <= 9 ) {\r\nif ( V_6 )\r\nreturn - 1 ;\r\n} else if ( V_1 & V_21 ) {\r\nV_8 |= V_22 ;\r\nV_9 |= F_5 ( V_6 ) ;\r\n}\r\nif ( V_1 & V_23 ) {\r\nV_8 |= V_24 ;\r\nV_9 |= F_6 ( V_1 >> V_25 ) ;\r\n}\r\nif ( F_1 ( V_1 ) ) {\r\nV_8 |= V_26 ;\r\nV_9 |= F_7 ( V_1 >> V_27 ) ;\r\n} else {\r\nunsigned int V_28 , exp ;\r\nV_28 = ( V_1 >> V_29 ) & V_30 ;\r\nexp = V_28 >> 7 ;\r\nif ( exp && ( V_28 & 0x60 ) == 0 )\r\nreturn - 1 ;\r\nV_8 |= V_31 ;\r\nV_9 |= F_8 ( V_1 >> V_32 ) ;\r\n}\r\nif ( ! V_5 && V_7 )\r\nreturn - 1 ;\r\nV_8 |= F_9 ( V_7 ) ;\r\nV_9 |= V_33 ;\r\n* V_2 = V_8 ;\r\n* V_3 = V_9 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_10 ( T_1 V_1 [] , int V_34 ,\r\nunsigned int V_35 [] , unsigned long V_36 [] )\r\n{\r\nunsigned long V_37 , V_38 , V_4 , V_39 , V_40 , V_6 , V_41 ;\r\nunsigned int V_5 , V_42 ;\r\nint V_43 ;\r\nV_42 = 0 ;\r\nfor ( V_43 = 0 ; V_43 < V_34 ; ++ V_43 ) {\r\nV_5 = ( V_1 [ V_43 ] >> V_11 ) & V_12 ;\r\nif ( V_5 )\r\nV_42 |= 1 << V_5 ;\r\n}\r\nV_37 = V_44 ;\r\nV_38 = 0 ;\r\nfor ( V_43 = 0 ; V_43 < V_34 ; ++ V_43 ) {\r\nV_5 = ( V_1 [ V_43 ] >> V_11 ) & V_12 ;\r\nV_4 = ( V_1 [ V_43 ] >> V_13 ) & V_14 ;\r\nV_39 = ( V_1 [ V_43 ] >> V_45 ) & V_46 ;\r\nV_40 = V_1 [ V_43 ] & V_47 ;\r\nif ( ! V_5 ) {\r\nfor ( V_5 = 1 ; V_5 <= 4 ; ++ V_5 ) {\r\nif ( ! ( V_42 & ( 1 << V_5 ) ) )\r\nbreak;\r\n}\r\nV_42 |= 1 << V_5 ;\r\n}\r\nif ( V_5 <= 4 ) {\r\nV_38 |= V_4 << F_11 ( V_5 ) ;\r\nV_38 |= V_39 << F_12 ( V_5 ) ;\r\nV_38 |= V_40 << F_13 ( V_5 ) ;\r\n}\r\nif ( V_1 [ V_43 ] & V_21 ) {\r\nV_6 = V_1 [ V_43 ] >> V_15 ;\r\nV_38 |= ( V_6 & 1 ) << V_48 ;\r\nV_6 >>= 1 ;\r\nV_38 |= ( V_6 & 1 ) << V_49 ;\r\n}\r\nif ( V_1 [ V_43 ] & V_23 ) {\r\nV_37 |= V_50 ;\r\nV_41 = ( V_1 [ V_43 ] >> V_25 ) & V_51 ;\r\nif ( V_41 ) {\r\nV_37 |= ( V_41 & 3 ) << V_52 ;\r\nV_37 |= ( V_41 >> 2 ) << V_53 ;\r\n}\r\n}\r\nif ( F_1 ( V_1 [ V_43 ] ) ) {\r\nV_38 |= ( ( V_1 [ V_43 ] >> V_27 ) &\r\nV_54 ) << V_55 ;\r\n} else {\r\nV_41 = ( V_1 [ V_43 ] >> V_27 ) & V_54 ;\r\nV_37 |= V_41 << V_56 ;\r\nV_41 = ( V_1 [ V_43 ] >> V_57 ) & V_58 ;\r\nV_37 |= V_41 << V_59 ;\r\nV_41 = ( V_1 [ V_43 ] >> V_29 ) & V_30 ;\r\nV_37 |= V_41 << V_60 ;\r\n}\r\nV_35 [ V_43 ] = V_5 - 1 ;\r\n}\r\nV_36 [ 0 ] = 0 ;\r\nif ( V_42 & 2 )\r\nV_36 [ 0 ] = V_61 ;\r\nif ( V_42 & 0x7c )\r\nV_36 [ 0 ] |= V_62 ;\r\nif ( ! ( V_42 & 0x60 ) )\r\nV_36 [ 0 ] |= V_63 ;\r\nV_36 [ 1 ] = V_38 ;\r\nV_36 [ 2 ] = V_37 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_14 ( T_1 V_1 )\r\n{\r\nint V_43 , V_64 ;\r\nfor ( V_43 = 0 ; V_43 < F_15 ( V_65 ) ; ++ V_43 ) {\r\nif ( V_1 < V_65 [ V_43 ] [ 0 ] )\r\nbreak;\r\nfor ( V_64 = 0 ; V_64 < V_66 && V_65 [ V_43 ] [ V_64 ] ; ++ V_64 )\r\nif ( V_1 == V_65 [ V_43 ] [ V_64 ] )\r\nreturn V_43 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic int F_16 ( T_1 V_1 , unsigned int V_67 , T_1 V_68 [] )\r\n{\r\nint V_43 , V_64 , V_69 = 0 ;\r\nT_1 V_70 ;\r\nV_68 [ V_69 ++ ] = V_1 ;\r\nV_43 = F_14 ( V_1 ) ;\r\nif ( V_43 >= 0 ) {\r\nfor ( V_64 = 0 ; V_64 < V_66 ; ++ V_64 ) {\r\nV_70 = V_65 [ V_43 ] [ V_64 ] ;\r\nif ( V_70 && V_70 != V_1 )\r\nV_68 [ V_69 ++ ] = V_70 ;\r\n}\r\n}\r\nif ( V_67 & V_71 ) {\r\nV_64 = V_69 ;\r\nfor ( V_43 = 0 ; V_43 < V_69 ; ++ V_43 ) {\r\nswitch ( V_68 [ V_43 ] ) {\r\ncase 0x1e :\r\nV_68 [ V_64 ++ ] = 0x600f4 ;\r\nbreak;\r\ncase 0x600f4 :\r\nV_68 [ V_64 ++ ] = 0x1e ;\r\nbreak;\r\ncase 0x2 :\r\nV_68 [ V_64 ++ ] = 0x500fa ;\r\nbreak;\r\ncase 0x500fa :\r\nV_68 [ V_64 ++ ] = 0x2 ;\r\nbreak;\r\n}\r\n}\r\nV_69 = V_64 ;\r\n}\r\nreturn V_69 ;\r\n}\r\nstatic void F_17 ( unsigned int V_5 , unsigned long V_36 [] )\r\n{\r\nif ( V_5 <= 3 )\r\nV_36 [ 1 ] &= ~ ( 0xffUL << F_13 ( V_5 + 1 ) ) ;\r\n}\r\nstatic T_1 F_18 ( T_1 V_72 )\r\n{\r\nT_1 V_73 = 0 ;\r\nif ( V_72 & V_74 )\r\nreturn V_73 ;\r\nif ( V_72 & V_75 )\r\nreturn - 1 ;\r\nif ( V_72 & V_76 )\r\nreturn - 1 ;\r\nif ( V_72 & V_77 ) {\r\nV_73 |= V_78 ;\r\nreturn V_73 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic void F_19 ( T_1 V_73 )\r\n{\r\nF_20 ( V_79 , ( F_21 ( V_79 ) | V_73 ) ) ;\r\n}\r\nstatic int T_2 F_22 ( void )\r\n{\r\nint V_80 ;\r\nif ( ! V_81 -> V_82 ||\r\nstrcmp ( V_81 -> V_82 , L_1 ) )\r\nreturn - V_83 ;\r\nV_80 = F_23 ( & V_84 ) ;\r\nif ( V_80 )\r\nreturn V_80 ;\r\nV_81 -> V_85 |= V_86 ;\r\nreturn 0 ;\r\n}
