[{"DBLP title": "Nanometer MOSFET Effects on the Minimum-Energy Point of Sub-45nm Subthreshold Logic - Mitigation at Technology and Circuit Levels.", "DBLP authors": ["David Bol", "Denis Flandre", "Jean-Didier Legat"], "year": 2010, "doi": "https://doi.org/10.1145/1870109.1870111", "OA papers": [{"PaperId": "https://openalex.org/W2003986325", "PaperTitle": "Nanometer MOSFET Effects on the Minimum-Energy Point of Sub-45nm Subthreshold Logic---Mitigation at Technology and Circuit Levels", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Universit\u00e9 Catholique de Louvain": 3.0}, "Authors": ["David Bol", "Denis Flandre", "Jean-Didier Legat"]}]}, {"DBLP title": "NBTI-Aware Clustered Power Gating.", "DBLP authors": ["Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "year": 2010, "doi": "https://doi.org/10.1145/1870109.1870112", "OA papers": [{"PaperId": "https://openalex.org/W2032286916", "PaperTitle": "NBTI-Aware Clustered Power Gating", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Andrea Calimera", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Behavior-Level Observability Analysis for Operation Gating in Low-Power Behavioral Synthesis.", "DBLP authors": ["Jason Cong", "Bin Liu", "Rupak Majumdar", "Zhiru Zhang"], "year": 2010, "doi": "https://doi.org/10.1145/1870109.1870113", "OA papers": [{"PaperId": "https://openalex.org/W2054368274", "PaperTitle": "Behavior-Level Observability Analysis for Operation Gating in Low-Power Behavioral Synthesis", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Los Angeles": 3.0, "AutoESL Design Technologies, Inc.": 1.0}, "Authors": ["Jason Cong", "Bin Liu", "Rupak Majumdar", "Zhiru Zhang"]}]}, {"DBLP title": "Low-Power Hypercube Divided Memory FFT Engine Using 3D Integration.", "DBLP authors": ["Thorlindur Thorolfsson", "Samson Melamed", "W. Rhett Davis", "Paul D. Franzon"], "year": 2010, "doi": "https://doi.org/10.1145/1870109.1870114", "OA papers": [{"PaperId": "https://openalex.org/W1967452983", "PaperTitle": "Low-Power Hypercube Divided Memory FFT Engine Using 3D Integration", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"North Carolina State University": 4.0}, "Authors": ["Thorlindur Thorolfsson", "Samson Melamed", "William J. Davis", "Paul D. Franzon"]}]}, {"DBLP title": "vGreen: A System for Energy-Efficient Management of Virtual Machines.", "DBLP authors": ["Gaurav Dhiman", "Giacomo Marchetti", "Tajana Rosing"], "year": 2010, "doi": "https://doi.org/10.1145/1870109.1870115", "OA papers": [{"PaperId": "https://openalex.org/W2052269857", "PaperTitle": "vGreen", "Year": 2010, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of California\u2014San Diego": 3.0}, "Authors": ["Gaurav Dhiman", "Giacomo Marchetti", "Tajana Rosing"]}]}, {"DBLP title": "Energy-Efficient Progressive Remote Update for Flash-Based Firmware of Networked Embedded Systems.", "DBLP authors": ["Jinsik Kim", "Pai H. Chou"], "year": 2010, "doi": "https://doi.org/10.1145/1870109.1870116", "OA papers": [{"PaperId": "https://openalex.org/W2035939328", "PaperTitle": "Energy-Efficient Progressive Remote Update for Flash-Based Firmware of Networked Embedded Systems", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Jin-Sik Kim", "Pai H. Chou"]}]}, {"DBLP title": "Energy- and Performance-Efficient Communication Framework for Embedded MPSoCs through Application-Driven Release Consistency.", "DBLP authors": ["Chenjie Yu", "Peter Petrov"], "year": 2010, "doi": "https://doi.org/10.1145/1870109.1870117", "OA papers": [{"PaperId": "https://openalex.org/W2072112849", "PaperTitle": "Energy- and Performance-Efficient Communication Framework for Embedded MPSoCs through Application-Driven Release Consistency", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Chenjie Yu", "Peter K. Petrov"]}]}, {"DBLP title": "A Simultaneous Input Vector Control and Circuit Modification Technique to Reduce Leakage with Zero Delay Penalty.", "DBLP authors": ["Nikhil Jayakumar", "Sunil P. Khatri"], "year": 2010, "doi": "https://doi.org/10.1145/1870109.1870118", "OA papers": [{"PaperId": "https://openalex.org/W2053083000", "PaperTitle": "A Simultaneous Input Vector Control and Circuit Modification Technique to Reduce Leakage with Zero Delay Penalty", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Juniper Networks (United States)": 1.0, "Texas A&M University": 1.0}, "Authors": ["Nikhil Jayakumar", "Sunil P. Khatri"]}]}, {"DBLP title": "Scan-Cell Reordering for Minimizing Scan-Shift Power Based on Nonspecified Test Cubes.", "DBLP authors": ["Yu-Ze Wu", "Mango Chia-Tso Chao"], "year": 2010, "doi": "https://doi.org/10.1145/1870109.1870119", "OA papers": [{"PaperId": "https://openalex.org/W2105182247", "PaperTitle": "Scan-Cell Reordering for Minimizing Scan-Shift Power Based on Nonspecified Test Cubes", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Yu-Ze Wu", "Mango C.-T. Chao"]}]}, {"DBLP title": "ACM Journal on Emerging Technologies in Computing Systems.", "DBLP authors": ["Montek Singh", "Steven M. Nowick"], "year": 2010, "doi": "https://doi.org/10.1145/1870109.1870120", "OA papers": [{"PaperId": "https://openalex.org/W4232121389", "PaperTitle": "ACM Journal on Emerging Technologies in Computing Systems", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of North Carolina at Chapel Hill": 1.0, "Columbia University": 1.0}, "Authors": ["Montek Singh", "Steven M. Nowick"]}]}, {"DBLP title": "Fast and accurate processor models for efficient MPSoC design.", "DBLP authors": ["Gunar Schirner", "Andreas Gerstlauer", "Rainer D\u00f6mer"], "year": 2010, "doi": "https://doi.org/10.1145/1698759.1698760", "OA papers": [{"PaperId": "https://openalex.org/W2014574783", "PaperTitle": "Fast and accurate processor models for efficient MPSoC design", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Northeastern University": 1.0, "The University of Texas at Austin": 1.0, "University of California, Irvine": 1.0}, "Authors": ["Gunar Schirner", "Andreas Gerstlauer", "Rainer D\u00f6mer"]}]}, {"DBLP title": "Low-overhead Fmax calibration at multiple operating points using delay-sensitivity-based path selection.", "DBLP authors": ["Somnath Paul", "Hamid Mahmoodi", "Swarup Bhunia"], "year": 2010, "doi": "https://doi.org/10.1145/1698759.1698769", "OA papers": [{"PaperId": "https://openalex.org/W2034285860", "PaperTitle": "Low-overhead F max calibration at multiple operating points using delay-sensitivity-based path selection", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Case Western Reserve University": 2.0, "San Francisco State University": 1.0}, "Authors": ["Somnath Paul", "Hamid Mahmoodi", "Swarup Bhunia"]}]}, {"DBLP title": "Serialized parallel code generation framework for MPSoC.", "DBLP authors": ["Seongnam Kwon", "Soonhoi Ha"], "year": 2010, "doi": "https://doi.org/10.1145/1698759.1698761", "OA papers": [{"PaperId": "https://openalex.org/W2100335090", "PaperTitle": "Serialized parallel code generation framework for MPSoC", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["Seongnam Kwon", "Soonhoi Ha"]}]}, {"DBLP title": "Speeding-up heuristic allocation, scheduling and binding with SAT-based abstraction/refinement techniques.", "DBLP authors": ["Gianpiero Cabodi", "Luciano Lavagno", "Marco Murciano", "Alex Kondratyev", "Yosinori Watanabe"], "year": 2010, "doi": "https://doi.org/10.1145/1698759.1698762", "OA papers": [{"PaperId": "https://openalex.org/W2051172096", "PaperTitle": "Speeding-up heuristic allocation, scheduling and binding with SAT-based abstraction/refinement techniques", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Polytechnic University of Turin": 3.0, "Cadence Design Systems (United States)": 2.0}, "Authors": ["Gianpiero Cabodi", "Luciano Lavagno", "Marco Murciano", "Alex Kondratyev", "Yosinori Watanabe"]}]}, {"DBLP title": "Hardware/software partitioning and pipelined scheduling on runtime reconfigurable FPGAs.", "DBLP authors": ["Mingxuan Yuan", "Zonghua Gu", "Xiuqiang He", "Xue Liu", "Lei Jiang"], "year": 2010, "doi": "https://doi.org/10.1145/1698759.1698763", "OA papers": [{"PaperId": "https://openalex.org/W2056291785", "PaperTitle": "Hardware/software partitioning and pipelined scheduling on runtime reconfigurable FPGAs", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Hong Kong University of Science and Technology": 1.5, "Zhejiang University": 1.5, "McGill University": 1.0, "University of Pittsburgh": 1.0}, "Authors": ["Mingxuan Yuan", "Zonghua Gu", "Xiuqiang He", "Xue Liu", "Lei Jiang"]}]}, {"DBLP title": "Benchmarking and evaluating reconfigurable architectures targeting the mobile domain.", "DBLP authors": ["Peter Jamieson", "Tobias Becker", "Peter Y. K. Cheung", "Wayne Luk", "Tero Rissa", "Teemu Pitk\u00e4nen"], "year": 2010, "doi": "https://doi.org/10.1145/1698759.1698764", "OA papers": [{"PaperId": "https://openalex.org/W1973115070", "PaperTitle": "Benchmarking and evaluating reconfigurable architectures targeting the mobile domain", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Miami University": 1.0, "Imperial College London": 3.0, "Nokia (Netherlands)": 1.0, "Tampere University of Applied Sciences": 1.0}, "Authors": ["Peter Jamieson", "Tobias Becker", "Peter Y. K. Cheung", "Wayne Luk", "Tero Rissa", "Teemu Pitk\u00e4nen"]}]}, {"DBLP title": "Thermal analysis of multiprocessor SoC applications by simulation and verification.", "DBLP authors": ["Dipankar Das", "P. P. Chakrabarti", "Rajeev Kumar"], "year": 2010, "doi": "https://doi.org/10.1145/1698759.1698765", "OA papers": [{"PaperId": "https://openalex.org/W2085914595", "PaperTitle": "Thermal analysis of multiprocessor SoC applications by simulation and verification", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Dipankar Das", "Partha Chakrabarti", "Rajeev Kumar"]}]}, {"DBLP title": "Parameterized architecture-level dynamic thermal models for multicore microprocessors.", "DBLP authors": ["Duo Li", "Sheldon X.-D. Tan", "Eduardo H. Pacheco", "Murli Tirumala"], "year": 2010, "doi": "https://doi.org/10.1145/1698759.1698766", "OA papers": [{"PaperId": "https://openalex.org/W2039060197", "PaperTitle": "Parameterized architecture-level dynamic thermal models for multicore microprocessors", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of California, Riverside": 2.0, "Intel (United States)": 2.0}, "Authors": ["Bo Yang", "Sheldon X.-D. Tan", "Eduardo Pacheco", "Murli Tirumala"]}]}, {"DBLP title": "Phase-adjustable error detection flip-flops with 2-stage hold-driven optimization, slack-based grouping scheme and slack distribution control for dynamic voltage scaling.", "DBLP authors": ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"], "year": 2010, "doi": "https://doi.org/10.1145/1698759.1698767", "OA papers": [{"PaperId": "https://openalex.org/W2135033600", "PaperTitle": "Phase-adjustable error detection flip-flops with 2-stage hold-driven optimization, slack-based grouping scheme and slack distribution control for dynamic voltage scaling", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Renesas Electronics (Japan)": 4.0, "Renesas Electronics (United States)": 3.0}, "Authors": ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"]}]}, {"DBLP title": "Reliability analysis of memories protected with BICS and a per-word parity bit.", "DBLP authors": ["Pedro Reviriego", "Juan Antonio Maestro", "Chris J. Bleakley"], "year": 2010, "doi": "https://doi.org/10.1145/1698759.1698768", "OA papers": [{"PaperId": "https://openalex.org/W1996642491", "PaperTitle": "Reliability analysis of memories protected with BICS and a per-word parity bit", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Nebrija University": 2.0, "University College Dublin": 1.0}, "Authors": ["Pedro Reviriego", "Juan Antonio Maestro", "Chris M Bleakley"]}]}, {"DBLP title": "Race analysis for systemc using model checking.", "DBLP authors": ["Nicolas Blanc", "Daniel Kroening"], "year": 2010, "doi": "https://doi.org/10.1145/1754405.1754406", "OA papers": [{"PaperId": "https://openalex.org/W2623612387", "PaperTitle": "Race analysis for systemc using model checking", "Year": 2010, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"ETH Zurich": 1.0, "University of Oxford": 1.0}, "Authors": ["Nicolas Blanc", "Daniel Kroening"]}]}, {"DBLP title": "Concept-based partitioning for large multidomain multifunctional embedded systems.", "DBLP authors": ["Waseem Ahmed", "Doug Myers"], "year": 2010, "doi": "https://doi.org/10.1145/1754405.1754407", "OA papers": [{"PaperId": "https://openalex.org/W1990415661", "PaperTitle": "Concept-based partitioning for large multidomain multifunctional embedded systems", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"P.A. College of Engineering, Mangalore, India": 1.0, "Curtin University": 1.0}, "Authors": ["Waseem Ahmed", "Douglas J. Myers"]}]}, {"DBLP title": "Low-power TinyOS tuned processor platform for wireless sensor network motes.", "DBLP authors": ["Rajkumar K. Raval", "Carlos Fern\u00e1ndez", "Chris J. Bleakley"], "year": 2010, "doi": "https://doi.org/10.1145/1754405.1754408", "OA papers": [{"PaperId": "https://openalex.org/W1968138598", "PaperTitle": "Low-power TinyOS tuned processor platform for wireless sensor network motes", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University College Dublin": 3.0}, "Authors": ["R. K. Raval", "C.H. Fernandez", "Chris M Bleakley"]}]}, {"DBLP title": "Register file partitioning and recompilation for register file power reduction.", "DBLP authors": ["Xuan Guan", "Yunsi Fei"], "year": 2010, "doi": "https://doi.org/10.1145/1754405.1754409", "OA papers": [{"PaperId": "https://openalex.org/W2091559310", "PaperTitle": "Register file partitioning and recompilation for register file power reduction", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Connecticut": 2.0}, "Authors": ["Xuan Guan", "Yunsi Fei"]}]}, {"DBLP title": "On-chip sensor-driven efficient thermal profile estimation algorithms.", "DBLP authors": ["Yufu Zhang", "Ankur Srivastava", "Mohamed M. Zahran"], "year": 2010, "doi": "https://doi.org/10.1145/1754405.1754410", "OA papers": [{"PaperId": "https://openalex.org/W2032108441", "PaperTitle": "On-chip sensor-driven efficient thermal profile estimation algorithms", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Maryland, College Park": 2.0, "City University of New York": 1.0}, "Authors": ["Yufu Zhang", "Ankur Srivastava", "Mohamed B. Zahran"]}]}, {"DBLP title": "Logic synthesis and circuit customization using extensive external don't-cares.", "DBLP authors": ["Kai-Hui Chang", "Valeria Bertacco", "Igor L. Markov", "Alan Mishchenko"], "year": 2010, "doi": "https://doi.org/10.1145/1754405.1754411", "OA papers": [{"PaperId": "https://openalex.org/W2002518192", "PaperTitle": "Logic synthesis and circuit customization using extensive external don't-cares", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0, "University of California, Berkeley": 1.0}, "Authors": ["Kai-Hui Chang", "Valeria Bertacco", "Igor L. Markov", "Alan Mishchenko"]}]}, {"DBLP title": "Effective congestion reduction for IC package substrate routing.", "DBLP authors": ["Shenghua Liu", "Guoqiang Chen", "Tom Tong Jing", "Lei He", "Robi Dutta", "Xianlong Hong"], "year": 2010, "doi": "https://doi.org/10.1145/1754405.1754412", "OA papers": [{"PaperId": "https://openalex.org/W2004186266", "PaperTitle": "Effective congestion reduction for IC package substrate routing", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tsinghua University": 2.0, "Magma Design Autom. Inc., San Jose, CA": 2.0, "University of California, Los Angeles": 2.0}, "Authors": ["Sheng Hua Liu", "Guo-Qiang Chen", "Tom Tong Jing", "Lei He", "Robi Dutta", "Xianlong Hong"]}]}, {"DBLP title": "Power gating: Circuits, design methodologies, and best practice for standard-cell VLSI designs.", "DBLP authors": ["Youngsoo Shin", "Jun Seomun", "Kyu-Myung Choi", "Takayasu Sakurai"], "year": 2010, "doi": "https://doi.org/10.1145/1835420.1835421", "OA papers": [{"PaperId": "https://openalex.org/W2086775835", "PaperTitle": "Power gating", "Year": 2010, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "Samsung (South Korea)": 1.0, "The University of Tokyo": 1.0}, "Authors": ["Youngsoo Shin", "Jun Seomun", "Kyu-Myung Choi", "Takayasu Sakurai"]}]}, {"DBLP title": "An in-place search algorithm for the resource constrained scheduling problem during high-level synthesis.", "DBLP authors": ["Cheng-Juei Yu", "Yi-Hsin Wu", "Sheng-De Wang"], "year": 2010, "doi": "https://doi.org/10.1145/1835420.1835422", "OA papers": [{"PaperId": "https://openalex.org/W2057913622", "PaperTitle": "An in-place search algorithm for the resource constrained scheduling problem during high-level synthesis", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Cheng-Juei Yu", "Yi-Hsin Wu", "Sheng Wang"]}]}, {"DBLP title": "Partitioning techniques for partially protected caches in resource-constrained embedded systems.", "DBLP authors": ["Kyoungwoo Lee", "Aviral Shrivastava", "Nikil D. Dutt", "Nalini Venkatasubramanian"], "year": 2010, "doi": "https://doi.org/10.1145/1835420.1835423", "OA papers": [{"PaperId": "https://openalex.org/W1990477916", "PaperTitle": "Partitioning techniques for partially protected caches in resource-constrained embedded systems", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Irvine": 3.0, "Arizona State University": 1.0}, "Authors": ["Kyoungwoo Lee", "Aviral Shrivastava", "Nikil Dutt", "Nalini Venkatasubramanian"]}]}, {"DBLP title": "Huffman-based code compression techniques for embedded processors.", "DBLP authors": ["Talal Bonny", "J\u00f6rg Henkel"], "year": 2010, "doi": "https://doi.org/10.1145/1835420.1835424", "OA papers": [{"PaperId": "https://openalex.org/W2082921940", "PaperTitle": "Huffman-based code compression techniques for embedded processors", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"King Abdullah University of Science and Technology": 1.0, "Karlsruhe University of Education": 1.0}, "Authors": ["Talal Bonny", "Jorg Henkel"]}]}, {"DBLP title": "On the completeness of the polymorphic gate set.", "DBLP authors": ["Zhifang Li", "Wenjian Luo", "Lihua Yue", "Xufa Wang"], "year": 2010, "doi": "https://doi.org/10.1145/1835420.1835425", "OA papers": [{"PaperId": "https://openalex.org/W2020322960", "PaperTitle": "On the completeness of the polymorphic gate set", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Science and Technology of China": 4.0}, "Authors": ["Zhifang Li", "Wenjian Luo", "Lihua Yue", "Xufa Wang"]}]}, {"DBLP title": "Complexity of 3-D floorplans by analysis of graph cuboidal dual hardness.", "DBLP authors": ["Renshen Wang", "Evangeline F. Y. Young", "Chung-Kuan Cheng"], "year": 2010, "doi": "https://doi.org/10.1145/1835420.1835426", "OA papers": [{"PaperId": "https://openalex.org/W2066278595", "PaperTitle": "Complexity of 3-D floorplans by analysis of graph cuboidal dual hardness", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, San Diego": 2.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Renshen Wang", "Evangeline F. Y. Young", "Chung-Kuan Cheng"]}]}]