// Seed: 759295649
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input wand id_2,
    output supply0 id_3,
    input uwire id_4,
    input wire id_5,
    output wire id_6,
    input wire id_7,
    output supply0 id_8,
    input tri1 id_9,
    input uwire id_10,
    output tri1 id_11,
    input wire id_12,
    input tri0 id_13,
    output uwire id_14,
    input tri id_15,
    output supply1 id_16,
    input supply0 id_17,
    input supply1 id_18
);
  wire id_20;
  assign id_11 = id_5;
  assign id_3  = 1;
  nand (id_6, id_15, id_5, id_13, id_4, id_18, id_17, id_9, id_2, id_10, id_12, id_7);
  module_0(
      id_20, id_20, id_20
  );
  assign id_0 = ~id_7 + 1;
  wire id_21;
endmodule
