
---------- Begin Simulation Statistics ----------
final_tick                                83738404000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 437245                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674972                       # Number of bytes of host memory used
host_op_rate                                   438104                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   228.70                       # Real time elapsed on the host
host_tick_rate                              366142087                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083738                       # Number of seconds simulated
sim_ticks                                 83738404000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.674768                       # CPI: cycles per instruction
system.cpu.discardedOps                        189353                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34905747                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597098                       # IPC: instructions per cycle
system.cpu.numCycles                        167476808                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132571061                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       210313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        437572                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       524860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          783                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1052336                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            791                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485903                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735600                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103812                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101802                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904459                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65376                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51483956                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51483956                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51484466                       # number of overall hits
system.cpu.dcache.overall_hits::total        51484466                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       581243                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         581243                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       589152                       # number of overall misses
system.cpu.dcache.overall_misses::total        589152                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24843529000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24843529000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24843529000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24843529000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52065199                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52065199                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52073618                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52073618                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011164                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011164                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011314                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011314                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42742.070012                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42742.070012                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42168.284246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42168.284246                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       196262                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3367                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.289872                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       441897                       # number of writebacks
system.cpu.dcache.writebacks::total            441897                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62370                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62370                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62370                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62370                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       518873                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       518873                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       526778                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       526778                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22683707500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22683707500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23313267999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23313267999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009966                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009966                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010116                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010116                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43717.263184                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43717.263184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44256.343277                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44256.343277                       # average overall mshr miss latency
system.cpu.dcache.replacements                 524730                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40840384                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40840384                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       275733                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        275733                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8821138500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8821138500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41116117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41116117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006706                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006706                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31991.595130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31991.595130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          356                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          356                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       275377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       275377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8533522000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8533522000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30988.506665                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30988.506665                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10643572                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10643572                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       305510                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       305510                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16022390500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16022390500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027903                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027903                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52444.733397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52444.733397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62014                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62014                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243496                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243496                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14150185500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14150185500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58112.599386                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58112.599386                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    629560499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    629560499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79640.796837                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79640.796837                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83738404000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2012.311131                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52011320                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            526778                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.734799                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2012.311131                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982574                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982574                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104674166                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104674166                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83738404000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83738404000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83738404000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685744                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474850                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024784                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277796                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277796                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277796                       # number of overall hits
system.cpu.icache.overall_hits::total        10277796                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          700                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            700                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          700                       # number of overall misses
system.cpu.icache.overall_misses::total           700                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53103000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53103000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53103000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53103000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278496                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278496                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278496                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278496                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75861.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75861.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75861.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75861.428571                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          128                       # number of writebacks
system.cpu.icache.writebacks::total               128                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          700                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52403000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52403000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52403000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52403000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74861.428571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74861.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74861.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74861.428571                       # average overall mshr miss latency
system.cpu.icache.replacements                    128                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277796                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277796                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          700                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           700                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53103000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53103000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75861.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75861.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52403000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52403000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74861.428571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74861.428571                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83738404000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           460.426670                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278496                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               700                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14683.565714                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   460.426670                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.449635                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.449635                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20557692                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20557692                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83738404000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83738404000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83738404000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83738404000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   43                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               300164                       # number of demand (read+write) hits
system.l2.demand_hits::total                   300207                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  43                       # number of overall hits
system.l2.overall_hits::.cpu.data              300164                       # number of overall hits
system.l2.overall_hits::total                  300207                       # number of overall hits
system.l2.demand_misses::.cpu.inst                657                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             226614                       # number of demand (read+write) misses
system.l2.demand_misses::total                 227271                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               657                       # number of overall misses
system.l2.overall_misses::.cpu.data            226614                       # number of overall misses
system.l2.overall_misses::total                227271                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50883000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19369019000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19419902000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50883000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19369019000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19419902000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           526778                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               527478                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          526778                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              527478                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.938571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.430189                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.430863                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.938571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.430189                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.430863                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77447.488584                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85471.413946                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85448.218206                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77447.488584                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85471.413946                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85448.218206                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              140622                       # number of writebacks
system.l2.writebacks::total                    140622                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        226608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            227265                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       226608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           227265                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44313000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17102561500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17146874500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44313000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17102561500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17146874500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.430177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.430852                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.430177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.430852                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67447.488584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75472.011138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75448.813060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67447.488584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75472.011138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75448.813060                       # average overall mshr miss latency
system.l2.replacements                         211076                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       441897                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           441897                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       441897                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       441897                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          123                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              123                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          123                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          123                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           22                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            22                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             98362                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 98362                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          145134                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              145134                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12750935000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12750935000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.596043                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.596043                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87856.291427                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87856.291427                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       145134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         145134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11299595000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11299595000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.596043                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.596043                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77856.291427                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77856.291427                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50883000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50883000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.938571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.938571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77447.488584                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77447.488584                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44313000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44313000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.938571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67447.488584                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67447.488584                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        201802                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            201802                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        81480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           81480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6618084000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6618084000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       283282                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        283282                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.287629                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.287629                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81223.416789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81223.416789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        81474                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        81474                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5802966500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5802966500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.287607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.287607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71224.764956                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71224.764956                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83738404000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16024.483856                       # Cycle average of tags in use
system.l2.tags.total_refs                     1052245                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    227460                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.626066                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.107265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        48.566949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15943.809641                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978057                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2443                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11480                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2171                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8645644                       # Number of tag accesses
system.l2.tags.data_accesses                  8645644                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83738404000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    140622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    226403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007207688500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8380                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8380                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              604032                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             132442                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      227265                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     140622                       # Number of write requests accepted
system.mem_ctrls.readBursts                    227265                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   140622                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    205                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                227265                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               140622                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  162490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.093675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.080121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.561638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8202     97.88%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           73      0.87%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           17      0.20%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            9      0.11%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           65      0.78%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            5      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8380                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.777685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.747407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.020428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5224     62.34%     62.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               66      0.79%     63.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2824     33.70%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              262      3.13%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8380                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   13120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14544960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8999808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    173.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83730579000                       # Total gap between requests
system.mem_ctrls.avgGap                     227598.63                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14489792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8998208                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 502135.197131294699                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 173036400.359385877848                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 107456167.901169925928                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          657                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       226608                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       140622                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17390500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7763758750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2001730951250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26469.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34260.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14234834.89                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14502912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14544960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8999808                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8999808                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          657                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       226608                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         227265                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       140622                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        140622                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       502135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    173193079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        173695214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       502135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       502135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    107475275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       107475275                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    107475275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       502135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    173193079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       281170489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               227060                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              140597                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        14260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        14393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        14289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14231                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14443                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        14594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        14406                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        14350                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8689                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8675                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9052                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9096                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8278                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8463                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9001                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8890                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3523774250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1135300000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7781149250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15519.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34269.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              144881                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              84494                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            63.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.10                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       138282                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   170.159876                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   103.193902                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   236.640382                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        95529     69.08%     69.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19700     14.25%     83.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3337      2.41%     85.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1754      1.27%     87.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9615      6.95%     93.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1130      0.82%     94.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          455      0.33%     95.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          375      0.27%     95.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6387      4.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       138282                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14531840                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8998208                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              173.538536                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              107.456168                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.20                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               62.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83738404000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       492681420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       261866385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      810711300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     368020440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6609838560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  23325631200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12512910720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44381660025                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   530.003653                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  32284342750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2796040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  48658021250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       494652060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       262913805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      810497100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     365895900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6609838560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  23007808320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12780551040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   44332156785                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   529.412488                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  32980946250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2796040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  47961417750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83738404000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              82131                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       140622                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69685                       # Transaction distribution
system.membus.trans_dist::ReadExReq            145134                       # Transaction distribution
system.membus.trans_dist::ReadExResp           145134                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82131                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       664837                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 664837                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     23544768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                23544768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            227265                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  227265    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              227265                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83738404000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1042641000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1227456250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            283982                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       582519                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          153287                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243496                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           700                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       283282                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1528                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1578286                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1579814                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        52992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     61995200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               62048192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          211076                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8999808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           738554                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001170                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034499                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 737698     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    848      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             738554                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83738404000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          968193000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1050000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         790169994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
